# NOTEBOOK SECTION 5.2-26 **OPTION NUMBER** DRAWING SET NUMBER RH11-AB PROGRAM NUMBER N/A DOCUMENT NUMBER **REVISION** CSS-MO-F-5.2-26 В DATE

JULY 1979

RH11-AB/Special Massbus Controller
OPTION DESCRIPTION



**NASHUA** 

1st Printing April 1976 2nd Printing January 1977 3rd Printing (Rev) April 1978 4th Printing September 1978 5th Printing (Rev) July 1979

Copyright © 1976, 1977, 1978, 1979 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC DECtape PDP
DECCOMM DECUS RSTS
DECsystem-10 DIGITAL TYPESET-8
DECSYSTEM-20 MASSBUS TYPESET-11
UNIBUS

# CONTENTS

		Page
CHAPTER 1	RHII MASSBUS CONTROLLER	
1.1	GENERAL	. 1-1
1.1.1	Related Documentation	. 1-1
1.2	SPECIFICATIONS	
CHAPTER 2	MASSBUS INTERFACE	
2.1	GENERAL	. 2-1
2.2	DATA BUS	
2.3	CONTROL BUS	· 2-1
2.4	COMMAND INITIATION	· 2-1
2.4.1	Non-Data Transfer Commands	. 2-3
2.4.2	Data Transfer Commands	. 24
2.5	MASSBUS PHYSICAL DESCRIPTION	. 2-4
2.3	MASSBOSTITISICAL DESCRIPTION	. 2-4
CHAPTER 3	THEORY OF OPERATION	
3.1	GENERAL	. 3-1
3.2	REGISTER CONTROL PATH	3-1
3.2.1	Writing a Local Register	3-1
3.2.2	Reading a Local Register	3-3
3.2.3	Writing a Remote Register	3-3
3.2.4	Reading a Remote Register	3-3
3.3	DMA DATA PATH	3-3
3.3.1	Write Record Transfer	3-7
3.3.2	Read Record Transfer	3-9
3.3.3	Write-Check Record Transfer	3-11
3.4	WRITE FLOW DIAGRAM DESCRIPTION	3-11
3.4.1	Unibus Flow Description	3.11
3.4.2	Massbus Flow Description	3-11
3.5	READ FLOW DIAGRAM DESCRIPTION	2 15
3.5.1	Massbus Flow	2-12
3.5.2	Unibus Flow	
3.6	WRITE CHECK FLOW DIAGRAM DESCRIPTION	3-17
3.6.1	Massbus Flow Description	3-17
3.6.2	Unibus Flow Description	3-19
CHAPTER 4	DETAILED LOGIC DESCRIPTION	
4.1		
4.2	GENERAL	4-1
4.2.1	BCTA LOGIC DIAGRAM	4-1
4.2.2	Local/Remote Register Selection	4-7
4.2.3	RSEL Signals	4-7
4.2.4	Decoder Inputs	4-7
4.2.5	Decoder Outputs	4-7
4.2.6	Word or Byte Addressing	4-8
4.2.7	Control Lines	4-8
+.2.7 <b>1</b> .2.8	ODD BYTE L Signal	4-8
+.2.8 <b>1</b> .2.9	Device Select (DEV SEL) Logic	4-8
7.4.7	Deskew Demand (DESK DEM)	4-8

# CONTENTS (Cont)

	Pag
4.2.10	Register Strobe (REG STR)
4.2.11	Control Out (CTRL OUT) Signal
4.2.12	Gate Control (GATE CNTL) Signal
4.3	LOGIC DIAGRAM BCTB
4.3.1	Deskew Demand (DESK DEM) Logic
4.3.2	Response from Drive
4.3.3	SSYN Logic
4.3.4	Gating Address Onto Unibus
4.3.5	Data Buffer Out Clock
4.4	LOGIC DIAGRAM BCTC
4.4.1	Clocking Bus Address Register
4.4.2	Address Bit 00
4.4.3	Count Down (CNT DW) Flip-Flop
4.4.4	Bus Address Outputs
4.5	LOGIC DIAGRAM BCTD, BCTE
4.5.1	Word Count Registers
4.5.2	Word Count or Bus Address Selection
4.5.3	Clear Logic
4.5.4	Word Count Overflow
4.6	LOGIC DIAGRAM BCTF
4.6.1	Interrupt Request
4.6.2	Bus Request
4.6.3	Interrupt Done
4.7	LOGIC DIAGRAM BCTH
4.7.1	NPR Arbitration
4.7.2	Acquiring Bus Mastership
4.7.3	Completion of NPR Cycle
4.8	LOGIC DIAGRAM BCTJ
4.8.1	MB INIT Signal
4.8.2	Gating High Byte of CS1/CS2
4.8.3	MXF Error Flip-Flop
4.8.4	AC LO and DC LO
4.9	BCTK LOGIC DIAGRAM
4.10	
4.10.1	LOGIC DIAGRAM CSRA
4.10.2	Data Transfer Command Logic
4.10.3	RUN Flip-Flop       4-10         BUSY Flip-Flop       4-10
4.10.3 4.10.4	
4.10.5	Port Select Flip-Flop
4.10.5	CS1 Clocking Logic
4.11	Interrupt Requests
4.11.1	
4.11.2	CS2 Clocking Signals
4.11.3	Program Clear Bit
4.11.3 4.11.4	Bus Address Increment Inhibit
4.11.4 4.11.5	Unit Select Number
4.11.5 4.11.6	Parity Test Mode
4.11.6 4.11.7	Function Load
4.11.7 4.11.8	Non-Existent Drive
+.11.0	Transfer Error

# CONTENTS (Cont)

	rage
4.11.9	Program Error Flip-Flop
4.11.10	End of Sector (EOS) Flip-Flop
4.11.11	Unibus Parity Error (UPE) Flip-Flop
4.12	LOGIC DIAGRAM DBCA
4.12.1	NPC MASTER Signal
4.12.2	ADDR TO BUS Signal
4.12.3	MSYN DESKEW
4.12.4	MSYN Inhibit Conditions
4.12.5	MSYN Timeout
4.12.6	DATA WAIT and MSYN WAIT One-Shot Multivibrators
4.12.7	CYCLE COUNT and NEXT CYCLE Flip-Flops
4.12.8	ERROR Conditions
4.12.9	1-Cycle Jumper
4.12.10	BUS HOG Mode
4.13	LOGIC DIAGRAM DBCB
4.13.1	Silo Input Logic
4.13.2	Silo Output Logic
4.13.3	Error Flip-Flop
4.13.4	Generation of INH CLK L
4.13.5	SILO CLR Generation
4.13.6	Write Clock
4.13.7	Gating Synchronous Data
4.13.7	Data Requests (Write Command)
4.13.8	Data Requests (Read or Write-Check)
4.13.9	NEXT SIGNAL (Write)
4.13.10	NEXT SIGNAL (Write)
4.13.11	Word Count Increment (Write Command)
4.13.12	Word Count Increment (Read or Write-Check)
4.13.13	EXCEPTION ERROR (Write Command)
4.13.14	EXCEPTION ERROR (White Command)
4.13.13	LOGIC DIAGRAM DBCC
4.14	LOGIC DIAGRAM DBCD
· · · · <del>-</del>	LOGIC DIAGRAM DBCE
4.16	LOGIC DIAGRAM DBCE
4.17 4.18	LOGIC DIAGRAM DBCF
4.18.1	Parity Jumpers
4.18.1	74157 Parity Multiplexer
4.18.3	8234 Control Line/Data Buffer Multiplexing
4.19	LOGIC DIAGRAM DBCJ
4.19.1	Start Counter
4.19.2	CS1/CS2 Gating Onto BUSI
4.19.3	Voltage Regulator
4.20	M7297 PARITY CONTROL MODULE (PACA)
4.20.1	Synchronous Massbus Parity
4.20.2	Read or Write-Check Parity
4.20.3	Write Parity
4.20.4	Asynchronous Massbus Parity
4.21	M5904 MASSBUS TRANSCEIVER MBSA, MBSB, MBSC
4 22	LINIBUS A CARLE DIAGRAM 4-3

# CONTENTS (Cont)

		Page
4.23	UNIBUS B CABLE DIAGRAM	4-32
4.24	M9300 UNIBUS B TERMINATOR	4-32
4.24.1	NPR Arbitration and Issuance of NPG	4-32
4.24.2	Prevention of NO-SACK TIMEOUT	4-33
4.25	G727 GRANT CONTINUITY MODULE	4-33
4.26	M688 POWER FAIL DRIVER	4-33
4.27	M5904 MASSBUS TRANSCEIVER MODULE	4-35
4.27.1	75113 Dual Differential Driver Chip	
4.27.2	75107B Dual Differential Line Receiver Chips	4-35
4.28	H870 TERMINATOR	
4.29	M8838 UNIBUS TRANSCEIVER MODULE	
4.30	UNIBUS TERMINATION	
CHAPTER 5	INSTALLATION AND MAINTENANCE	
APPENDIX A	INTEGRATED CIRCUIT DESCRIPTION	
APPENDIX B		
B.1	EQUPMENT FURNISHED	B-1
	ILLUSTRATIONS	
Figure No.	Title	Page
1-1	RH11 Simplified System Diagram	
2-1	Massbus Interface Lines	
3-1	Register Control Path	
3-2	Writing Remote Register Interface	
3-3	Reading Remote Register Interface	
3-4	DMA Data Path Block Diagram	
3-5	Write Cycle Interface Diagram	
3-6	Read Cycle Interface Diagram	
3-7	Write Check Cycle Interface Diagram	
3-8	Write Command Flow Diagram	
3.9	Read Command Flow Diagram	
3-10 4-1	Write Check Command Flow Diagram	
	Write UNIBUS Timing Diagram	
<b>4-2 4-3</b>	Read & Write Check UNIBUS Timing Diagram	
4-3 4-4	Write MASSBUS Timing Diagram	
4-5	Read & Write Check MASSBUS Timing Diagram	
4-6	UNIBUS Power Fail Drivers Schematic	
· -	Typical Differential Driver/Receiver Connection	
4-7	Driver Termination	4-35
4-8 4-9	Driver Chip Simplified Schematic	
	Dual Differential Driver Pin Connection Diagram	
4-10 4-11	Simplified Line Receiver Logic Diagram	
4-11 4-12	75107B Differential Receiver Pin Connection Diagram	4-37
7-12	M8838 UNIBUS Transceiver Pin Connection Diagram	4-38

# **TABLES**

Table No.	Title	Page
2-1 4-1	Massbus Signal Cable Designations	2-4 4-2

# **PREFACE**

This manual describes the operation of the RH11 Massbus controller. The RH11 is a general purpose controller that can be used with any Massbus peripheral and the manual has been written so that it is applicable to any of these peripherals. The terms "Massbus device" and "Massbus drive" are frequently used in the manual to refer to these peripherals. In some cases where it has been necessary to use a specific Massbus device as an example to illustrate a point, the TU45 tape drive has been chosen as an example. For a complete understanding of the operation of the RH11 and other peripheral devices, the user should refer to the operating manual for that peripheral device.

# CHAPTER 1 RH11 MASSBUS CONTROLLER

## 1.1 GENERAL

The RH11, designed and manufactured by Digital Equipment Corporation, is the standard Massbus controller for any of the PDP-11 family of processors. The RH11 Massbus Controller provides an extremely reliable mass storage system for large-scale data transfers. System capability will allow up to eight standard Massbus devices to be connected to one RH11. Figure 1-1 shows a simplified block diagram of a typical configuration in which an RH11 is implemented.




Figure 1-1 RH11 Simplified System Diagram

# 1.1.1 Related Documentation

Technical Manual

Title	Document Number
TJU45 Systems Manual	CSS-MO-F-5.2-21
PDP-11 Peripherals Handbook	EB-17560-20
Digital Logic Handbook	
TM02-FE/FF Magnetic Tape	CSS-MO-F-5.2-22
Controller Option Description	
Magtape Transport Adapter	CSS-MO-F-5.2-31
Option Description	
TU45 Tape Transport Manual	ER-00016
7. M03 Magnetic	EK-OTM03-TM
Tape Formatter	

## 1.2 SPECIFICATIONS

## Mechanical

Logic Housing

Consists of a double hex-height system unit that mounts in any DEC mounting box capable of housing a double system unit with hex modules and with an adequate source of +5 V and -15 V power (not supplied) Module usage is as follows:

RH11 Logic: two hex-height, two double-height modules.

Massbus Controller Transceivers: three double-height modules.

Unibus Cable Slots: four double-height cable slots.

Power Fail: two single-height modules.

Small Peripheral Controller Slots (spares): three quad-height module slots available.

# Electrical

Power Requirements

+5.0 ±0.25 Vdc @ 19.0 A Max -15.0 ±1.5 Vdc @ 0.38 A Max

Logic Voltage

H: +3 V; L: 0 V

Power Requirements

(Small Peripheral Controllers)

+5.0 ±0.25 Vdc @ 6.0 A Max for three small peripheral controllers (SPC). Also, -15 Vdc, LTC, and 15 Vdc are provided for SPC use.

## Environmental

Temperature

 $32^{\circ} - 122^{\circ} \text{ F } (0^{\circ} - 50^{\circ} \text{ C}) \text{ Class C}$ 

Relative Humidity

8% to 90%, no condensation

Vibration Shock

1.89 G rms, 10 - 300 Hz

20 G, half sine, 30 ms duration any plane.

# Operational

Data Transfers-Memory/Controller

Accomplished via the NPR facility of the Unibus. Data can be transferred on either of two Unibuses (program selected). An 18-bit data path is optional (PDP-15 configuration uses Unibus PA and Unibus PB lines as data).

Data Transfer-Controller/Massbus Device
All controller/Massbus Device transfers are accomplished as 18-bit parallel words over the synchronous section of the Massbus.

# CHAPTER 2 MASSBUS INTERFACE

## 2.1 GENERAL

The Massbus provides the interface between the RH11 Controller and the Massbus Device. The Massbus can be up to 120 ft in length and up to eight drives may be connected in a daisy-chain configuration. The Massbus consists of two sections — a data bus section and a control bus section. These buses are described in the following paragraphs.

## 2.2 DATA BUS

The data bus section of the Massbus consists of a 19-bit (18 data bits plus parity bit) parallel data path and six control lines (Figure 2-1).

Parallel Data Path – The parallel data path consists of an 18-bit data path designated D00 through D17 and an associated parity bit (DPA). The data path is bidirectional and employs odd parity. Data is transmitted synchronously, using a clock generated in the drive.

RUN – After a data transfer command has been written into the control register of a drive, the drive connects to the data bus. The controller then asserts the RUN line to initiate the function.

Occupied (OCC) – This signal is generated by the drive to indicate "data bus busy." As soon as a valid data transfer command is written into a drive, and the command is accepted, the drive asserts OCC. Various errors may cause a drive to be unable to execute a command. The controller will time out in these cases due to no assertion of OCC or of SCLK, and the MXF (Missed Transfer Error) will be set in the controller. OCC is negated at the trailing edge of the last EBL pulse of a transfer.

End-of-Block (EBL) — This signal is asserted by the drive for one word time at the end of each sector (after the last SCLK pulse). For certain error conditions, where it is necessary to terminate operations immediately, EBL is asserted prior to the normal time for the last SCLK. The data transfer is terminated prior to the end of the sector in this case.

Exception (EXC) – This signal is asserted when an abnormal condition occurs in the drive. The drive asserts this signal to indicate an error during a data transfer command (Read, Write, or Write-check). Exception is asserted at or prior to assertion of EBL and is negated at the negation of EBL.

Sync CLK (SCLK), Write CLK (WCLK) — These signals are the timing signals used to strobe the data in the controller and/or in the drive. During a read operation, the RH11 strobes the data lines on the negation of SCLK and the drive changes the data on the assertion of SCLK. During a write operation, the controller receives SCLK and echoes it back to the drive as WCLK. On the assertion of WCLK, the drive strobes the data lines and on the negation of WCLK, the controller changes the data on the data lines.

## 2.3 CONTROL BUS

The control bus section of the Massbus consists of a 17-bit (16 bits plus parity) parallel control and status data path and 14 control lines (Figure 2-1).

Parallel Control and Status Path — The parallel control and status path consists of a 16-bit parallel data path designated C00 through C15 and an associated parity bit (CPA). The control and status lines are bidirectional and employ odd parity.




Figure 2-1 Massbus Interface Lines

Drive Select DS (2:0) – These three lines transmit a 3-bit binary code from the controller to select a particular drive. The drive is linked to the control bus when the (unit) select number in the drive corresponds to the transmitted binary code.

Controller-to-Drive (CTOD) – This signal is generated by the controller and indicates the direction in which control and status information is to be transferred. For a controller-to-drive transfer, the controller asserts CTOD. For a drive-to-controller transfer, the controller negates this signal.

Register Select RS (4:0) — These five lines transmit a 5-bit binary code from the controller to the selected drive. The binary code selects one of the drive registers.

#### NOTE

It is possible to have as many as 32 registers in a Massbus Device. The number of registers that are actually implemented, the function of these registers, and their Unibus addresses will vary from one device to the next. In the case of the TU45/TM02 there are ten registers (including the MTCS1 register) present in the TM02 Tape Controller designated by codes 00 through 11. If a register code higher than 11 is selected, an Illegal Register (ILR) Error occurs.

## Corresponds To:

Massbus Address	Register Name	Register Mnemonic	Unibus Address* (octal)
00	Control & Status 1 Register	MTCS1	772440
01	Drive Status	MTDS	772452
02	Error	MTER	772454
03	Maintenance	MTMR	772464
04	Attention Summary	MTAS	772456
05	Frame Count	MTFC	772446
06	Drive Type	MTDT	772466
07	Check Character	MTCK	772460
10	Serial Number	MTSN	772470
11	Tape Control	MTTC	772472

Demand (DEM) – This signal is asserted by the controller to indicate a transfer is to take place on the control bus. For a controller-to-drive transfer, Demand (DEM) is asserted by the controller when data is present and settled on the control bus. For a drive-to-controller transfer, DEM is asserted by the controller to request data and is negated when the data has been strobed off the control bus. In both cases, the RS, DS, and CTOD lines are generated and allowed to settle before assertion of DEM.

Transfer (TRA) – This signal is asserted by the drive in response to DEM. For a controller-to-drive transfer, Transfer (TRA) is asserted when the data is strobed and is negated when DEM is negated. For a drive-to-controller transfer, TRA is asserted after the data is asserted on the bus and negated when the negation of DEM is received.

Attention (ATTN) — This line is shared by all eight drives attached to a controller; it may be asserted by any drive as a result of an abnormal condition or status change in the drive. An ATA status bit in each drive is set whenever that drive is asserting the ATTN line. ATTN may be asserted due to any of the following conditions:

- a. An error while no data transfer is taking place (asserted immediately).
- b. Completion of a data transfer command if an error occurred during a data transfer (asserted at the end of the TRA).
- c. Completion of a non-data transfer command (such as a space).

The ATA bit in a drive may be cleared by the following actions:

- a. Asserting INIT on the Massbus (affects all eight drives).
- b. Writing a 1 into the Attention Summary register (in the bit position for this drive). This clears the ATA bit; however, it does not clear the error.
- c. Writing a valid command into the Control register (with the GO bit set). Note that clearing the ATA bit of one drive does not always cause the ATTN line to be negated because other drives may also be asserting the line.

#### NOTE

There are three cases in which ATA is not reset when a command is written into the Control register (with the GO bit set). These are: (a) if there is a Control Bus Parity Error on the write, (b) if an error was previously set, or (c) if an illegal function code (ILF) is written.

Initialize (INIT) — This signal is asserted by the controller to perform a system reset of all the drives. It is asserted when a 1 is written into the CLR bit (bit 05 of MTCS2) or when Unibus INIT is asserted on Unibus A. When a drive receives the INIT pulse, it immediately aborts the execution of any current command and performs all actions described for the Drive Clear command.

Fail – When asserted, this signal indicates a power-fail condition has occurred in the controller. In particular, the drive inhibits reception of the INIT and DEM signals at the drive.

## 2.4 COMMAND INITIATION

To initiate a command in a drive via the Massbus, the controller (or the central processor via the controller) writes a word in the MTCS1 register which causes a word to be written into the drive's Control register (00). The word contains a command function code in bits 05 through 01 and a GO bit in bit 00. The GO bit is set when initiating a command. If the command specified is valid, the drive which has been addressed by the program executes the command.

<sup>\*</sup>Standard address assignment for the TU45, for address locations pertaining to other Massbus devices refer to that device's accompanying manual.

Commands are of two types: non-data transfer commands (such as Drive Clear, space) and data transfer commands (such as Read, Write, and Write-check). The command function code bits (05 through 00 including GO in MTCS1) are 01<sub>8</sub> through 47<sub>8</sub> for non-data transfer commands and are 51<sub>8</sub> through 77<sub>8</sub> for data transfer commands.

## 2.4.1 Non-Data Transfer Commands

Non-data transfer commands have effect only on the state of the drive. The controller merely writes the command word (with GO bit set) into the drive's Control register. At the completion of the command execution, the drive typically asserts the ATTN line to signal its completion.

If the non-data transfer command code written into the drive is not recognized by the drive as a valid command, the drive will immediately signal an error by asserting the ATTN line. The Illegal Function Error (ILF) is set.

#### 2.4.2 Data Transfer Commands

When any data transfer command code (with the GO bit set) is written into the drive's Control register, the controller expects data transfer on the data bus to begin soon thereafter. The controller resets its RDY (Controller Ready) bit as soon as the data transfer command code is written into a drive. The drive normally responds by asserting the OCC line. The controller asserts RUN and then data is transferred to or from the specified drive.

If an error occurs in a drive during a data transfer command, the drive asserts the EXC line. This line remains asserted until the trailing edge of the last EBL pulse. The RH11 Controller always negates the RUN line when it detects EXC asserted, so that data transfer is terminated at the end of the record in which the error was signaled.

# 2.5 MASSBUS PHYSICAL DESCRIPTION

The Massbus consists of 56 signals including data, control, status, and parity. These signals are routed between the RH11 and the drives by three 40-conductor flat cables. Since Massbus signal transmission (with exception of the FAIL signal) is accomplished by differential transmitter/receiver pairs, each cable can accommodate 20 differential signals.

On the drive end, the cables are plugged into M5903 Massbus Drive Transceiver modules. The last drive has either M5903-YA modules or M5903 modules with H870 mini-terminators which terminate the buses. On the controller end, each cable plugs into a M5904 Massbus Controller Transceiver module (described in subsequent paragraphs). Each M5904 module, in turn, plugs into a slot (slots C, D-4, 5, 6) in the RH11 backplane to complete the signal path.

Table 2-1 shows the Massbus signals and their associated pin assignments.

Table 2-1
Massbus Signal Cable Designations

Cable	Pin*		Polarity	Designation
Massbus				
Cable A	A	1		MASS DOO
	В	2	+	
	С	3	+	MASS D01
	D	4	-	
	E	5	-	MASS D02
	F	6	+ +	144.00 500
	H J	7 8		MASS D03
	K	9	-	MASS D04
	L	10	+	MASS DOT
	M	11	+	MASS D05
	N	12	_	
	P	13	-	MASS COO
	R	14	+	
	S	15	+	MASS CO1
	T	16		
	U	17	-	MASS C02
	V	18	+	
	W	19	+	MASS C03
	X	20		14466.604
	1	21 22	1 -	MASS C04
	Z	23	+ +	MASS CO5
	BB	24		MASS COS
	CC	25	_	MASS SCLK
	DD	26	+	I MAISS SCER
	EE	27	+	MASS RS3
	FF	28		
	НН	29	+	MASS ATTN
	JJ	30	-	
	KK	31	-	MASS RS4
	LL	32	+	
	MM	33	-	MASS CTOD
	NN	34	+	
	PP RR	35 36	+	MASS WCLK
	SS	36	+	MASS RUN
	SS TT	38	_	MASS KUN
	UU	39		SPARE
İ	VV	40		GND

<sup>\*</sup>Alternate pin designation schemes

Note: Massbus cables are to be installed per markings on the cable.

Table 2-1 (Cont)

Massbus Signal Cable Designations

Table 2-1 (Cont)
Massbus Signal Cable Designations

Cable P		*	Polarity	Designation
Massbus				
Cable B	Α	1	-	MASS D06
	В	2	+	
	C	3	+	MASS D07
	D	4		14.65.000
	E	5	-	MASS D08
	F	6	+	14466 000
	Н	7	+	MASS D09
	J	8	-	MASS D10
	K	9	-	MASS DIO
	L	10	+	MAGG DVI
	M	11	+	MASS D11
	N	12	_	MASS 606
	P	13	-	MASS CO6
	R	14	+	MASS CO7
	S	15	+	MASS CO7
	T	16		144.00.000
	U	17	-	MASS C08
	V	18	+	14460,000
	W	19	+	MASS C09
	X	20		14160 610
	Y	21	-	MASS C10
	Z	22	+	M 1 6 6 6 1 1
	AA	23	+	MASS C11
	BB	24		MACC EVO
	CC	25		MASS EXC
	DD	26	+	MAGC DCO
	EE	27	+	MASS RS0
	FF	28	-	MASS EBL
	НН	29	+	MASS EBL
	JJ	30 31		MASS RS1
	KK LL	31	1	MASS KS1
			+	MASS RS2
	MM NN	33 34	+	MASS RS2
	PP	35	<del></del>	MASS INIT
	RR	36	+	MASS INT
	SS	37	+	MASS SP1
	TT	38		MIASS SET
	UU	39		SPARE
	VV	40		GND
		+0		UND

Cable	Pin*		Polarity	Designation
Massbus				
Cable C	Α	1	-	MASS D12
	В	2	+	ı
	С	3	+	MASS D13
	D	4	_	
	E	5	-	MASS D14
	F	6	+	
	Н	7	+	MASS D15
	J	8		
	K	9	-	MASS D16
	L	10	+	
!	M N	11 12	+	MASS D17
	P	13		MASS DPA
	R	14	+	WALES DI A
	S	15	+	M#SS C12
	Т	16	_	
	U	17	_	MASS C13
	V	18	+	
	W	19	+	MASS C14
	X	20	-	
	Y	21	-	MASS C15
	Z	22	+	
	AA	23	+	MASS CPA
	BB	24		
	CC	25	-	MASS OCC
	DD	26	+	
	EE	27	+	MASS DS0
	FF	28	-	
	НН	29	+	MASS TRA
	JJ	30		
	KK	31	-	MASS DS1
	LL	32	+	11.00 0.00
	MM	33	<del>-</del>	MASS DS2
	NN	34	+	MAGG DEM
	PP	35	+	MASS DEM
	RR	36	<del> </del>	MACC CD2
	SS	37	+	MASS SP2
	TT	38	<del>-</del>	MACCEAU
	VV	39	Н	MASS FAIL GND
		40		GND

<sup>\*</sup>Alternate pin designation schemes

# CHAPTER 3 THEORY OF OPERATION

#### 3.1 GENERAL

This chapter describes the theory of operation of the RH11 Controller in two functional groupings — the register control path and the DMA path. These are described in detail in the following paragraphs.

## 3.2 REGISTER CONTROL PATH

The register control path provides the interface that enables the program to read from or write into any register in the RH11 or associated drive. Specific bits in these registers are designated as follows: 'read only' bits indicate that the program can read the status of these bits but cannot load them; 'write only' bits indicate that the program can load them but will read back a 0; 'read/write' bits indicate that the program may load them and read back the status.

The RH11 examines Unibus address bits 17 through 05 (17 through 06 if there are a total of more than 16 registers) to determine if the register being addressed is an RH11 register (Figure 3-1). The address field can be defined by a set of jumpers within the RH11. The Unibus address is compared with the set of jumpers and, if the two match, the addressed register is a valid RH11 register which enables the circuitry for a register function. If the Unibus address does not compare with the jumpers, the RH11 will not accept the address and will not initiate a data transfer with the processor.

## 3.2.1 Writing a Local Register

Unibus address bits 04 through 00 (05 through 00 if more than 16 registers are employed) select a cell in a read only memory (ROM) which specifies a unique register. The ROM outputs are register select signals (RSEL 04:00), two coded bits (M6 and M7), and a LOCAL/REM signal. Since this description involves accessing a local register (one contained in the RH11), LOCAL is generated at the output of the ROM as LOC/REM H. When this signal is unasserted or low and a register operation is being performed, a remote register is selected. Signals RSEL 01:00 and M6 and M7 are

supplied to the register decoders to select one of the local registers. RSEL 04:00 is also supplied to the Massbus control logic, but is inhibited from the Massbus because a 'write local register' function is specified and REM remains unasserted.

Unibus control lines AO, CO, and C1 specify the direction of transfer and also specify byte or word addressing. When writing a register, the CO and C1 lines are encoded for a DATO or DATOB (if byte addressing is specified). The AO. CO, and C1 control lines are supplied to a direction control network which generates IN, OUT, HI BYTE, or LO BYTE signals depending on the cycle desired. These signals are fed to the register decoder where they are used in decoding the various register enable signals.

The Unibus A data lines are connected to the RH11 and contain the data used to load the desired register.

When BUSA MSYN is received from the central processor (150 ns after the data, control and address are placed on the Unibus), a DEV SEL (device select) signal is generated which enables the register decoder to generate the appropri ate enable signal for the register specified. Signal REG STR is created 85 ns later and is ANDed with the HI BYTE OF LO BYTE signal and the specified register enable signal from the register decoder. The signals designated with IN are used for writing local registers; the signals designated OUT are used for reading local registers. For example, if it was desired to write into the WC (word count) register, the register decoders specify the WC IN L signal, which is ANDed with HI BYTE or LO BYTE and REG STR to generate a clock used to load the WC register. The data is clocked into the WC register at the time of REG STR. The trailing edge of this signal, which is 135 ns long, causes SSYN to be asserted. The central processor receives SSYN and lowers MSYN, which deselects the RH11 from the Unibus. The lowering of MSYN then causes SSYN to be lowered, and 75 ns after the lowering of MSYN, the address lines change and the cycle is completed.




Figure 3-1 Register Control Path

# 3.2.2 Reading a Local Register

The process of reading a local register is the same as that described for writing a local register (Paragraph 3.2.1) with the following exceptions:

- 1. The CO and C1 Unibus control lines are decoded for a DATI or DATIP operation.
- 2. When reading a local register, the register "OUT" signals of the register select decoders gate the contents of the register on the BUSI lines for transmission to the processor via Unibus A.

## 3.2.3 Writing a Remote Register (Figure 3-2)

A remote register is defined as a register located in the drive. The data path for writing a remote register is from Unibus A via data lines D00-D15 IN H on to the Massbus via control lines MASS C00-C15 H, where the data is received by the selected drive and loaded into the specified register in that drive. A CTOD (Controller to Drive) signal on the Massbus specifies the direction of transfer to the drive.

The upper address bits of the Unibus address are compared with a set of jumpers in the RH11 to enable the register selection logic, previously described. Unibus address bits 04 through 00 (05 through 00 if more than 16 registers are employed in the system) select a cell in the ROM (read only memory) which specifies a particular register. The outputs of the ROM are register select signals RSEL (04:00), two coded bits (M6 and M7), and the LOCAL/REM signal. The selected drive, whose unit number was preloaded by the programmer in the CS2 register, is specified by device select lines DS00 through DS02 on the Massbus.

When the MSYN signal is received over the Unibus by the RH11, the DEV SEL signal is enabled and a delay of 220 ns occurs before the RH11 issues DEM to the Massbus. This delay allows the select and data lines to settle and be decoded on the Massbus before the drive strobes the Massbus control lines. When the drive receives DEM and recognizes the unit address as its own and when the data has been clocked into the appropriate drive register, it issues transfer (TRA) to the RH11. When the RH11 receives TRA indicating that the drive has obtained the data, it issues SSYN to the processor. SSYN signals the processor that the slave (RH11) has finished the cycle, and the processor removes MSYN which, in turn, causes SSYN to go unasserted. Also MSYN going unasserted, removes the

DEV SEL signal which causes DEM to drop. This action, in turn, causes TRA from the drive to go unasserted. The address and data is then removed from the Unibus and Massbus to complete the cycle.

# 3.2.4 Reading a Remote Register (Figure 3-3)

The process of reading a remote register is similar to that of writing a remote register with the following exceptions:


- a. The data path for reading a remote register is from the drive to Massbus control lines COC through C15 H, to the RH11 open-collector multiplexers (8234), to the BUSI lines, and then to the Unibus A data lines DOO—D15.
- b. Upon receipt of TRA when writing a remote register, SSYN is immediately sent to the CPU. When reading a remote register, however, SSYN is delayed 220 ns from transfer (TRA) to ensure that the data is present and settled on the Unibus.

## 3.3 DMA DATA PATH

Figure 3-4 is a block diagram of the DMA data path. The diagram shows three basic data flows — write, read, and write-check. These are briefly described below.

Write — Data is routed from the Unibus through two multiplexers (DMX and IMX) and into IBUF. The DMX multiplexer selects the data from Unibus A of Unibus B. If SEL BUS A is present, Unibus A is selected; if this signal is not asserted, Unibus B is selected. The IMX multiplexer selects the data from the DMX or from the Massbus depending on the function being performed. For a write function, the data at the output of IMX is from the Unibus and for a read or write-check function, the data is from the Massbus. The data words are gated into IBUF and bubble through the Silo to OBUF. For the write function, the data from OBUF is supplied to drivers and then to the Massbus data lines (MAS\$ D00-D17).


Read — Data is routed from the Massbus data lines (MASS D00—D17) to IBUF through the IMX multiplexer. Just as in the write function, the data from IBUF bubbles through the Silo into OBUF. From OBUF, the data is gated onto Unibus A if SEL BUS A is present; otherwise, the data is gated onto Unibus B



\* ALL EVENTS WITHIN BRACKET OCCUR AT APPROXIMATELY SAME TIME.

CS-1591


Figure 3-2 Writing Remote Register Interface



<sup>\*</sup> ALL EVENTS WITHIN BRACKET OCCUR AT APPROXIMATELY SAME TIME.

CS-1589

Figure 3-3 Reading Remote Register Interface



Write-Check — In the write-check function, the data that has previously been written onto the disk is compared with the contents of the memory locations that were the source of this data. In this way, errors in transmission can be easily detected. The data from the Massbus is fed through the IMX multiplexer into IBUF. From IBUF, the data bubbles through the Silo into OBUF and to a series of write-check Exclusive-OR gates. The second input to these gates is from the DMX multiplexer which contains data from the corresponding Unibus memory location. If the data from memory does not compare to the data read from tape, a write-check error is flagged indicating a transmission error.

Figure 3-4 shows the bus address used to address memory on the Unibus. This is obtained from the BA register and from bits 9 and 8 of the CS1 register to form the 18 bit Unibus address. Both the word count (WC) and drive word count (DRWC) logic is shown. The word count keeps track of the number of words transferred between the Unibus memory and RH11 while the drive word count keeps track of the number of words transferred between the RH11 and the drive via the Massbus. When the WC register overflows, the RH11 ends the Unibus transfer; when the DRWC register overflows, the RH11 ends Massbus transfers.

In order to describe the data transfer operation of the RH11 in more detail, the following paragraphs present each function (read, write, write-check) as it interfaces between the Unibus and Massbus.

## 3.3.1 Write Record Transfer

Figure 3-5 is an interface diagram showing the action of the RH11 during a write data transfer. Initially, the bus address (BA) selected unit, word count (WC), and frame count (FC) are specified by the program. The bus address and word count are supplied to the RH11 and are monitored by circuitry in the RH11. The program, in this case, also specifies a write command code with the GO bit set (bits 5 through 0 of the CS1 register). The RH11 transfers the write command code and the GO bit to the selected drive and also examines the command code to enable the appropriate logic (memory reference, Silo control, data path, and Massbus control). The write command code and GO bit, which are sent to the drive, are stored in the drive's function register (bits 5 through 0 of CS1) and are decoded by the drive in order to determine the function to be performed.

## NOTE

When a write command and the GO bit are loaded, the RH11 becomes busy and cannot accept another data transfer command, and the Massbus device causes the drive to prepare to receive data. The drive then waits for the RUN assertion from the Massbus. The RUN signal is asserted by the RH11 when the Silo has been filled with a prescribed number of words, depending on the Silo capacity selected.

When the RH11 decoded the write command code from the program, it issued an NPR data request on the selected Unibus.

#### NOTE

The NPR request allows the RH11 to acquire bus mastership in order to transfer data directly to or from memory. This sequence is described in detail in Paragraph 4.7.

When bus mastership is granted to the RH11, the RH11 sends a memory address [stored in the bus address (BA) register and in bits 8 and 9 of the CS1 register] to memory via the Unibus. The RH11 asserts BUS MSYN 200 ns after the address is placed on the Unibus. The specified memory location responds with the data word in that location and the SSYN control signal. The data word is clocked into the IBUF register in the RH11, the WC register is incremented by 1, and the BA register is incremented by 2.

## NOTE

The WC register is initially loaded with the 2's complement of the number of words to be transferred and is incremented toward 0 for each word transferred. The BA register is incremented by 2 since the RH11 is a word-oriented device and the PDP-11 memory system is byte-oriented.

If the first word of the Silo is empty at this time, the RH11 will initiate a second memory reference. If the first cell of the Silo is full or if this was the second memory reference of back-to-back NPRs, the RH11 will release control of the Unibus and will wait for IBUF to be empty before initiating another NPR request. When word count overflow occurs or an error is detected, the Unibus memory references are terminated.

#### NOTE

The RH11 can perform single-cycle or back-toback memory references for each NPR request.




Figure 3-5 Write Cycle Interface Diagram

CS - 1863

The data word which was clocked into IBUF from memory is automatically transferred to the bottom cell of the Silo if this cell is empty. If the cell is full, the data word in IBUF remains in IBUF until the data word in the bottom cell of the Silo has propagated to the next cell. Once a word is input to the Silo, it "bubbles" through the Silo to the last empty cell. Once a data word appears at the last cell of the Silo, it is clocked into the OBUF register, provided OBUF is empty. If OBUF is not empty, the data word remains in the last cell. Successive data words stack up in the Silo in a first in/first out (FIFO) sequence.

Each time a data word is input into IBUF, a start counter is incremented to determine how many words will be stacked in the Silo before the drive is signaled to begin the data transfer by the assertion of the RUN signal on the Massbus.

#### NOTE

There are four different Silo capacities which can be selected (Paragraph 4.19).

When the write command code is decoded, the drive initiates tape motion. After RUN is asserted and the IRG has been found, the drive issues synchronous clock (SCLK) signals on the Massbus. The SCLK is received by the RH11 and re-driven onto the Massbus as a write clock (WCLK) signal. The data word in OBUF is transferred to the drive on the leading edge of WCLK (leading edge of SCLK plus cable delay). The drive accepts the data word on the leading edge of WCLK. On the trailing edge of SCLK, the RH11 writes over the previous data word in OBUF with the word in the last cell of the Silo. A drive word count register (DRWC), which was initially loaded with the same value contained in the WC register, is incremented by 1 toward 0 for each word transferred. Successive words are transferred in this manner and when the required number of words are transferred, drive word count overflow occurs and the RUN line goes unasserted.

The drive signals completion of the record with an EBL (End of Block) pulse. When the RUN signal is unasserted with the EBL pulse present, the data transfer is terminated and the RH11 transitions to the Ready state. If the run line remains asserted at the trailing edge of EBL, frame count error (FCE-bit 9 of MTER) is asserted.

## 3.3.2 Read Record Transfer

Figure 3-6 is an interface diagram showing the action of the RH11 during a read data transfer. Initially, the bus address, selected unit, and word count are specified by the program as in the write block transfer, however, the frame count need not be specified. The program then loads a read command code with the GO bit set (bits 5 through 0 of the CS1 register). The RH11 transfers the read command code and the GO bit to the selected drive and also examines the command code to enable the appropriate logic (memory reference, Silo control, data path, and Massbus control). The read command and GO bit, which are sent to the drive, are stored in the drive's function register (bits 5 through 0 of CS1) and are decoded by the drive to determine the function to be performed.

#### NOTE

When a read command and the GO bit are loaded, the RH11 becomes busy and cannot accept another data transfer command and the Massbus device causes the drive to prepare to read data.

The RH11 now asserts the RUN line on the Massbus to connect the RH11 to the drive. The Massbus device then assembles a data work and presents this word accompanied by SCLK on the Massbus. At the trailing edge of SCLK, the RH11 loads the data word into IBUF. In addition, the DRWC register is incremented. From IBUF, the data word automatically sequences through the Silo to the OBUF register. Successive words are transferred in this manner until the DRWC register overflows. When overflow occurs, the RUN line is negated and all remaining words in the sector are disregarded by the RH11. The drive indicates completion of the record by issuing an EBL (End of Block) pulse. If the RUN line is unasserted when EBL occurs, the data transfer is terminated and the RH11 becomes Ready as soon as the remaining Unibus memory references have been completed.

The data words input to IBUF are propagated through the Silo. When the first data word reaches OBUF, an NPR request on the selected Unibus is issued and the WC register is incremented toward 0. This register is loaded with the 2's complement of the number of words to be transferred and incremented each time a word is loaded in OBUF.




Figure 3-6 Read Cycle Interface Diagram

CS - 1865

## NOTE

The NPR request allows the RH11 to acquire bus mastership in order to transfer data directly to or from memory. This sequence is described in Paragraph 4.7.

When the RH11 acquires bus mastership, it sends a memory address (stored in the BA register and in bits 8 and 9 of CS1) and data (stored in OBUF) onto the Unibus. The RH11 issues BUS MSYN 200 ns after the data and address are placed on the Unibus. Memory acknowledges receipt of the data by asserting SSYN. The RH11 then removes MSYN and waits 75 ns before changing the data and address. After the data word has been transferred, the Bus Address register is incremented by 2 since the RH11 is word-oriented and the PDP-11 memory reference system is byte-oriented.

If there is a word in the top cell of the Silo when the data word is transferred from OBUF, the RH11 will maintain control of the Unibus for a second memory reference. If a word is not stored in the top cell of the Silo, or if this transfer is the second word of a back-to-back memory reference, the RH11 releases control of the Unibus and does not initiate a new NPR request until OBUF becomes full again.

#### NOTE

The RH11 can perform single-cycle or back-to-back memory references for each NPR request.

When word count overflow occurs or an error condition is present, the Unibus memory references are terminated. When the Unibus memory references are terminated and the drive reaches the end of the record, the RH11 transitions to the Ready state.

## 3.3.3 Write-Check Record Transfer

Figure 3-7 shows the interface diagram for a write-check operation. In a write-check operation, data written on tape is validated by comparing it with the data in memory used to write it on the tape. This operation will reveal the addition or loss of any bits in the transmission process from memory to the tape via the RH11. This operation is similar to the read data transfer where the data is successively read from the tape, gated into IBUF (on the negation of SCLK), and propagated through the Silo. When the first data word reaches OBUF, an NPR request is initiated and a Unibus cycle allows the original data word from memory to be

supplied to the RH11. The data word in OBUF is compared with its original counterpart from memory. If any bits do not compare, the WCE (Write-Check Error) bit is set and the word is 'frozen' in OBUF so that the program can examine the data word in error from the tape. If the bits do compare, the write-check operation continues until the record is checked or until an error is detected.

When the RH11 becomes bus master and requests a data word from memory, memory issues the data word on the Unibus accompanied by SSYN. When the RH11 receives SSYN, it waits 125 ns to deskew data on the Unibus and to allow the data to propagate through the XOR gates before MSYN is cleared.

## 3.4 WRITE FLOW DIAGRAM DESCRIPTION

Figure 3-8 is a detailed flow diagram of the write data transfer. Initially, the RH11 is in the Ready state and the program specifies the bus address, word count, frame count, and selected unit (specified in CS2). A Write command is loaded in bits 05 through 01 of CS1 and the GO bit is set in bit 00 of CS1. The Ready state in the RH11 is then cleared and the Silo is initialized. At this point the flow diagram divides into two asynchronous paths — one for the Unibus sequence of events and one for the Massbus sequence of events. The Unibus flow is discussed first inasmuch as a START signal, generated in this path, is necessary to initiate the Massbus flow.

# 3.4.1 Unibus Flow Description

When the Write command is loaded in CS1, DATA REQ is set. This signal asserts the BUS NPR line to request a Unibus cycle. The processor acknowledges the NPR by returning NPG (non-processor grant). The RH11, in turn, clears NPR and asserts SACK, indicating acknowledgment of the NPG. If a cycle is already in progress, the RH11 waits until BBSY and SSYN become negated. When this occurs, the RH11 asserts BBSY, indicating it is now bus master and negates BUS SACK. In addition, NPC MASTER is asserted which initiates the timing for the NPR cycles.

The Bus Address (BA) register and bits 9 and 8 of CS1 are then gated onto the Unibus in order to access the specified memory location. The C lines (CO and C1) are encoded for a DATI cycle (data into the RH11, which is the master device). A delay of 200 ns is provided for deskewing on the Unibus. This deskew period allows the address and C lines on the Unibus to settle and also allows time for the memory to decode them.





Figure 3-7 Write Check Cycle Interface Diagram

Figure 3-8 Write Command Flow Diagram



After the 200 ns deskew, the RH11 asserts BUS MSYN and increments the Word Count (WC) register. The RH11 then waits for SSYN to be returned from memory with the first data word. If SSYN does not occur within 10  $\mu$ s of MSYN, the RH11 sets NEM (non-existent memory) error and TRE (transfer error). A 125 ns delay is provided for deskewing data on the Unibus and also provides time to allow the data to be internally gated to IBUF. After 125 ns, a DATA STR (data strobe) signal is generated. The leading edge of DATA STR clocks the data into IBUF and sets IBUF FULL. Also the status of the first cell in the Silo is checked (IRDY) and, if empty, NEXT CYCLE is set to allow back-to-back memory references.

The Unibus flow divides into two paths at this point. The first path checks to see if the START signal should be asserted; the second path provides the signals required to complete the present Unibus cycle and to start the new one. In addition, the second path allows the data from IBUF to be gated into the Silo and bubble up to the top; the second path will be described first, since the first path is used to initiate the Massbus flow when START is present.

MSYN is negated and a 75 ns delay is provided to allow the memory to deselect. This branch of the flow then divides into two simultaneously occurring operations. When BUBBLE IN is set, it triggers the logic to look for Input Ready (IRDY) at the input to the Silo. When IRDY is present, a SHIFT IN pulse is generated which clocks the data from IBUF into the Silo. If a word is in the first cell of the Silo, IRDY is inhibited until the word bubbles up to the next cell. When the Silo accepts the word from IBUF, it clears IRDY and the word begins to bubble up the Silo. When IRDY clears, BUBBLE IN and IBUF FULL clear. When the data reaches OBUF, it is ready to be transferred to tape. However, the drive is not connected to the RH11 until the START signal is asserted.

This branch of the flow not only inputs data to the Silo but also shows the completion of the Unibus cycle. The Bus Address (BA) register is incremented by 2 to point to the next sequential memory word. The RH11 examines the WC for word counter overflow and also examines TRE. If word count has overflowed or if TRE is present, the second memory cycle is not performed, the address and C lines are removed from the Unibus, and BBSY is negated, which allows another device to become bus master. The RH11 waits for the drive to finish the transfer before going back to the Ready state. If TRE or word count overflow is not present, the status of NEXT CYCLE is checked and, if asserted during the first memory cycle of the back-to-back references, the flow then goes to point E to start the second memory cycle. If NEXT CYCLE is not asserted, or if it

already is the second memory reference of a back-to-back cycle, BBSY is negated and the RH11 waits for IBUF FULL to clear before reinitiating an NPR sequence at point D in the flow diagram. The dotted input shown indicates that both parallel branches must complete before the flow can sequence to point D.

The first breakpoint in the flow previously described will now be discussed. It must be understood that this operation is occurring in parallel with what has just been described. DATA STR increments the START counter which counts up to 64. START is asserted when the counter reaches 64, or word count overflow occurs, or TRE sets.

#### NOTE

If TRE sets, START is asserted and generates the RUN signal which the drive is waiting for. On the first SYNC CLK from the drive, the RH11 sets an ERROR flip-flop. When ERROR is set, the synchronous bus data drivers are disabled, no more words are clocked out of OBUF, and RUN is negated at the next EBL assertion (which occurs at frame count overflow).

# 3.4.2 Massbus Flow Description

If the conditions causing the START assertion are not met, then this branch of the flow terminates until entered with the next Unibus memory cycle. When the START signal is asserted, the Massbus flow is initiated. With START asserted, the RH11 waits for OBUF FULL and then asserts the RUN line. By waiting for OBUF FULL, the RH11 ensures that a data word is available on the Massbus for the drive to accept.

When the RUN signal is set, the RH11 is connected to the drive and the RH11 now waits for the first SYNC CLK from the drive. If a SYNC CLK does not occur after 200 ms, the MXF (missed transfer) error is set which, in turn, sets TRE. This action clears the RUN line and returns the RH11 to the Ready state. When the SYNC CLK signal is received by the RH11, it is returned to the drive as a WRITE CLK signal. The data from OBUF has been gated on the synchronous bus data lines. On the trailing edge of SYNC CLK, OBUF FULL is cleared, BUBBLE OUT is set, and the Drive Word Count (DRWC) register is incremented. The DRWC register is checked for overflow. If there is overflow, the synchronous bus data drives are disabled which effectively writes 0s in the remaining word slots in the record and the RUN signal is negated. The RH11 then waits for EBL. On the trailing edge of EBL, the RH11 sets the internal EOS (end of segment, or record) signal and returns to the Ready state.

If drive word count overflow did not occur, the RH11 examines ORDY (output ready) at the trailing edge of SYNC CLK. This is done to ensure that a word is in OBUF in time for the next transfer. If ORDY is not asserted, a DLT (data late) error is raised which, in turn, causes TRE. The synchronous bus data drivers are disabled which causes 0s to be written in the remaining words in the sector. The RH11 then waits for the EBL signal from the drive, clears the RUN line, asserts the EOS signal, and returns to the Ready state.

If ORDY is asserted, the Silo data is clocked into OBUF and OBUF FULL is set. When the data word is gated from the Silo to OBUF, ORDY is cleared and BUBBLE OUT is cleared to prevent the next word in the Silo from being clocked into OBUF. When the next data word bubbles up to the top cell, ORDY is again asserted. If TRE is not present, the Massbus flow loops back and the RH11 waits for the next SYNC CLK from the drive, indicating the next word is to be transferred.

If TRE was set, the RH11 waits for the SYNC CLK negation before synchronizing the error condition. At this point the Massbus data drivers are disabled to cause a zero-fill in the rest of the record. In addition, RUN is negated. At the trailing edge of EBL, End of Segment (EOS) is set and the RH11 returns to the Ready state.

## 3.5 READ FLOW DIAGRAM DESCRIPTION

Figure 3-9 is a detailed flow diagram of the read data transfer. Initially, the RH11 is in the Ready state and the program specifies the bus address, word count, and selected unit (specified in CS2). A read command is loaded in bits 05 through 01 of CS1 and the GO bit is set in bit 00 of CS1. The Ready state in the RH11 is then cleared, the RUN line is asserted which logically connects the RH11 to the drive, and the Silo and Silo control are initialized. At this point the flow divides into two asynchronous branches—the Massbus flow and the Unibus flow. The Massbus flow is described first because it is necessary to provide the first data word (ORDY assertion) to begin the Unibus flow.

# 3.5.1 Massbus Flow

The RH11 sits in a Wait state waiting to receive SYNC CLK signals from the drive.

## NOTE

If there is no SYNC CLK after 200 ms, MXF error and TRE are set. The RUN line is cleared and the RH11 returns to the Ready state.

SYNC CLK is issued when the Massbus device has a word ready. The leading edge of SYNC CLK informs the RH11 that the drive has asserted a data word on the Massbus. On the trailing edge of SYNC CLK, the Drive Word Count (DRWC) register is incremented which indicates the number of words received from the synchronous bus. Also, the RH11 checks IBUF FULL.

If IBUF FULL is asserted indicating a word in IBUF, a DLT (data late) error is posted since there is no place to store the incoming data word. The RH11 then clears RUN. On the trailing edge of EBL, the EOS (End of Segment) is set and returns the RH11 to the Ready state.

If IBUF is not full, the data word from the Massbus is clocked into IBUF and the IBUF FULL flag is asserted. After a 150 ns delay (to allow the data in IBUF to be available to the Silo) the BUBBLE IN flip-flop is set. If Input Ready (IRDY) is not asserted (indicating the presence of a data word in the bottom cell of the Silo), the flow waits for IRDY to be asserted. As soon as IRDY is asserted, the BUBBLE IN flip-flop enables the data word to be clocked from IBUF into the Silo. When IRDY is negated, the IBUF FULL flag and BUBBLE IN are cleared, allowing a new word to be loaded into IBUF.

Each new data word from the drive is accompanied by SYNC CLK and on the trailing edge of each SYNC CLK, the drive word count is incremented indicating receipt of another word. The Drive Word Count register is loaded in parallel with the Word Count register. Both registers contain the 2's complement of the number of words to be transferred. DRWC register is now checked for overflow. If drive word count has not overflowed and there is no TRE, the flow loops back to point C and waits for the next SYNC CLK and the next data word. With TRE set or drive word count overflow, the RUN line is cleared. The RH11 waits for EBL, sets EOS on the trailing edge of EBL, and returns to the Ready state when the Unibus flow is completed.




Figure 3-9 Read Command Flow Diagram

## 3.5.2 Unibus Flow

The Unibus flow is waiting for the first data word to be clocked to the top cell of the Silo. When this occurs, ORDY (output ready) is asserted. Since this is the first word, OBUF is not full and the data word is gated into OBUF, the OBUF FULL flag is asserted, BUBBLE OUT is cleared (previously initialized set), and ORDY is cleared. The word count is incremented. The condition of OBUF FULL being asserted causes DATA REQ to set, which enables the RH11 to assert BUS NPR. The RH11 waits for NPG (nonprocessor grant); upon receipt of NPG, the RH11 is the next device to gain control of the bus and asserts BUS SACK acknowledging receipt of NPG. BUS NPR is also cleared. The RH11 is waiting for BBSY and SSYN from the previous Unibus cycle to be removed. When this occurs, SACK is cleared and the RH11 asserts BBSY and becomes bus master.

The RH11 then asserts an NPC master signal, gates the bus address to the Unibus address lines, encodes the control lines (CO and C1) for a DATO cycle, and gates the data from OBUF to the Unibus data lines. The RH11 now waits 200 ns to deskew the address, control, and data lines before BUS MSYN is asserted.

The RH11 asserts BUS MSYN and waits for memory to respond with SSYN. If the memory location specified by the bus address does not respond within 10  $\mu$ s, the RH11 sets a NEM (non-existent memory) error, which causes TRE to set.

SSYN indicates that the memory has accepted the data word. At this time, MSYN is negated and the status of the Silo is checked (ORDY) to determine if another memory reference can be performed. If ORDY is asserted, NEXT CYCLE is set.

The RH11 then waits 75 ns after MSYN is negated before the address is removed or changed. The 75 ns deskew ensures that the magnery is properly deselected. The flow now divides into two branches. The first branch finishes the Unibus cycle while the second branch allows data to bubble out of the Silo into the OBUF register. The first branch will now be described.

If a transfer error or word count overflow occurs, the address, control lines, and data are removed from the Unibus, the bus address is incremented by 2, BBSY is cleared, and the RH11 waits for the EOS produced by the trailing edge of EBL from the Massbus flow. If EOS is

present with TRE or word count overflow, the RH11 goes to the Ready state. Both the Massbus and Unibus loops must complete before the RH11 goes to the Ready state. It is at this point that the two asynchronous loops merge in order to set Ready.

If there is no transfer error or word count overflow, the bus address is incremented, and if this is the second memory cycle or NEXT CYCLE is not set, BBSY is cleared. At this point, the flow stops and waits for OBUF FULL to set before looping back to point E and reinitiating an NPR cycle.

If the bus cycle was not the second one and the NEXT CYCLE flop is set, the RH11 waits for the next data word (OBUF FULL asserted) before starting the second back-to-back cycle. At this point, the flow loops back to point F.

The second branch, which begins after the 75 ns delay, allows data to be bubbled out of the Silo and into OBUF register. This is shown by OBUF FULL being gleared and BUBBLE OUT set to allow the data word in the top cell of the Silo to be transferred to OBUF. When ORDY is asserted, the Silo data is transferred to OBUF and OBUF FULL is set. The dotted lines indicate that this operation (OBUF FULL setting) allows the first branch to continue. When ORDY is negated, the BUBBLE OUT flip-flop is cleared and the WC register is incremented. The flow then ends until the next memory cycle causes this branch to be reentered.

# 3.6 WRITE CHECK FLOW DIAGRAM DESCRIPTION

Figure 3-10 is a detailed flow diagram of the write-check operation. This operation reads data from the device via the Massbus and stores the data in the Silo. When the data propagates through the Silo to OBUF, a Unibus cycle is performed to read the corresponding word in memory. This word is compared with the word from the drive which has propagated into OBUF. The comparison is accomplished by a series of Exclusive-OR gates. If the two words are equal (indicating no transmission errors), the OBUF FULL flag is cleared, and successive data words are compared until an error or until all words have been compared. If the two are not equal, the WCE (write-check error) bit is set which sets TRE, the word is frozen in OBUF, and the OBUF FULL flag remains asserted. Either the word read from the device and stored in OBUF or the word read from the Unibus could be in error. Since it is more difficult to access the word from the drive, this word is held in OBUF in the event of a WCE.




Figure 3-10 Write Check Command Flow Diagram

# 3.6.1 Massbus Flow Description

The description of the Massbus flow for the write-check operation is identical to the read operation (Paragraph 3.5.1).

# 3.6.2 Unibus Flow Description

The description of the Unibus flow for the write-check operation is similar to that for the read operation (Paragraph 3.5.2) with the following exceptions:

- a. A DATI Unibus operation is performed to receive data from the specified memory location.
- b. Upon receipt of SSYN from memory, the RH11 generates a 125 ns delay to deskew the data on the Unibus and to allow the data to propagate through the Exclusive-OR gates that it may be compared with OBUF, and
- c. If the data from memory and the data from the drive (stored in OBUF) do not compare, the WCE is posted and the parallel branch of the flow which transfers data from the Silo to OBUF does not occur.

# CHAPTER 4 DETAILED LOGIC DESCRIPTION

#### 4.1 GENERAL

This chapter provides a detailed description of the RH11 logic diagrams. These descriptions should be used in conjunction with the flow diagrams in Chapter 3 to provide both an overall and detailed understanding of the RH11. The diagrams described in this chapter are tabulated in Table 4-1.

The M7295 module is designated BCT and is used for bus control; the M7296 module is designated CSR and is used for control and status; the M7294 module is designated DBC and is used for data path routing; and the M7297 module is designated PAC and is used for parity generation and checking.

Detailed timing diagrams (Figure 4-1, 4-2, 4-3, and 4-4) are also included in this chapter and may be used in conjunction with the detailed logic descriptions to show timing relationships between signals. Figure 4-1 is the Unibus timing diagram for a write operation; Figure 4-2 is the Unibus timing diagram for a read or write-check operation; Figure 4-3 is the Massbus timing diagram for a write operation; and Figure 4-4 is the Massbus timing diagram for a read or write-check operation.

#### 4.2 BCTA LOGIC DIAGRAM

This diagram contains the register selection logic used by the program to select local RH11 registers or remote registers in the associated drive. The register address is supplied to 18 Unibus receivers (8838) via the Unibus. Bits 17 through 13 of the register address are asserted designating the I/O area. Bits 12 through 5 are fed to a series of

jumper Exclusive-OR gates whose outputs are collector-ORed. If any of the output of these gates goes low, it forces the output line low as in the case where the Unibus address does not match the selected address of the RH11. The addresses to which the RH11 responds can be relocated by modifying the jumpers. If a jumper is left in, it represents a logic 0 and if it is cut, it represents a logic 1. The register address bits are asserted low on the Unibus. For example, address bit 12 is low at the input to the 8838. Unibus receiver. The output of this gate goes high. This is compared to the jumper intact which is low. The output of the Exclusive-OR gate, after inversion, is low and this drives the collector-ORed output line low to inhibit DEV SEL. On the other hand, if the jumper is out, (representing a 1), the Exclusive-OR gate compares two high inputs yielding a high output which enables the DEV SEL signal for that bit.

Bits 4 through 1 of the Unibus address are supplied to a 32-cell read only memory (ROM). A low logic level is supplied to the fifth address input to the ROM via the jumper selection at E3 and thereby allows 4 address bits to specify one of 16 cells in the ROM. The contents of the specified cell represents a specific pattern on the eight output signals (MO through M7) of the ROM.

These outputs are used to provide the appropriate register signals. Each cell represents a different register address. If more than 16 registers are required for a particular RH11 system, the jumpers at E3 shown below the address jumpers are selected to feed bit 5 of the Unibus address to the ROM. As a result, one of 32 cells in the ROM can be specified, and Unibus address bit 5 is not compared at the Exclusive-OR gates which enable a DEV SEL signal.

Table 4-1 Listing of RH11 Logic Diagrams

Logic Print	Functions			
BCTA	Register Selection			
BCTB	Unibus A Address Drivers; SSYN; DEMAND			
BCTC	Bus Address Register			
BCTD	Word Count Register (07:00)			
BCTE	Word Count Register (15:08)			
BCTF	Interrupt Control			
встн	NPR Control			
BCTJ	MXF; Data Out MPX; MB INIT			
BCTK	PROM Truth Table			
CSRA	Control and Status Register CS1			
CSRB	Control and Status Register CS2 and Error Status			
DBCA	NPR Control Logic			
DBCB	Silo Timing Control			
DBCC	Silo Data Path (11:00)			
DBCD	Silo Data Path (17:12)			
DBCE	Unibus B Data Transceivers			
DBCF	Unibus A Data Transceivers			
DBCH	Unibus Parity Control and Data Out MPXs			
DBC1	Start Control and Data Out MPXs			
PACA	Parity Control (Massbus Parity Detection and Generation)			
MBSA	Massbus Transceiver (Massbus Cable A)			
MBSB	Massbus Transceiver (Massbus Cable B)			
MBSC	Massbus Transceiver (Massbus Cable C)			
BUSA	Unibus A Cable Diagram			
BUSB	Unibus B Cable Diagram			
М9300	Unibus B Terminator			
G727	Grant Continuity Module			





Figure 4-1 Write UNIBUS Timing Diagram






Figure 4-3 Write MASSBUS Timing Diagram




Figure 44 Read & Write Check MASSBUS Timing Diagram

In addition, the four most significant address bits which are applied to the ROM are compared against a jumper setting which define the exact number of registers used in the system. Each of these jumpers is weighted by the value assigned to it. If a jumper is removed, the RH11 will respond to the number of registers designated by the removed jumper. This number is added to the base address set by the address select jumpers on the Exclusive-OR gates. For example, if 12 registers are used in the system, the jumpers weighted 8 and 4 are removed. A Unibus address between the base address and the base address +11 words would be a valid register address. A Unibus address equal to or greater than the base address +12 words will cause the LEG REG output of the comparator to go unasserted, thus preventing the SSYN response.

#### NOTE

MSYN is delayed for 150 ns by the processor to allow the jumper Exclusive-OR gate decoder sufficient time to decode the address of the selected register. The MSYN signal then keys the DEV SEL signal which starts the register strobing sequence.

#### 4.2.1 Local/Remote Register Selection

In addition to encoding the register address, the ROM asserts the LOC/REM H signal if a local register is being accessed. The Massbus handshaking sequence necessary to access a register located in a drive is inhibited in this case. If a remote register is being addressed, the LOC/REM H signal is not asserted (the Massbus handshaking sequence is enabled) and the DEMAND signal is initiated.

# NOTE

The CS1 register is shared by the RH11 control and the associated drive. The LOCAL/REM H signal is not asserted to address this register. If LOC/REM H is asserted, the Massbus handshaking sequence is inhibited. This would prevent access to the portion of the CS1 register located in the drive.

# 4.2.2 RSEL Signals

The RSEL 04 through RSEL 00 signals from the output of the ROM are supplied to the Massbus which will be decoded in the drive to select a specific register. In addition, RSEL 00 and RSEL 01 are supplied to the lower of two 7442 BCD-to-decimal decoders and are used when the LOCAL/REM signal is asserted. The lower decoder decodes the CS2, DB, and BA registers and whether an input (from processor to RH11) or output (from RH11 to processor) function is to occur.

#### 4.2.3 Decoder Inputs

Inputs D0, D1, and D2 to the decoder specify one of 8 outputs from 0 through 7 (outputs 3 and 7 are not used). RSEL 00 and RSEL 01 are applied to inputs D0 and D1 of the decoder, respectively, and specify one of the three above mentioned registers. BUSA C1 is applied to input D2 of the decoder and specifies an input or output function. When BUSA C1 L is asserted, the D2 input to the decoder is low enabling the register codes on outputs 0, 1, and 2. This indicates a DATO or DATOB where the data is transferred from the master (processor) to the slave (RH11). The register signal names incorporate the word "IN" denoting a 'write register' operation. When BUSA C1 L is not asserted, the D2 input to the decoder is high enabling the register codes on outputs 5, 6, and 7. This indicates a DATI or DATIP where the data is transferred from the slave (RH11) to the master (processor). The signal names are designated with the word "OUT" denoting a 'read register' operation. Input D3 is asserted low if the LOCAL REM H signal indicates a local register is addressed and DEV SEL H is asserted.

# 4.2.4 Decoder Outputs

With input D3 low, outputs 0 through 7 are enabled. If input D3 is not asserted, the outputs from 0 through 7 are inhibited and the decoder outputs are switched to 8 and 9 which are not used. Since the RSEL 04 through RSEL 00 signals are not used for selecting a drive register when the LOC/REM H signal is asserted, it is possible to redefine the two bottom bits of the ROM (RSEL 00 and RSEL 01) to be used as inputs to the decoder.

The upper decoder is similar to the lower one with a few exceptions noted below.

- Input D2 operates exactly the same as described for the lower decoder.
- ROM outputs M6 and M7 are used to decode the registers (WC, AS, CS1) associated with the upper decoder and are applied to inputs D0 and D1, respectively.
- Input D3 is enabled when DEV SEL L is asserted. LOC/REM H is not required since the M6 and M7 outputs of the ROM are not dual defined and may be used anytime.

# 4.2.5 Word or Byte Addressing

The logic network with the AO, CO, and C1 inputs determines whether word or byte addressing is required and whether an input or output function is occurring. The network implements the chart shown below.

C1	C0		
0	0	DATI	
0	1	DATIP	
1	0	DATO	
1	1	DATOB	if A00 = 0, low byte is specified.
			if A00 = 1, high byte is specified.

#### 4.2.6 Control Lines

The CO and C1 lines from the Unibus generate the DIR TRANS (direction of transfer) signal. When this signal is asserted, the direction of data transfer is from the RH11 to the drive register via the Massbus. When the signal is not asserted, the direction of data transfer is from the drive register to the RH11, and then to the Unibus to be made available to the program. The DIR TRANS signal is used to form the CTOD signal on the Massbus.

# 4.2.7 ODD BYTE L Signal

The ODD BYTE L signal is asserted when performing a DATOB to the high byte and is used to generate DIS DEM (disable demand). This is done to prevent the low (even) byte of the CS1 register from changing to the upper byte when the program is doing a byte operation (this is necessary since the Massbus does not implement byte operations and writeable bits in the low byte of CS1 are located in the drive).

# 4.2.8 Device Select (DEV SEL) Logic

The upper portion of BCTA shows the DEV SEL logic and the deskew demand logic. Bits 17 through 5 of the Unibus A address are used to generate DEV SEL L when MSYN occurs. MSYN is delayed from the address 150 ns to allow the address to be properly decoded by the jumper Exclusive-OR gates.

The negative-going edge of the DEV SEL L signal triggers one-shot multivibrator E63. The external components associated with this multivibrator are chosen to provide an 85 ns delay. Consequently, the negative-going edge of DEV SEL causes an 85 ns negative-going pulse at the 0 output of

the one-shot. The positive-going trailing edge of this one-shot triggers a second one-shot with external components chosen for a delay of 135 ns. A positive-going pulse of 135 ns from the 1 output and a negative-going pulse of 135 ns from the 0 output are available.

# 4.2.9 Deskew Demand (DESK DEM)

The output of the second one-shot is designated DESK DEM (1) H or DESK DEM (0) H and provides a total delay of 220 ns before DEMAND is issued to the Massbus (see logic diagram BCTB).

# 4.2.10 Register Strobe (REG STR)

A REG STR signal is generated 85 ns after MSYN and is used for clocking the local registers.

# 4.2.11 Control Out (CTRL OUT) Signal

The CTRL OUT L signal is used when reading a remote register in the drive. CTRL OUT L is generated when the LOC/REM H signal is not asserted (remote mode), DEV SEL is asserted, and the BUSA C1 L signal is not asserted. This signal switches the multiplexer on logic diagram DBCH to gate the Massbus asynchronous data to the Unibus data lines making the register information available to the program.

# 4.2.12 Gate Control (GATE CNTL) Signal

The GATE CNTL H signal is used when writing into a remote register in the drive. GATE CNTL L is generated when DIR TRANS and DEV SEL signals are asserted and gate the Unibus data signals to the Massbus control lines.

# 4.3 LOGIC DIAGRAM BCTB

This sheet contains the DEMAND, SSYN, and NED logic and also contains the Unibus A address drivers used to gate the bus address to the Unibus.

# 4.3.1 Deskew Demand (DESK DEM) Logic

The DESK DEM (0) H signal from sheet BCTA is delayed 220 ns from MSYN and sets the SET DEM flip-flop. When set, this flip-flop causes DEMAND to be set, provided the TRANS (transfer) signal is not present on the Massbus. The TRANS signal is generated in the drive when the drive is ready to accept data or has data for transfer to the RH11.

# 4.3.2 Response from Drive

TRANS generates RESP L (response), indicating that the drive has responded to the controller. If no response occurs within 1.5  $\mu$ s, a non-existent drive has been accessed. In this case, the NED (non-existent drive) flip-flop on BCTB is set.

# 4.3.3 SSYN Logic

The SSYN logic is used to determine when SSYN is sent to the Unibus. Each of the various methods of setting SSYN is described below.

Setting SSYN-Writing Remote Register (register electrically located in the drive) - When the program writes a remote register via the RH11, the unit select bits, the RSEL 04 through 00 signals, and the data are gated onto the Massbus. The unit select bits select the specified unit and the RSEL 04 through 00 signals select the appropriate register in that unit. If the RH11 is writing into a remote register, DIR TRANS H is asserted. After a 220 ns deskew period, the RH11 asserts DEMAND on the Massbus. When the drive sees DEMAND and recognizes its own unit select code and register address, it takes the data and issues TRANS which generates RESP in the RH11. Consequently, since DEMAND (1) H is asserted (accessing a remote register), DIR TRANS H is asserted (controller-to-drive transfer), and RESP L is asserted, gate E83 at zone D-6 generates SET SSYN L which is applied to the direct set input of the SSYN flip-flop.

#### NOTE

The Attention Summary register is a 1-bit pseudo register. When this register is accessed, more than one drive may respond. Therefore, the TRANS signal cannot be used to indicate the availability of data. In order to ensure that all drives have their respective Attention Summary bits loaded, a  $1.5 \mu s$  delay is incorporated before the setting of SSYN.

Setting SSYN-Reading Remote Register - If the RH11 is reading a remote register (accepting data from the drive), the drive after recognizing its unit select code, register address, direction of transfer, and DEMAND, issues TRANS which generates RESP L in the RH11. Since DIR TRANS H is unasserted at this time (drive-to-controller transfer), a 200 ns one-shot multivibrator (E93) is fired. The external components are selected to provide the 200 ns pulse. This delay is designed to allow the data from the drive to propagate to the RH11 and onto the Unibus before SSYN is set. In other words, SSYN cannot be asserted on the Unibus until the data from the drive has been transferred to the Unibus and has stabilized. Consequently, when the one-shot fires, the 0 output goes low for 200 ns forcing the clock input to the SSYN flip-flop low for this period. At the end of 200 ns, the positive-going trailing edge of the 200 ns pulse sets SSYN which is asserted on the Unibus.

Setting SSYN-Access Local Registers — SSYN is set during the access of local registers as a result of REG STR H and DIS DEM H being asserted. REG STR H is generated 85 ns after MSYN on logic diagram BCTA and is used as a strobe input to the local register being accessed. Signal DIS DEM H indicates that the Massbus cycle is inhibited and a local register is being accessed. At the trailing edge of the REG STR signal, SSYN is set indicating that data has been accepted or is present on the Unibus when writing or reading a local register.

One-Shot Multivibrator  $(1.5 \mu s)$  – The 1.5  $\mu s$  one-shot multivibrator (E93) shown in zone C-6 serves two purposes. First, it checks whether a non-existent drive has been accessed. The one-shot is fired when DEMAND is asserted. When the drive responds with TRANS which generates RESP L, the one-shot is cleared. As previously described, RESP L either generates SET SSYN L or DESK DATA L, depending on the state of the DIR TRANS H signal. Either of these signals direct clears the 1.5  $\mu$ s one-shot, causing a positive-going edge at the output. This edge tries to clock the NED flip-flop set, but the same signal that direct clears the 1.5 µs one-shot also direct clears the NED flip-flop. When the RH11 issues DEMAND and receives TRANS from the drive, the 1.5  $\mu$ s one-shot is cleared. In addition, the NED flip-flop is inhibited from setting. If the drive did not respond, the SET SSYN L and DESK DATA L signals are both inhibited from clearing the one-shot, causing the one-shot to time out. At this time, the positive-going edge clocks the SSYN flip-flop set. The NED flip-flop also sets if the register being accessed is not the Attention Summary register.

#### **NOTE**

The DEV SEL H signal is applied to the direct clear input of the one-shot and NED flip-flops. If set, the flip-flops are cleared after the Unibus cycle is completed and the addressed register has been deselected.

A second function of the one-shot is to provide a 1.5  $\mu$ s waiting period to allow the Attention Summary register in the various drives to be properly read from or written into. In this case, the one-shot times out because the RESP signal is inhibited and at the end of 1.5  $\mu$ s, SSYN is set. NED is not set since the flip-flop is set only when a register other than the Attention Summary register has been addressed and no RESP is received.

DIS DEM disables the DEMAND signal from being asserted on the Massbus and is generated under the following conditions:

- If the LOC/REM H signal is asserted indicating local mode, DIS DEM is generated to inhibit the Massbus handshake sequence.
- DIS DEM is generated if the access is to the odd byte (ODD BYTE L) in the CS1 register (CS1 IN L). The CS1 register is shared by the RH11 and the drive with the odd byte being in the RH11 and the even byte being in the drive. ODD BYTE L and CS1 IN L generate DIS DEM to inhibit the Massbus handshake sequence in order to prevent altering the even (low) byte of the CS1 register located in the drive when the program is doing a byte operation to the odd (high) byte in the RH11. This is necessary because the Massbus cannot differentiate byte from word operations.
- 3. The STOP DEM L signal is asserted when the processor tries to load a function code specifying a data transfer operation into the drive while the RH11 is already busy executing a data transfer function with that drive or some other drive. For example, if unit 0 is doing a read data transfer and the processor tries to do a read or write data transfer in unit 1, the STOP DEM L signal from CSRB prevents the function code from being transferred to unit 1; otherwise, there would be the OR condition of data from unit 0 and unit 1 on the synchronous Massbus and the program could not distinguish unit 0 data from unit 1 data.

In addition, the DEMAND signal is inhibited when the LEG REG (legal register) signal from BCTA is not asserted. This prevents a SSYN response by the RH11 which indicates to the processor that the Unibus address was not recognized by the RH11.

# 4.3.4 Gating Address Onto Unibus

The remainder of the sheet shows the Unibus drivers which gate the contents of the Bus Address (BA) register and A16 and A17 of CS1 onto the Unibus address lines. This is accomplished when the RH11 is bus master and doing NPR cycles. Signal ADDR TO BUS H is used to gate the address; signal SEL BUSA H from the CSR module (sheet A) is asserted when the PSEL bit in the CS1 register is cleared.

At this time, the RH11 is connected to Unibus A. During NPR operations, if PSEL is asserted, the RH11 is connected to Unibus B. The RH11 is always powered up in the condition where PSEL is cleared indicating the RH11 is connected to Unibus A.

# 4.3.5 Data Buffer Out Clock

The DB OCLK H signal is used to release data at the output of the Silo when the DB register is read by the program. The BCTA CO L signal is used to inhibit the assertion of DB OCLK during Unibus DATIP operations. This is necessary so that a read-modify-write instruction does not falsely remove data from the Silo. DB register selection is used for maintenance purposes when verifying the operation of the 66-word Silo Buffer register. Signal DB OCLK is asserted when the RH11 responds with SSYN to the register operation (if not a DATIP) and is released when the processor removes MSYN.

# 4.4 LOGIC DIAGRAM BCTC

This sheet contains the logic for the 16-bit Bus Address register and the 2 extension address bits located in the CS1 register. The register functions as an up-down counter and consists of four 74193 chips, providing outputs labeled BUSB A01 L through BUSB A15 L. The inputs to the chips come from the Unibus A data receivers, shown on sheet DBCF. The register is loaded when the BA IN L signal, REG STR H, and HI BYTE or LO BYTE signal is available, depending on whether the high byte or low byte is to be loaded. If the register is to be loaded as a word, both HI BYTE H and LO BYTE H signals are asserted.

A fifth chip processes bits 9 and 8 of CS1 which are extension bits of the Bus Address register. These bits are designated A16 and A17. The chip is loaded when CS1 IN L, REG STR H, and HI BYTE H are asserted. The RDY signal must also be asserted to load this chip in order to prevent bits A16 and A17 from being changed unless the RH11 is in the Ready state, since other commands can be passed through the dynamic CS1 register to drives not doing transfers.

The 74193 chip has a load input. When this input goes low, the data on the input lines is loaded into the register. The chip also has a CLR input which clears the register to all 0s when CLR H is asserted. The register functions as an up-down counter which counts on the positive-going trailing edge of the ADDR TO BUS H strobe. If CNT DW (1) H is asserted, the register counts down; if CNT DW (0) H is asserted, the register counts up.

# 4.4.1 Clocking Bus Address Register

The ADDR TO BUS H clock can be inhibited by setting the bus address increment inhibit bit (BAI bit 08) in the CS2 register. When the BAI bit is set, it prevents the bus address from changing during transfers, and the transfers will always occur from that same memory location. This feature might be used when refreshing a display. Normally, BAI (0) H is asserted at the input to AND gate E88 in zone A-7 to enable the ADDR TO BUS H strobe used to increment or decrement the Bus Address register.

# 4.4.2 Address Bit 00

Address bit 00 is not implemented making the bus address always even (word addressing). This results in only three bits being implemented in the low-order 74193 chip. Since the carry and borrow lines are based on four bits in the chip, two external gates are employed as decoders — AND gate E21 in zone B-6 to detect a carry condition (all 1s) and NOR gate E20 in zone C-6 to detect a borrow condition (all 0s).

# 4.4.3 Count Down (CNT DW) Flip-Flop

A CNT DW flip-flop is shown in zone A-4 of the diagram and is employed for future capability when reverse write-check and reverse read operations may be implemented. When a reverse function code is loaded (defined by a combination of GO CLR and data bits DO1 and DO2), the CNT DW flip-flop sets, and reverse write-check and reverse read operations can be implemented.

## 4.4.4 Bus Address Outputs

The bus address outputs from the MTBA Bus Address register are multiplexed with the outputs of the MTWC Word Count register on logic diagrams BCTD and BCTE for transfer to the Unibus data lines when the register is read by the program.

The BA register and address extension bits (A16 and A17) are also driven onto the selected Unibus (A or B) when the RH11 is performing NPR transfers. This selects the memory location to be accessed by the transfer. The Unibus A address drivers are located on sheet BCTB, while the Unibus B address drivers are located on sheet BCTC.

#### 4.5 LOGIC DIAGRAM BCTD, BCTE

Logic diagram BCTE contains the upper eight bits of the Drive Word Count register, the upper eight bits of the Word Count register and two quad-input multiplexer chips (8234) used to select the word count or bus address when the program reads these registers. Logic diagram BCTD contains

a similar arrangement for the lower eight bits of the Drive Word Count and Word Count registers and contains an additional two quad-input multiplexer chips for selecting the lower bits of the Bus Address or Word Count register.

# 4.5.1 Word Count Registers

The Drive Word Count (DRWC) register counts words transferred between the RH11 and the Massbus and is invisible to the program. This register detects when the RUN line should be unasserted on the Massbus. The Word Count (WC) register is a programmable register which counts words transferred between the RH11 and memory on the Unibus. Both registers are loaded in parallel with the 2's complement of the number of words to be transferred and are incremented toward 0 for each transfer.

The load input to both registers is the logical AND of WC IN H (Word Count register specified), REG STR H and HI BYTE H and LO BYTE H. The Drive Word Count register is incremented by DRIVE CLK H on sheet BCTD. This signal is a synchronous clock and occurs if there is no word count overflow or no error condition. The Word Countyegister is clocked by the INC WC L signal from sheet DBCB. The registers count on the trailing edge (positive-going) of the DRIVE CLK signal and INC WC signal. A carry out of one chip of the Word Count register is rippled to the count input of the next successive chip. When a carry occurs out of the chip with the most significant bits, word count overflow occurs. The Drive Word Count register is configured in the same manner and when the carry occurs out of the chip with the most significant bits, drive word count overflow occurs. Note the absence of a clear input to both registers. Since the registers are preloaded at the start of a data transfer, a clear is not necessary.

# 4.5.2 Word Count or Bus Address Selection

The output from the Word Count register is applied to 8234 multiplexer chips. These chips switch either the contents of the Word Count register or Bus Address register to the output. When the S0 input is low, the B inputs (B0, B1, B2, etc.) are switched to the F outputs (F0, F1, F2, etc.). This condition occurs when the Bus Address register is selected from the register select logic on sheet BCTA. When the S1 input is low, the A inputs (A0, A1, A2, etc.) are gated to the F outputs. This condition occurs when the Word Count register has been selected by the register select logic on sheet BCTA. Since S0 and S1 are supplied from a decoder, both cannot be low at the same time. If both inputs are high, the output is disabled and floats high unless asserted by another chip wired in parallel. The multiplexer is open-collector and can be bused together with other

multiplexers. The output feeds an internal bus (BUSI) which is used to sum up data from all the registers and prepares it for input to the Unibus drivers which drive Unibus A.

# 4.5.3 Clear Logic

Zones D-3 and D-2 on BCTD contains the logic for both Unibuses which determine when a Clear signal is generated. BUSA INIT L or BUSA DC LO L, when asserted, generates INIT + DC LO L. The BUSA INIT L signal initializes the RH11 and the drive. The BUSA DC LO L indicates no power on the Unibus. INIT + DC LO L creates MB INIT H (Massbus initialize) which initializes the registers in the drive. Thus, a no-power condition on the Unibus is implemented to initialize the Massbus.

The three signals that follow generate CLR + GO CLR H and CLR. GO CLR is used to clear the NPR logic, and CLR is used to clear the RH11 and the associated drives.

- INIT + DC LO L This signal is the OR of BUSA initialize and DC LO L.
- GO CLR L This signal is asserted when a data transfer command is loaded with the GO bit in the CS1 register.
- PG CLR L This signal is asserted by setting the CLR bit in bit 05 of the CS2 register, and is used to clear the RH11 and the drive registers.

CLRB H is similar to the CLR H signal and is generated as a result of BUSB INIT or BUSB DC LO L. This signal does not clear the RH11 registers as they are not connected to Unibus B.

If data transfers are being performed on Unibus B when CLRB is asserted, a DLT (data late error) is posted to terminate the transfers.

On sheet BCTE the CLR + GO CLR H signal resets the WC, DRWC OFLO, and DONE flip-flops.

#### 4.5.4 Word Count Overflow

When the Word Count register overflows, the carry output goes low and is applied to the WC OFLO flip-flop as a clock. The positive-going trailing edge of this signal clocks the WC OFLO flip-flop set.

When the WC OFLO flip-flop is set and the last data transfer is completed (trailing edge of DATA REQ), flip-flop E74 is set, causing the DONE assertion which indicates the completion of the data transfer on the Unibus.

If an error occurs (TRE asserted), then the DONE signal will be asserted at the end of the DATA REQ. The RH11 waits for the EOS (end of segment) before going to the Ready state. The DRWC OFLO flip-flop and Drive Word Count register function the same as the WC OFLO flip-flop and Word Count register. The carry output of the Drive Word Count register generates a LWRD H (last word) signal, indicating that the RH11 is not to anticipate receipt of another word. When the RH11 does a write data transfer, it normally makes sure that a word is available for transfer before the next SYNC CLK from the drive. When LWRD is generated, this operation is bypassed. LWRD is checked at the trailing edge of DRIVE CLK and will disable DLT (data late error).

# 4.6 LOGIC DIAGRAM BCTF

This diagram contains the interrupt control logic to prepare the Unibus to do an interrupt. The logic contained herein is similar to that on the M7821 Interrupt Control module which can be found in the PDP-11 Peripherals and Interfacing Handbook,

# 4.6.1 Interrupt Request

The interrupt control logic is initiated by INTR REQ H (interrupt request) and IE (1) H. The IE (Interrupt Enable) bit is set by the programmer by loading a 1 in bit 6 of the CS1 register. This allows interrupts to occur upon completion of an operation or upon detecting an error condition when INTR REQ H is asserted.

# 4.6.2 Bus Request

With the above conditions satisfied, BUSA BR L is asserted at the output of gate E65 in zone C-4. The other input to this gate is enabled because the SACK and BBSY flip-flops are reset. The BUSA BR L signal is applied to a priority jumper plug (zone D-6) configured at priority level 5. This causes BUSA BR5 L to be asserted at the output of the plug. The other BR outputs from the plug are unasserted at this time. BUSA BR5 L causes a bus request on the Unibus. When the processor is ready to allow the RH11 to become bus master, it returns BG IN H (bus grant) shown in zone C-8. This signal performs the following functions.

1. It is applied as a clock to the GRANT flip-flop. The positive-going edge tries to clock GRANT set. However, the set input to GRANT is disabled by BBSY being reset and IE (1) H and INTR REQ H being asserted. These conditions hold the input to NAND gate E47, pin 2 low, forcing the output high. The other input (pin 1) to the gate is from the BUSA NPR logic. With no NPR request, pin 1 is held high. AND gate E16 and inverter E64 which feed NAND gate

- 1. E47 are designed to improve the Unibus (Cont) latency. The jumper at the input to gate E16, when cut, disables the circuit.
  - 2. The BG IN H signal is used to direct clear the GRANT flip-flop when GRANT is negated. However, at this time, note that the GRANT flip-flop is still reset.
- 3. BG IN H also sets SACK 100 ns after the GRANT is received. The 100 ns delay is provided by the external components at the input to the 7408 AND gate in zone B-6. The delay provides the required time for the GRANT flip-flop to decide whether to block the grant or pass it on to the next device. Note that the set input to SACK is enabled as a result of the Bus Grant signal and because the GRANT flip-flop is still reset.
- 4. When the BG IN H signal is unasserted and SSYN IN H and BBSY IN H are unasserted indicating completion of the current cycle, BBSY is set. Note that the set input to BBSY is enabled since SACK is set.

Consequently, the interrupt control logic is initiated, a bus request is sent to the processor, a bus grant is returned from the processor, and the SACK flip-flop is set after a 100 ns delay. When the SACK flip-flop sets, the BUSA BR5 L signal goes unasserted and when the processor completes its current cycle, BBSY is set indicating that the RH11 has control of the bus. When BBSY sets, the set input to the GRANT flip-flop is enabled and the GRANT flip-flop will be set by the next BG IN H signal. The grant will be passed to the next device on the bus. In addition, setting BBSY causes the SACK flip-flop to clear, and also generates INTR MASTER L. This signal causes the BUSA INTR L signal on Unibus A to be generated and also gates the 7-bit interrupt vector to the Unibus. The vector is jumper selectable. If the jumper is left in, the corresponding bit is a 1; if the jumper is cut, the corresponding bit is a 0.

## 4.6.3 Interrupt Done

When the processor has accepted the interrupt vector, it returns SSYN IN H which generates INTR DONE H. This signal clears the latch in zone C-7 which allows the interrupt sequence to terminate. Also, INTR DONE H clears BBSY to allow another device to gain control of the bus.

# 4.7 LOGIC DIAGRAM BCTH

This diagram contains the NPR control logic necessary to initiate NPR requests and to gain control of the Unibus in order to do NPR cycles. The logic on this sheet is similar to the logic contained on the M7821 Interrupt Control module described in the PDP-11 Peripherals and Interfacing Handbook.

#### 4.7.1 NPR Arbitration

The logic is initiated by DATA REQ H being asserted at the input to AND gate E15 (zone D-5). This signal is held asserted during the entire cycle for single cycle NPRs or is held asserted for both cycles when performing back-to-back NPR cycles. The other input to the AND gate is CLR DREQ L, which is normally held high during the cycle and enables the gate. The output of this AND gate qualifies AND gate E25 (zone B-3). The other two inputs to this gate are enabled by the SACK and BBSY flip-flops being reset. The output of AND gate E25, pin 12 is supplied to two gates (E33), (zone D-2) to raise an NPR request on the Unibus which has been selected. This sheet will be described assuming that Unibus A has been selected. In this event, the BUSA NPR L signal is asserted on the Unibus. The processor arbitrates the NPR requests and returns a BUSA NPG IN H signal when it wishes to to grant the bus to the RH11. The BUSA NPG IN H signal clocks the GRANT A flip-flop, but the flip-flop does not set since the three inputs to gate E7 (zone D-3) are high causing the D-input to the flip-flop to remain low. Consequently, the GRANT signal is blocked and is not passed to the other devices. The BUSA NPG IN H signal is also applied to multiplexer E26. Since Unibus A has been selected, the multiplexer inputs at pins A3 through A0 are present at the output. If Unibus B is selected, the inputs at pins B3 through BO are present at the output. The BUSA NPG IN H signal clocks the SACK flip-flop after 100 ns. Since GRANT L is not asserted, the other input (pin 11) to E7 is high and provides a low input to the SACK flip-flop causing it to set. The 100 ns delay network consisting of the resistor and capacitor network at the input to AND gate E15 (zone C-5) ensures that the SACK flip-flop will not be prematurely set until the GRANT signal has been blocked. Setting the SACK flip-flop causes the BUSA SACK L signal to be asserted on the Unibus and also causes the RH11 to drop the BUSA NPR L signal. This acknowledges the fact that the RH11 has received the BUSA NPG IN H signal from the processor. SACK prevents the processor from further arbitrating NPRs.

# 4.7.2 Acquiring Bus Mastership

Multiplexer E26 monitors BBSY and SSYN for the selected Unibus (BUSA, in this case). When both BBSY and SSYN from the device currently acting as bus master are unasserted, NOR gate E32 (zone B-6) is qualified. This enables AND gate E15 (zone B-5). The other input to this gate qualifies the gate when the processor drops BUSA NPG IN H. The output of this gate clocks the BBSY flip-flop set since SACK is still asserted. When BBSY sets, it asserts BUSA BBSY L via gate E40 (zone B-2) and also asserts NPC MASTER L, indicating that the RH11 is now bus master. This initiates the sequencing logic for an NPR cycle (see sheet DBCA). The 0 output of the BBSY flip-flop disqualifies AND gate E25 (zone B-3) which keeps the BUSA NPR L signal unasserted. Also, when SACK ENB H and BBSY (1) H are asserted, the SACK flip-flop is cleared.

If a device on Unibus B desires to become bus master prior to the RH11 acquiring bus mastership, the logic in the RH11 must pass the grant to the next device. The BUSB NPG IN H signal clocks the GRANT B flip-flop set. Since the SEL BUSB H signal is unasserted, the D-input to the flip-flop is high and the flip-flop is set allowing the GRANT signal to be passed to the next device. When the BUSB NPG IN H signal is dropped by the processor, the clear input of the GRANT B flip-flop is brought low, thus removing the BUS NPG OUT signal to the next device.

#### 4.7.3 Completion of NPR Cycle

The NPR cycle(s) is completed when CLR DREQ L is asserted, causing AND gate E15 (zone D-5) to go low. This action causes the NPR cycle to end and BBSY flip-flop to reset, releasing the bus to the next device.

# 4.8 LOGIC DIAGRAM BCTJ

This diagram contains the MB INIT logic, the logic used to gate out the high byte of the CS1 or the CS2 registers, and the logic to set the (Missed Transfer Error) MXF flip-flop.

# 4.8.1 MB INIT Signal

When an initialize (INIT) signal or a power fail condition (DC LO L) occurs on Unibus A, a MB INIT H (Massbus initialize signal) is generated and initializes all the drives. Both INIT and DC LO are guaranteed to be a minimum of 400 ns, and the assertion of either signal qualifies gate E87 (zone D-4) to produce MB INIT H.

Signal MB INIT H is also generated if the CLR bit in CS2 is set by the program. This causes a PG CLR L signal to be generated which fires 400 ns one-shot multivibrator E85 (zone D-6). The output of the one-shot is a 400 ns negative pulse which is used to enable the other input to gate E87 in zone D-4.

# 4.8.2 Gating High Byte of CS1/CS2

The two 2-to-1 multiplexers (E59 and E60) in the center of sheet BCTJ are used to gate out the high byte of the CS1 or CS2 register. CS1 OUT L, when asserted, gates the high byte of the CS1 register through the multiplexer and CS2 OUT L, when asserted, gates the high byte of the CS2 register through the multiplexer. The output of the multiplexer is the internal data bus (BUSI) which feeds Unibus A.

# 4.8.3 MXF Error Flip-Flop

The lower portion of sheet BCTJ shows the SET MXF and MXF flip-flops and a 250 ms one-shot. When the RH11 goes into the busy state (RDY H not asserted), the 250 ms one-shot (E85 in zone B-7) fires indicating that the RH11 is attached to the synchronous bus. The 250 ms one-shot is retriggered on every SYNC CLK signal from the drive. If the RH11 is busy, and a SYNC CLK pulse does not occur within 250 ms, the trailing edge of the 250 ms pulse clocks SET MXF flip-flop E86 (zone B-5) set which, in turn, causes MXF flip-flop E86 (zone B-3) to be direct set. Normally, the D-input to the SET MXF flip-flop is at ground which allows the flip-flop to set. If jumper W19 is cut, however, the high input applied to the D-input prevents the flip-flop from setting. This jumper is used for maintenance purposes. The MXF flip-flop can be set under program control by setting bit 9 (MXF error) of the CS2 register and by generating the appropriate gating signals (HI BYTE H, REG STR H, and CS2 IN L).

The 250 ms one-shot and the SET MXF flip-flop are direct cleared by the CLR H signal, the BUSY flip-flop being in the Reset state, or the OCC (occupied) line on the Massbus being asserted. The MXF flip-flop is direct cleared by the CLR ERR L signal.

# 4.8.4 AC LO and DC LO

Power supply signals AC LO and DC LO are actively pulled up so that they may be used as inputs to the two M688 Power Fail Driver modules.

# 4.9 BCTK LOGIC DIAGRAM

The BCTK print provides the truth table for the register selection ROM shown on sheet BCTA.

# 4.10 LOGIC DIAGRAM CSRA

This logic diagram contains the data transfer command logic, the RUN flip-flop, the BUSY flip-flop, the PSEL (port select) flip-flop, the CS1 clocking logic, and the interrupt request logic.

# 4.10.1 Data Transfer Command Logic

The data transfer command logic consists of the Write, Read, and Write-Check flip-flops (E3 pin 6, E15 pin 6, and E15 pin 8, respectively). These flip-flops decode the Write, Read, or Write-check commands that are being passed through the controller into the drive. The commands are decoded in the RH11 to let the RH11 know what type of operation is to be implemented. In addition, these commands are also supplied to the drive where they are again decoded in the drive's function register. All other commands are not decoded in the RH11 but are merely decoded in the drive.

The D-input to the Write flip-flop represents the range of function codes that define the Write command. These codes range from 60 through 67. The D-input to the Read flip-flop represents the range of function codes that define a Read command. These codes range from 70 to 77. The D-input to the Write-check flip-flop represents the function codes that define a Write-check command. These codes range from 50 to 57. For example, the D-input to the Write flip-flop is enabled when D03 IN L is unasserted and D04 IN H and D05 IN H is asserted in gate E6 pin 12. This bit pattern corresponds to the digit 6, specifying function codes from 60 through 67. The other flip-flops are decoded in like manner.

The C-input to the flip-flop accepts the positive-going trailing edge of the GO CLR L signal to clock the flip-flop specified by the appropriate data bits which comprise the function code. Signal GO CLR L is used to initialize the Silo and NPR logic for a data transfer, and is also used to direct set the BUSY flip-flop in zone B-6, indicating a data transfer command is in progress. Signal GO CLR L is asserted at the output of NAND gate E17, pin 6 if CLK CS1 LO H, D00 IN H, and a data transfer command (Write, Read, or Write-check) has been decoded by NAND gates E6 pin 12, E14 pin 12, or E14 pin 6. Signal CLK CS1 LO H is

asserted when the program is loading data into the low byte of the CS1 register, and D00 IN H is asserted when the GO bit is set by the program. As previously mentioned, the write block code is 60 through 67. Since D00 IN H is asserted to generate GO CLR L which, in turn, is used to clock the data transfer flip-flops, the function code for each data transfer command consists of only the odd function codes within the group. For example, the write function codes are 61, 63, 65 and 67. The even codes do not start a data transfer function since the GO bit (D00 IN H) must be asserted.

The outputs of the data transfer flip-flops are applied to various gates to generate signals for internal use. Gate E20, pin 4 generates the Ready signal when there is no Read, Write or Write-check command being processed, meaning that the RH11 is capable of accepting a data transfer command. This fact is reflected in bit 7 (RDY) of the CS1 register. NAND gate El, pin 11 generates WRITE L after the function command has been loaded in the drive. This is done for the following reason: When the Write command is asserted, a DATA REQ signal is initiated, causing a memory access on the Unibus. To prevent this access from occurring when the RH11 is trying to access a non-existent drive, the WRITE flip-flop is ANDed with FCTN LOAD (1) L. Signal FCTN LOAD (1) L inhibits the Write command from initiating a memory access until the command has been loaded into the drive. In this way, the memory cycle is not performed for a non-existent drive. Should a non-existent drive be accessed, an NED (non-existent drive) error is raised which disables the DATA REQ signal from initiating an NPR cycle. Inverter E13, pin 10 merely provides a buffered output of the Read signal. Gate E5, pin 3 ORs the output of the Read and Write-check flip-flops to create the Read or Write-check signal. Inverter E13, pin 12 buffers the Write-check signal from the WR CHECK flip-flop. When the data transfer is complete for a particular operation, the appropriate data transfer flip-flop is cleared by gate E8, pin 3. This gate is asserted by BUSY (0) H and DEV SEL L not asserted or by CLR L being asserted. BUSY (0) H is asserted when the BUSY flip-flop is cleared, indicating that the RH11 is no longer busy. This flip-flop is described in subsequent paragraphs. The DEV SEL L signal is asserted when the program is reading or writing a register and prevents the program from looking at the ready bit during the time the bit might be changing. When the data transfer flip-flops are cleared, the RH11 goes to the RDY state.

# 4.10.2 RUN Flip-Flop

In a write operation, the RH11 transfers the Write command to the function register in the drive and then turns the drive on by setting the RUN flip-flop which asserts the RUN signal. The drive seeks the address specified by the program and starts accepting data words as a result of the SYNC CLK signals. Before the RUN signal is asserted, however, the RH11 prefills the Silo with data words so that data is available to the drive immediately. This logic is implemented by NAND gate E19, pin 6 which is enabled by WRITE H, START H, and OBUF FULL (1) H. The START H signal is asserted when the number of words specified by the start counter have been loaded in the Silo. If only one or just a few words are to be transferred, the RH11 ensures that a word is in OBUF as a result of OBUF FULL (1) H. In this case, the START H signal is asserted as a result of WC OFLO (1) H and not due to the start counter indication of words loaded in the Silo. Note that it takes from 0 to 32  $\mu$ s for a word to propagate from the bottom cell of the Silo to the top cell with a typical time of 16  $\mu$ s. Because of this time delay, the logic is designed to ensure that a word is in OBUF before the RH11 turns on the drive. The TRE (1) L input to gate E19, pin 8, if asserted, also sets the RUN flip-flop. This is necessary because the data transfer command has already been loaded for writes when errors occur before the signal START in the RH11 is asserted, and the only way to terminate the operation is to set the RUN flip-flop and wait for the end of the first block or sector (designated by EBL). At this time, the error condition clears the RUN signal. On the trailing-edge of the EBL (end-of-block) signal, the drive looks at the cleared RUN signal and terminates its operations.

In the case of a read or write-check operation, it is desired to set the RUN signal immediately in order that the drive can start filling up the Silo. This is accomplished by gate E19, pin 8.

The RUN line, when cleared, disconnects the RH11 from the drive. This line is cleared under the following conditions:

- When drive word count overflow [DRWC OFLO (1) L] is asserted. This occurs when the desired number of words have been transferred.
- 2. If an error exists in the RH11 and the drive has asserted a SYNC CLOCK (SCLK). The logic is implemented by inverter gate E9, pin 6, which is enabled when an error occurs. In this situation, the RUN flip-flop is direct cleared and the drive looks at the RUN line on the

trailing edge of EBL. If RUN is cleared or unasserted, the transfer is terminated. If RUN is asserted, the drive does the transfer for the next sector.

- 3. If an exception (EXCP L) occurs (see gate E27, pin 8). When the drive has an error, it raises the EXCP line which clears RUN upon receipt of the EBL signal. This indicates the end of the current sector. An exception is caused by any of the error conditions defined in the ER register.
- If a data transfer command is to be loaded into a non-existent drive. This condition is implemented by FCTN LOAD (1) H and NED H via NAND gate E9, pin 3.
- 5. If a clear (CLR L) or missed transfer signal [MXF (1) L] occurs.

#### NOTE

The conditions described in 1, 2, 3 to clear the RUN flip-flop are synchronized to the drive. The conditions described in 4 and 5 are not synchronized to the drive since there is no guarantee that a valid drive has been accessed or that the drive will respond.

# 4.10.3 BUSY Flip-Flop

The BUSY flip-flop is set during a data transfer command and remains set until reset by one of the following situations:

- 1. When the RH11 is doing a data transfer command, the BUSY flip-flop cannot be cleared and the operation cannot be terminated until both the Unibus and Massbus cycles have been completed. This is indicated by DONE (1) and EOS (1) applied to NAND gate E1. When both signals are asserted, the BUSY flip-flop is cleared via gate E8, pin 8.
- The CLR or MXF (1) signals which clear RUN are also used to clear BUSY.
- 3. The BUSY flip-flop can be clocked clear by a data transfer command being loaded into a non-existent drive. This is accomplished by NAND gate E9, pin 3, which is qualified by FCTN LOAD (1) H and NED H.

# 4.10.4 Port Select Flip-Flop

The Port Select (PSEL) flip-flop in zone B-6 is a programmable bit which selects Unibus A or Unibus B. If the flip-flop is set, Unibus B is selected; if the flip-flop is cleared, Unibus A is selected. The output of the PSEL flip-flop feeds driver E5, pin 6 which generates the SEL BUSA H signal used to control the data path for the Unibus.

A second input to E5, pin 6 is a jumper which overrides the PSEL bit. PSEL is set or cleared via CS1 IN H, REG STR H and HI BYTE H only when the RH11 is in the Ready state. This prevents changing of the data path during a data transfer. These signals are asserted when the program is loading the upper byte of the CS1 register. With these conditions asserted and the RH11 in the Ready state, AND gate E11, pin 3 is qualified and clocks the PSEL flip-flop set if D10 IN H is asserted.

# 4.10.5 CS1 Clocking Logic

The CLK CS1 HI H and CLK CS1 LO H signals are generated by AND gates E23, pin 6 and E23, pin 8, respectively. These signals are clocking signals for the high byte and the low byte of the CS1 register. Signals HI BYTE H, REG STR H, and CS1 H create CLK CS1 HI H. Signals LO BYTE H, REG STR H, and CS1 H create CLK CS1 LO H.

# 4.10.6 Interrupt Requests

Interrupt requests are allowed to occur if the interrupt facility is enabled. The facility is enabled by the program loading a 1 in bit position 6 (interrupt enable bit) of the CS1 register. This sets the IE (Interrupt Enable) flip-flop and generates IE (1) H. If an interrupt occurs (with the interrupt enable set), the IE bit is cleared by INTR DONE H which occurs when the processor has been interrupted, has acknowledged the interrupt, and is preparing to execute the interrupt service routine. Signal INTR DONE H is generated on sheet BCTF and clears the IE bit to prevent interrupts from occurring while the service routine is being executed. The IE bit can also be cleared by CLR L which may occur during a Unibus initialize sequence, a power fail assertion, or by setting program clear bit 5 on the CS2 register.

The interrupt facility is enabled by the IE bit. However, the interrupt occurs as a result of the INTR REQ signal being asserted. Interrupts can occur as a result of one of the following conditions:

 If SC (special condition) and RDY H are asserted, the INTR REQ H signal is generated to initiate an interrupt. SC occurs as a result of TRE, an ATTN signal from the drive, or MCPE (Massbus Control Parity Error). The RDY H signal ensures that the RH11 is in the Ready state before it initiates an interrupt. For example, if a drive asserts ATTN while the RH11 is busy doing a data transfer with another drive, the interrupt would not be allowed to occur until the RH11 has completed the current data transfer and returned to the Ready state.

- 2. If the IE bit is set and the RH11 changes from the Busy to the Ready state, the INTR flip-flop sets and generates INTR REQ H, indicating completion of the data transfer and initiating the interrupt.
- 3. The program can force an interrupt by loading bits D06 H (IE) and D07 H (RDY) in the CS1 register which direct sets the INTR flip-flop.

# 4.11 LOGIC DIAGRAM CSRB

This diagram contains the logic associated with some of the error conditions and status indicators.

#### 4.11.1 CS2 Clocking Signals

The program loads data into the CS2 register by the CLK CS2 HI H and CLK CS2 LO H signals. CLK CS2 HI H causes the program to load data into the high byte of the CS2 register, and CLK CS2 LO H causes the program to load data into the low byte of the register. REG STR H and CS2 IN H are enable signals to AND gates E27, pin 6 and E27, pin 12. Signal CLK CS2 HI H is qualified by the HI BYTE H signal, and CLK CS2 LO H is qualified by the LO BYTE H signal.

#### 4.11.2 Program Clear Bit

The program clear bit (PG CLR L) is set when the program loads a 1 in bit 5 of the CS2 register and CLK CS2 LO H is asserted, indicating that the program is loading the low byte of the CS2 register. PG CLR L is an input which generates the CLR portion (see sheet BCTD) of the CLR + GO CLR L signal and also generates MB INIT (see BCTJ). The CLR signal initializes the RH11 and MB INIT initializes the drive.

# 4.11.3 Bus Address Increment Inhibit

The Bus Address Increment Inhibit (BAI) flip-flop, when set, prevents the Bus Address register on the BCT module from incrementing when doing NPR cycles. Consequently, all memory references are made to or from the same memory location. The BAI bit can only be changed if the

RH11 is in the Ready state. The CLK CS2 LO H and RDY H are ANDed to clock the BAI flip-flop which represents bit 3 of the CS2 register.

## 4.11.4 Unit Select Number

The unit numbers are unit 0 through 2 of the CS2 register and are designated U00 through U02 H. These three bits are loaded by the program and used on the Massbus to select one of eight drives, and are generated by data bits D02 IN H through D00 IN H which are applied to three of four flip-flops contained on IC E21.

# 4.11.5 Parity Test Mode

A parity test mode is provided for maintenance purposes. This is implemented as PAT (bit 4 of the CS2 REG) and may be set or cleared by the program. When set, the parity logic associated with the Massbus in the RH11 is switched from odd parity to even parity generation.

#### 4.11.6 Function Load

The use of the Function Load flip-flop is described on logic diagram CSRA. The flip-flop is set when a data transfer command (Read, Write or Write-check) is being loaded in the CS1 register. The C-input to the flip-flop is clocked by GO CLR L which is asserted when a data transfer command is specified, the clocking signal for the CS1 is asserted, and the GO bit is set. The flip-flop remains set until the bus cycle being used to load that command is completed. At this time, the master drops MSYN and the DEV SEL L signal goes unasserted to clear the Function Load flip-flop. The Function Load signal is used to delay the Write signal from being asserted until the function has been loaded in the drive (see sheet CSRA), and is also used to clear the RUN flip-flop when a function command is being loaded into a non-existent drive (see sheet CSRA).

# 4.11.7 Non-Existent Drive

The Non-Existent Drive (NED) error is generated at the output of a latch circuit consisting of gates E9, pin 8 and E9, pin 11. Signal NED H is asserted when SET NED L is asserted, and SET NED L is asserted 1.5  $\mu$ s after DEMAND is asserted on the Massbus and no transfer response occurred. Thus, if no response was received from a drive 1.5  $\mu$ s after the assertion of DEMAND and the register being addressed was not the Attention Summary register, then a non-existent drive has been addressed. Signal NED H is cleared by CLR ERR L. This CLR ERR L signal clears all the error conditions, and is generated by CLR + GO CLR L. Signal CLR occurs as a result of power fail, Unibus initialize, or program clear. Signal GO CLR L is asserted by setting the GO bit during a data transfer command.

The errors are also cleared by loading a 1 in the TRE bit position in bit 14 of the CS1 register. This is accomplished by NAND gate E2, pin 3 in zone B-7. Consequently, loading a 1 in the TRE bit position clears out any error in the RH11. This is done so the error conditions in the RH11 can be cleared without having to clear the error conditions in the drive.

#### 4.11.8 Transfer Error

The TRE (transfer error) flip-flop (zone B-6) is a summation of all the error conditions in the controller and the drive. These include Data Late Error (DLT), Massbus Data Parity Error (SYNC PE), Exception (summation of all error conditions in the ER register), Write-Check Error (WCE), Unibus Parity Error (UPE), Non-Existent Drive (NED), Non-Existent Memory (NEM), Program Error (PGE), and Missed Transfer Error (MXF). Any one of these conditions enables gate E22, pin 8 and clocks the TRE flip-flop set. TRE is bit 14 of the CS1 register. TRE (0) H is ORed with ATTN and CNTL PE (MCPE) to create SC H, which is bit 15 of the CS1 register. Bits 14 and 15 are coded to inform the programmer of the type of error and where it occurred. Whenever the SC bit is set, this indicates that an error has occurred from some drive doing a data transfer command or that a drive has finished some movement command such as a Seek. By then examining the TRE bit, the programmer can determine additional information. If TRE is set, this indicates that a data transfer error has occurred. If TRE is not set, this indicates that:

- 1. an error has occurred in some drive not doing a data transfer command,
- the drive has completed some operation which is not a data transfer command, or
- 3. a Massbus Control Parity Error was detected when the program read information from a drive register.

The programmer can then ascertain which drive has caused the SC H signal by referring to the Attention Summary register which shows the ATTN condition of each drive or if MCPE occurred (bit 13 of CS1). ATTN is raised by a drive when an error occurs or when it has finished some operation other than a data transfer command. Completion of data transfer commands are indicated to the programmer by the condition of the RDY bit.

# 4.11.9 Program Error Flip-Flop

The Program Error (PGE) flip-flop in zone C-5 is set when the programmer tries to load a data transfer command while the RH11 is in process of doing a data transfer. Signal GO H is asserted indicating that a data transfer command is being loaded; if the RH11 is busy, RDY H is low which causes the PGE flip-flop to set creating PGE (1) H. This signal is applied to NAND gate E6, pin 6 and generates a STOP DEM L signal which is applied to the BCT module and prevents the DEMAND signal from going out on the Massbus and actually loading the data transfer command into a drive. The PGE (1) H signal also creates the TRE condition (zone B-6). The PGE flip-flop is direct cleared by CLR L or CLR TRE L.

# 4.11.10 End of Sector (EOS) Flip-Flop

An EBL pulse occurs at the end of every record and indicates that the operation is to be terminated.

The RH11 must monitor the RUN line in order to know when the drive has reached the end of the record. Otherwise, the RH11 might return to the Ready state before the drive has completed the operation. The EOS flip-flop in the RH11 monitors the RUN line at the trailing edge of EBL. Signal EOS (0) H prevents the BUSY flip-flop (sheet CSRA) from clearing. At the trailing edge of EBL, the EOS flip-flop is set, thus allowing the BUSY flip-flop to clear and permitting the RH11 to return to the Ready state as long as the last word on the Unibus has been transferred (DONE is asserted). Remember that the Unibus transfer as well as the Massbus transfer must be complete to return the RH11 to the Ready state.

# 4.11.11 Unibus Parity Error (UPE) Flip-Flop

The Unibus Parity Error (UPE) flip-flop is direct set by a parity error on the Unibus as defined by the states of the PA (D16) and PB (D17) bits (see sheet DBCH). The UPE flip-flop can be set by the programmer by writing a 1 in bit position 13 of the CS2 and clocking the UPE flip-flop with CLK CS2 HI H which clocks the high byte of the CS2 register. Signal UPE (1) H causes TRE and the programmer can ensure proper operation of the UPE flip-flop by writing a 1 in bit 13 and checking to see if TRE occurs.

#### 4.12 LOGIC DIAGRAM DBCA

This diagram contains the logic necessary to transfer data between the RH11 and memory over the PDP-11 Unibus. When the RH11 asserts a DATA REQ, the following events occur:

- The RH11 asserts an NPR request (see sheet BCTH).
- The processor arbitrates the NPR requests and issues NPG to the RH11. This indicates that the RH11 is the next device to become bus master.
- 3. The RH11 acknowledges receipt of the grant by issuing SACK (selection acknowledge), which drops the NPG signal.
- 4. The RH11 waits for BBSY and SSYN to clear, indicating that the device currently using the Unibus has finished its cycle.
- 5. When BBSY and SSYN clear, the RH 1 asserts BBSY and NPC MASTER.
- 6. The RH11 places address and control information on the Unibus (and data if a Read command is specified).
- After 200 ns, the RH11 issues MSYN since it is now bus master.
- 8. If a Read command is specified, the slave device returns SSYN upon receipt of the data. If a Write or Write-check command is specified, the data from the slave is deskewed 125 ns after SSYN is returned before it is used in the RH11.
- 9. MSYN is cleared which, in turn, causes the slave device to clear SSYN. If a single NPR cycle is being performed, BBSY is cleared 100 ns after MSYN is cleared. If a back-to-back NPR cycle is being performed, BBSY is cleared 75 ns after MSYN clears on the second cycle.
- 10. When BBSY is cleared, the NPR cycle is finished until a new DATA REQ is issued to initiate the next cycle.

The logic to accomplish the above events is contained on sheets BCTH (previously described) and DBCA. The following description covers sheet DBCA.

# 4.12.1 NPC MASTER Signal

When NPC MASTER is asserted, ADDR TO BUS H is asserted. In addition, the NPC MASTER signal enables gates E84 and E96 (zone D-6). When a Read command is specified, these gates are qualified to-yield both polarities of the DATA TO BUS signal used to gate data onto the Unibus. The gates are connected in parallel to avoid the delay normally required in going through an inverter.

# 4.12.2 ADDR TO BUS Signal

The ADDR TO BUS signal, generated at the output of E89, pin 10, accomplishes the following functions:

- ADDR TO BUS triggers one-shot multivibrator E92 (zone C-5). In the first memory cycle, END CYCLE (1) H is unasserted, thus enabling gate E89. The assertion of ADDR TO BUS triggers the one-shot (the function of the one-shot is described in subsequent paragraphs). At the end of the first memory cycle, END CYCLE (1) H is asserted disqualifying E89. When END CYCLE (1) H goes low, it produces a positive-going pulse at E89, pin 10 which triggers the one-shot for the second memory cycle. Consequently, the one-shot is triggered by NPC MASTER in the first memory cycle and by the assertion and subsequent unassertion of END CYCLE (1) H in the second memory cycle.
- 2. ADDR TO BUS H is the enable signal which gates the address onto the selected Unibus. The leading edge of END CYCLE (1) H causes the trailing edge of ADDR TO BUS H which increments the Bus Address register. During the width of the END CYCLE pulse, the address in the address register is stabilized. At the trailing edge of END CYCLE, one-shot E92 is again triggered.
- 3. ADDR TO BUS is also applied to gate E89 and gate E90 (zone D-2). The other input to those gates is SEL BUSA, which selects the appropriate Unibus. If SEL BUSA is asserted, Unibus A is selected; otherwise Unibus B is selected. E89 and E90 enable the drivers shown in zone C1 and D1 to generate MSYN and C1 signals for the appropriate Unibus (BUSA or BUSB). MSYN is asserted by ADDR TO BUS H when the MSYN flip-flop is set. The setting of this flip-flop is described in the paragraph entitled

MSYN Deskew. C1 is asserted low by ADDR TO BUS H when a Read command is specified. This designates a DATO operation (data written into memory). If C1 is unasserted (no Read command specified), a DATI operation is performed.

#### NOTE

The C0 control line specifies a DATOB or DATIP operation. Since the RH11 does neither operation, the C0 line is not required and remains unasserted.

#### 4.12.3 MSYN DESKEW

The ADDR TO BUS H signal triggers one-shot multivibrator E92 as previously mentioned. This one-shot provides a 200 ns deskew for MSYN to allow the address and control lines time to stabilize on the Unibus.

#### NOTE

Gate E90 (zone C-6) is used during a Read command to lock the Silo timing to the Unibus timing and ensures that data will be deskewed for the proper interval before MSYN is set on the second cycle of back-to-back NPR sequences.

The positive-going trailing edge of the 200 ns pulse from pin 4 of E92 clocks DESK COMPL flip-flop E93 (zone C-4), indicating that the deskew is completed. This enables one input to gate E69 (zone C-3). The other inputs to this gate represent inhibit conditions to prevent MSYN flip-flop E93 (zone C-3) from setting. These inhibit conditions are described in the paragraph entitled MSYN Inhibit Conditions. If none of the inhibit conditions are present, and the Silo and Unibus signals are in the proper state, MSYN is set, and is ANDed with the appropriate Unibus select signal (zone D-1) to generate BUSA MSYN L or BUSB MSYN L.

## 4.12.4 MSYN Inhibit Conditions

In the second cycle of back-to-back NPRs or in BUS HOG mode (described in subsequent paragraphs), there are several conditions used to inhibit MSYN. These conditions are ORed in gate E69 (zone C-3). The purpose of these inhibits is to lock the data transfer rate to the Silo data rate. The inhibit conditions are listed below:

 The RH11 cannot assert MSYN for the current cycle until NPC SSYN from the previous cycle has been cleared.

- 2. In a write function, the RH11 does not assert MSYN until it is certain that IBUF is empty and available to receive the data from the Unibus. If IBUF is full, E69 gate is disabled and inhibits MSYN until IBUF is cleared.
  - 3. In a write-check function, the RH11 does not fetch a word from memory until it is sure that the word from the drive is in OBUF. When OBUF is not full, OBUF FULL (0) H is asserted which disqualifies gate E69 and prevents MSYN from setting until OBUF is full.
  - 4. The fourth inhibit condition occurs during a Read command when the RH11 is doing the second NPR cycle of back-to-back NPRs or is in BUS HOG mode. In this instance, the RH11 does not initiate MSYN deskew until it is assured that a data word is available in OBUF. At this time, then, the data and address can be deskewed from MSYN to allow time for the data and address to stabilize on the Unibus. This inhibit condition is implemented in AND gate E90 (zone C-6). If OBUF is full, OBUF FULL (0) H goes low and allows 200 ns one-shot E92 to be triggered. If OBUF is not full, this gate inhibits the one-shot from firing.

# 4.12.5 MSYN Timeout

The MSYN (1) H signal is applied to NEM flip-flop E85 (zone B-6) and to  $10 \,\mu s$  one-shot multivibrator E83 (zone B-6). The  $10 \,\mu s$  one-shot measures the time it takes for SSYN to respond. If SSYN does not respond within  $10 \,\mu s$ , the positive-going trailing edge at pin 4 of E83 clocks the NEM flip-flop set, denoting a non-existent memory. This sets bit 11 in the CS2 register to flag the programmer and also raises the TRE bit in the CS1 register. If SSYN does respond within  $10 \,\mu s$  after MSYN is issued, it direct clears the  $10 \,\mu s$  one-shot and the NEM flip-flop via gate E80, pin 3. The CLR ERR signal is used by the programmer to clear the NEM flip-flop after it has been set by the timeout circuitry.

# 4.12.6 DATA WAIT and MSYN WAIT One-Shot Multivibrators

The DATA WAIT one-shot is shown in zone B-5, and the MSYN WAIT one-shot is shown in zone B-3. The DATA WAIT one-shot is used during a Write or Write-Check command (READ L unasserted) and provides a 125 ns pulse to deskew the data from SSYN. Of the 125 ns, 75 ns

are in accordance with Unibus specifications and 50 ns is the propagation time for the data to be supplied to IBUF from the Unibus in a write cycle. In a write-check cycle, it provides the propagation time for this data to be compared with the device data in OBUF. The DATA WAIT one-shot is triggered by NPC SSYN, or in its absence, a non-existent memory error when the RH11 is bus master (NPC MASTER H asserted), MSYN has been issued, and a write or write-check operation has been designated. The negative-going trailing edge of the DATA WAIT one-shot triggers the MSYN WAIT one-shot which initiates a 75 ns pulse. At the end of 75 ns, the positive-going output from E95, pin 4 triggers 200 ns END CYCLE one-shot (zone B-2). END CYCLE (1) H inhibits the ADDR TO BUS signal and retriggers the NPR control logic if a second cycle is to be performed or clears BBSY if it is the last cycle of the NPR sequence. During the 75 ns interval between the firing of MSYN WAIT and the firing of the END CYCLE one-shot, the RH11 has cleared MSYN and must hold the address and BBSY asserted.

The MSYN WAIT one-shot accomplishes the following functions:

- 1. Clears the MSYN flip-flop via OR gate E80 (zone C-3).
- 2. Is fed to CYCLE COUNT flip-flop E85 (zone B-3) and NEXT CYCLE flip-flop E36 (zone B-2). The CYCLE COUNT flip-flop determines whether the cycle is the first or second cycle of back-to-back NPRs. The NEXT CYCLE flip-flop determines whether a second memory cycle is to be performed in the NPR sequence.
- 3. Generates DATA STR H which is used to clock data into IBUF or to change data in OBUF.

If a Read command is specified (writing a data word into memory), the data does not have to be deskewed when NPC SSYN is received. However, MSYN must be cleared. Prior to the receipt of NPC SSYN, all inputs to NAND gate E94 (zone B-4) are high, forcing the output low. Upon receipt of NPC SSYN, pin 9 of E94 is driven low, forcing the output high. The positive-going output triggers the MSYN WAIT one-shot which clears MSYN. Consequently, in the case of a Write or Write-check command, both the DATA WAIT and MSYN WAIT one-shots are fired. In the case of a Read command, the data does not need to be deskewed and the DATA WAIT one-shot is bypassed.

# 4.12.7 CYCLE COUNT and NEXT CYCLE Flip-Flops

The CYCLE COUNT flip-flop is shown in zone B-4 and determines whether the RH11 is doing the first or second cycle of back-to-back NPRs. Initially, NPC MASTER H is not asserted which causes CYCLE COUNT to direct set. Near the end of the first cycle, MSYN WAIT is triggered which toggles CYCLE COUNT. The low (0) output of the flip-flop is fed through gates E98 and E97. As a result of the double inversion, the D-input is low which causes the flip-flop to reset. Assume that the RH11 is not in BUS HOG mode (pin 10 of E98 asserted high), there is no TRE error (pin 5 of E97 asserted high), and word count overflow, exception stop, or non-existent memory is not holding the flip-flop direct set. The RH11 monitors the flip-flop at END CYCLE time. Since CYCLE COUNT is reset, it indicates the first NPR cycle is being performed. The second MSYN WAIT signal toggles the CYCLE COUNT flip-flop again. Since the flip-flop was reset, the high output from pin 6 is reflected as a high level at the D-input. This action causes the flip-flop to set, indicating the second NPR cycle is being performed.

Whenever the CYCLE COUNT flip-flop is set, gates E71 (zone A-1) and E97 (zone B-2) are enabled. At END CYCLE time, therefore, gate E96 (zone B-1) is enabled to assert CLR BBSY L. This indicates that the RH11 has completed the second cycle of back-to-back NPRs or desires to terminate after the first cycle.

If the RH11 is in BUS HOG mode or if a TRE (Transfer Error) occurs, the CYCLE COUNT is prevented from toggling because a high level is presented at the data input.

The NEXT CYCLE flip-flop determines whether a second memory cycle is to be performed in the NPR sequence. If the NEXT CYCLE signal is asserted, a second cycle is desired, and the reset output of the NEXT CYCLE flip-flop goes low which inhibits the clearing of BBSY. The NEXT signal indicates the availability of a data word in the Silo indicated by Input Ready or Output Ready (depending on the function performed). If the NEXT signal is not asserted, indicating a second cycle is not desired, the reset output of NEXT CYCLE goes high enabling gates E97 and E96 (zone B-2). At END CYCLE time, E96 is qualified and BBSY is cleared terminating the transfer.

# 4.12.8 ERROR Conditions

The error conditions in the RH11 can also cause a cycle to terminate. The UPE (Unibus Parity Error) and WCE (Write-Check Error), if asserted at END CYCLE time, cause

BBSY to clear. NEM (Non-Existent Memory), if asserted, keeps the CYCLE COUNT flip-flop direct set so the flip-flop cannot toggle. A TRE error, if asserted, keeps the data input high to prevent the CYCLE COUNT flip-flop from toggling.

# 4.12.9 1-Cycle Jumper

If the RH11 is to do single NPR cycles, a jumper designated "1 CYCLE" and located in zone B-5 is inserted. This places a steady high level at the data input to the CYCLE COUNT flip-flop, causing single memory cycle NPR sequences to always be performed.

The SACK ENB H signal is always asserted at the output of gate E96, pin 8. This signal allows the SACK flip-flop to be cleared when the RH11 becomes bus master and allows NPR arbitration to occur on the Unibus.

# 4.12.10 BUS HOG Mode

In BUS HOG mode, the RH11 desires to hold onto the Unibus to transfer the total number of words indicated in the word counter. This feature is only employed on Unibus. B if this bus is dedicated and no other devices are connected to it. Its purpose is to reduce the NPR latency time of the Unibus. The RH11 enters BUS HOG mode by doing the first NPR cycle and holding the Unibus by asserting BBSY until the required number of words have been transferred or an error condition occurs.

The MSYN inhibit conditions (Paragraph 4.12.4) locks the Unibus cycle timing with the Silo buffer word rate.

To implement BUS HOG mode, the jumper in zone D-2 is cut which enables gate E98. If Unibus B is selected, the gate is qualified, and BUS HOG L is asserted. This signal forces the NEXT CYCLE flip-flop set, indicating another cycle is to be performed. With this flip-flop set, CLR BBSY L is inhibited (except if a UPE or WCE error is raised at END CYCLE time). In addition, BUS HOG L is applied to gate E98, causing a low input to be applied to the D-input of the CYCLE COUNT flip-flop. This overrides the toggling action from pin 6 of the CYCLE COUNT flip-flop and prevents the flip-flop from counting cycles. However, it still allows errors (TRE) or word count overflow to terminate the cycle.

#### NOTE

The "1 CYCLE" jumper must not be inserted and BUSB must be selected to implement the BUS HOG mode of operation.

# 4.13 LOGIC DIAGRAM DBCB

This diagram contains the logic used to transfer data into IBUF and from IBUF into the Silo (Silo input logic). Also, the diagram contains the logic used to clock data out of the Silo and into OBUF (Silo output logic).

#### 4.13.1 Silo Input Logic

Data is supplied to IBUF as a result of one of the following conditions:

- During a Write command In this case, WRITE H and MSYN WAIT (1) H are asserted which qualifies gate E72, and causes the output of E72, pin 11 to go high for 75 ns. The effect of this is described in subsequent paragraphs. Signal MSYN WAIT (1) H is a 75 ns pulse which occurs during every Unibus cycle. The positive-going leading edge of this pulse is used to clock data off the Unibus during a Write (WRITE H) command. The data is transferred to IBUF, bubbled through the Silo into OBUF, and is written on the drive.
- During a read or write-check operation In a b. read operation, the synchronous data from the Massbus is clocked into IBUF, bubbled through the Silo into OBUF, and then to the Unibus. In a write-check operation, the synchronous Massbus data is clocked into IBUF, bubbled through the Silo into OBUF, and then to a series of Exclusive-OR gates where is compared to the corresponding memory location from which it was written. The READ + WR CHK H signal is asserted during a read or write-check operation and is ANDed with 150 ns pulse in gate E77 to initiate this action. The 150 ns pulse is produced by one-shot multivibrator E58 which is triggered by the positive-going trailing edge of DRIVE CLK H signal (zone D-7). Also, when an exception condition is detected (error condition in the device), a special stop word is inserted into the Silo to allow all previous data words in the buffer to be transferred before signaling the RDY state. The positive-going trailing edge of EXCP L, which is an exception condition at EBL time, will fire the 150 ns one-shot. Either of these two conditions mentioned above will cause E72, pin 11 to go high for 150 ns.

c. When the program is loading data in the Silo — This function is used during maintenance and allows the data buffer to be read from or written into by the program. To accomplish this, REG STR H and DB IN H are both asserted. When this occurs, both inputs to the lower AND gate of E77 are high which cause the output of gate E72, pin 11 to go high for 125 ns. The REG STR signal allows the RH11 or one of the device registers to be written into. In this case, the register specified is the data buffer as designated by the DB IN H signal.

Consequently, the three situations described above cause the output of E72, pin 11 to go high for 75 to 150 ns, depending on the condition causing the output. This pulse is designated CLK IBUF H and clocks the data from the data lines into IBUF. IBUF is shown on logic diagrams DBCC and DBCD. The output of E72, pin 11 also direct sets the IBUF FULL flip-flop via inverter E82, pin 10.

When the trailing edge from E82, pin 10 goes positive (75 to 150 ns after the negative-going leading edge), the BUBBLE IN flip-flop is set.

The width of the pulse at the output of E72 is sufficient to guarantee that the data is clocked into IBUF and has adequate time to be clocked into the Silo. In other words, the pulse width ensures that the data has time to be propagated through IBUF.

When the BUBBLE IN flip-flop sets and the Input Ready signals (IR5 through IR1) are asserted, a SHIFT IN H signal is generated which allows the data to be shifted into the Silo (see gate E78, pin 4). Signals IR5 through IR1 originate from the five parallel ICs which comprise the 18-bit data word. When IR5 through IR1 is asserted, it means that the Silo is ready to accept data from IBUF. The Input Ready signals are guaranteed to have a certain width to comply with the specification of the Silo.

When the Input Ready signals are no longer asserted, the output of E62, pin 8 goes high and clocks the IBUF FULL flip-flop clear since the data has been accepted by the Silo. The output of IBUF FULL, in turn, clears the BUBBLE IN flip-flop. The Input Ready signals, when not asserted,

indicate that the data need not be stored any longer in IBUF and sufficient time has ensued to strobe the data into the Silo. After the data has bubbled out of the first cell in the Silo, the Input Ready signals once again are asserted. Consequently, these signals are asserted when an empty data cell exists at the bottom of the Silo buffer. This timing sequence of INPUT RDY and the movement of data in the Silo is all accomplished in the 3341 Silo IC.

#### NOTE

The time required for a data word to propagate from the bottom cell to the top cell in the Silo is specified from 0 to 32  $\mu$ s. For an empty Silo, the typical time is 16  $\mu$ s but may vary between Silos due to internal characteristics.

#### DLT IN

When inputting data to the Silo, a DLT (data late) error can be raised in one of the following two instances:

- a. If a word is stored in IBUF [IBUF FULL (1) H] and a second word is to be loaded from the Massbus into IBUF during a Read or Writecheck command, the DLT IN flip-flop is set. The READ + WR CHK signal is ANDed with a 150 ns pulse derived from DRIVE CLK (or EXCP for the stop word case) and is applied to the clock input of DLT IN. The data input monitors the IBUF FULL flip-flop and, if IBUF is full, DLT IN is set. The 0 output of DLT IN causes DLT to be created at the output of E72, pin 8. This condition would occur if the Unibus latency time is increased to the point where the Unibus cannot accept data from the Silo at a fast enough rate.
- b. A maintenance feature is provided in the DLT logic. The program can load 66 words in the DB register, thus filling IBUF, the Silo, and OBUF. The next word that is loaded in IBUF simulates a DLT error which is posted in bit 15 of CS2. This condition is implemented by DB IN H and REG STR H signals being asserted which cause the DLT IN flip-flop to be clocked to a 1 when IBUF FULL is asserted. As a result, a DLT error at E72, pin 8 is raised.

A third condition causes the DLT IN flip-flop to set when performing any of the data transfer commands over BUSB. If NPR transfers are being done on Unibus B and the processor issues an initialize pulse or a power fail occurs on Unibus B, a CLRB H signal is asserted and is applied to gate E79. The other two inputs to NAND gate E79 are SEL BUS A L (which indicates BUS B is selected when unasserted) and RDY L (which indicates that the RH11 is busy when unasserted). If all three inputs are asserted, the DLT IN flip-flop is set, causing a DLT error to be asserted.

The DLT error, in this case, does not mean that IBUF is full and cannot accept another word but does mean that additional transfers cannot be done due to the power fail or initialize condition.

# 4.13.2 Silo Output Logic

The Silo output logic clocks data words out of the Silo and loads them in OBUF, where they can be transferred to the Unibus (Read command), to the drive (Write command), or to the Exclusive-OR gates in the controller (Write-check).

The output ready signals from each of the five parallel Silo chips are asserted when a data word bubbles to the top cell in the Silo. The output of gate E59, pin 8 is driven low when the output ready signals are asserted. This action causes ORDY H to be asserted at the output of inverter E61, pin 8, indicating a word has bubbled to the top of the Silo. In addition, a SHIFT OUT H signal is asserted provided BUBBLE OUT flip-flop is set. When OBUF is empty, the OBUF FULL flip-flop is cleared which sets the BUBBLE OUT flip-flop which, in turn, qualifies gate E78, pin 1 to enable SHIFT OUT H to be developed. The SHIFT OUT H signal is applied to the Silo and causes the word in the top cell to be transferred out of the Silo. In addition, the SHIFT OUT signal fires one-shot multivibrator E58, pin 4 which creates a 45 ns negative-going pulse used to deskew the data at the output of the Silo before it is loaded into OBUF. The positive-going trailing edge of the SHIFT OUT signal fires one-shot multivibrator E70. The negative-going edge from E70, pin 4 creates a second 45 ns pulse which is used to generate CLK OBUF H. CLK OBUF H loads the data word from the Silo into OBUF. The positive-going pulse from the 1 side of E70 generates SET OFULL L if EXC STOP has not been asserted. The SET OFULL L signal direct sets the OBUF FULL flip-flop, indicating that OBUF is presently storing a valid data word.

#### NOTE

If OBUF is full, the OBUF FULL flip-flop is set and the BUBBLE OUT flip-flop is cleared. This condition inhibits the SHIFT OUT signal from clocking the top cell in the Silo. When the Output Ready signal becomes unasserted due to one of the five parallel Silo chips responding to the SHIFT OUT signal, gate E59, pin 8 is driven high. As a result, the SHIFT OUT signal is terminated and the BUBBLE OUT signal is cleared because OBUF FULL has been set and has removed the direct set on the BUBBLE OUT flip-flop. The purpose of the BUBBLE OUT flip-flop is to enable the completion of the SHIFT OUT signal after data has been clocked into OBUF and OBUF FULL has been set. When the next word bubbles to the top of the Silo, the word will not be clocked into OBUF since the BUBBLE OUT flip-flop is clear which inhibits the SHIFT OUT signal from shifting the word out of the Silo.

Consequently, the OBUF FULL flip-flop must be cleared in order that the BUBBLE OUT flip-flop becomes set and allows SHIFT OUT pulses. When this occurs, the data in OBUF is automatically written over by the next data word bubbling out of the top of the Silo. The OBUF FULL flip-flop can be cleared under the following conditions:

- a. When the program is reading the Data Buffer register. After the program reads the data buffer, the next data word is allowed to sequence to the top. This logic is shown in NAND gate E75, pin 6. The DB OUT H signal occurs when the data buffer is read, and the DB OCLK H signal occurs when the RH11 asserts SSYN for that register operation. When the master device removes MSYN and the RH11 is deselected, the DB OCLK signal is unasserted, causing a positive-going edge at the clock input to OBUF FULL. This indicates that the RH11 does not have to store the data any longer and OBUF FULL is clear.
- b. When the RH11 is doing a write operation (memory-to-drive transfer). This condition is implemented by the WRITE H and DRIVE CLK H signals at the input to NAND gate E75, pin 3. Signal WRITE H denotes a write operation. Upon the assertion of DRIVE CLK H, NAND gate E74, pin 3 goes low and the drive clocks the data off the Massbus.

On the trailing edge of DRIVE CLK, E75, pin 3 goes high to clock the OBUF FULL flip-flop clear, and allows the RH11 to change the data on the Massbus.

c. When the RH11 is doing a read (drive-tomemory transfer) or write-check operation where the output of OBUF is applied to the Exclusive-OR gates in the controller. In this instance, READ + WR CHK H and DATA STROBE are applied to gate E76. Signal READ + WR CHK H, when asserted, denotes a read or write-check operation; signal DATA STROBE H, when asserted, drives the output of E76, pin 6 low. When DATA STROBE H goes unasserted, E76, pin 6 is driven high, clocking the OBUF FULL flip-flop clear and allowing the RH11 to change the data on the Unibus. If WCE (Write-Check Error) is detected, the data word in OBUF is frozen by forcing gate E76, pin 6 low which keeps the clock input to OBUF FULL low.

# DLT OUT Flip-Flop

DLT OUT flip-flop E73 is shown in zone D-2. This flip-flop is clocked by OUT CLK L which goes positive on the trailing edge of DRIVE CLK during a write operation (see gate E75, pin 3 in zone B-6). On the trailing edge of DRIVE CLK (SYNC CLK from the drive), the RH11 monitors the top cell in the Silo to determine if a word is there to output to OBUF. If a word is present, it is indicated on the trailing edge of DRIVE CLK by ORDY H being asserted, which inhibits DLT from being generated via gate E71. If ORDY is not asserted, indicating the absence of a word available for OBUF, and it is not the last word (LWRD asserted), the DLT OUT flip-flop is clocked to the Set state, thus enabling gate E72, pin 8 to post a DLT error.

The DLT OUT flip-flop can be direct set if DB OCLK H, DB OUT H, and OBUF FULL (0) H are asserted. Signal DB OCLK H is asserted at the time of MSYN; DB OUT H denotes a register select function is specified; and OBUF FULL (0) H indicates OBUF is empty. The setting of DLT OUT, in this manner, occurs when the program tries to read the Data Buffer register without a word available in it (OBUF). It allows the program to simulate the clocking of non-existent words out of OBUF in order to post DLT errors. This feature is used as a maintenance aid.

## Generation of DRIVE CLK H

The DRIVE CLK H signal is asserted when the drive is ready to send or receive data. At that time the drive issues SYNC CLK H, which is DRIVE CLK H if no error conditions are present (indicated by INH CLK L) and if the desired number of words have not been transferred as indicated by DRWC OFLO (0). As previously described, SYNC CLK signals originate at the drive. On the leading edge of SYNC CLK, the drive either accepts the data (Write) or prepares it for transfer to the RH11 Controller (Read or Write-Check).

On the trailing edge of SYNC CLK, the controller accepts the data (Read or Write-Check) or prepares the next word (Write). If word count overflow has not occurred (indicating more words are to be transferred) and if no error conditions are present, the SYNC CLK signal becomes DRIVE CLK in the RH11. This is accomplished through gate E68 in zone C-7.

# 4.13.3 Error Flip-Flop

If an error condition occurs in the controller or the drive, a TRE (Transfer Error) is posted. TRE (bit 14 of CS1) is applied to the data input of the ERROR flip-flop (zone B-7). The error condition sets the ERROR flip-flop when clocked by SYNC CLK which then causes an INH CLK assertion to prevent further DRIVE CLK signals. The purpose of synchronizing the TRE with SYNC CLK is to prevent spurious spikes from occurring on DRIVE CLK during detection of an error. The ERROR flip-flop is cleared by SILO CLR L which is derived from CLR + GO CLR.

#### 4.13.4 Generation of INH CLK L

INH CLK L is asserted as a result of a TRE or DLT error. These error conditions are ORed in gate E71. INH CLK L prevents DRIVE CLK H from occurring and thus prevents the RH11 from accepting any more data words from the device.

#### 4.13.5 SILO CLR Generation

The SILO CLR L signal is generated by CLR + GO CLR which triggers 400 ns one-shot multivibrator E92. The 400 ns provides the required pulse width to clear the Silo chip. The CLR signal occurs when the program sets the CLEAR bit (bit 5 in CS2) when a reset or Unibus initialize pulse is asserted, or when the power supply is failing which asserts the DC LO L signal on the Unibus. The GO CLR signal is asserted when a data transfer command is loaded with the GO bit asserted. There are two instances in which the pulse used to generate CLR + GO CLR L is too narrow (less than 400 ns) to clear the Silo: 1) when the program is loading the CLEAR bit and 2) when a data transfer command is loaded in CS1 with the GO bit asserted. In these cases, the CLR + GO CLR is applied to the one-shot which widens the pulse to 400 ns. The other conditions used to generate CLR + GO CLR L (reset, Unibus initialize, and DC LO) are applied to gate E98 to ensure full width of the clear condition. Signal SILO CLR is used to initialize the Silo and Silo control signals.

#### 4.13.6 Write Clock

The WRITE CLK H signal at the output of AND gate E90, pin 6 is the SYNC CLK signal from the drive which is ANDed with the WRITE H signal. Signal WRITE CLK H is

sent back to the drive over the Massbus and is used by the drive to clock data into its buffer during a write operation. The purpose of WRITE CLK is to ensure the proper deskew of data on the Massbus during write operations.

# 4.13.7 Gating Synchronous Data

The GATE SYNCD signal at the output of gate E63, pin 11 turns on the Massbus drivers, when asserted, and allows the data from OBUF to be gated on the Massbus synchronous data lines. This signal is asserted during a write operation if drive word count overflow has not occurred or an error condition has not been raised. If an error or drive word count overflow occurs before the end of a record, GATE CYNCD H goes unasserted which disables the data drivers, causing 0s to be written in the remaining words in the record by presenting all 0s on the synchronous Massbus data lines.

# 4.13.8 Data Requests (Write Command)

When requesting words from the Unibus during a write operation, the DATA REQ L signal must be asserted. This signal is transferred to the BCT module to initiate an NPR request on the Unibus. Signal DATA REQ L is asserted when IBUF is empty, provided there is no word count overflow or no TRE. This is shown in AND gate E68 (output pin 8) which feeds gate E67. The output of E82 is fed back to AND-OR gate E67 and serves to keep this circuit latched. The circuit will unlatch as a result of CLR BBSY L or RDY L. Signal CLR BBSY L occurs when the RH11 gives up the Unibus. After the first DATA REQ, subsequent DATA REQ signals are asserted by the SHIFT IN H signal fed to gate E67. The SHIFT IN signal anticipates the availability of IBUF to accept a data word from the Unibus.

# 4.13.9 Data Requests (Read or Write-Check)

The RH11 requests the Unibus by the DATA REQ signal which is used to initiate the NPR logic on diagram BCTH. The DATA REQ signal is asserted by the Silo output logic when OBUF FULL is set (indicating a word has bubbled up the Silo and into OBUF), there is no TRE (Transfer Error), and a READ + WR CHK command is specified. The logic is implemented in gate E68, pin 6. The output at pin 6 is applied to gate E67. The output of inverter E82, pin 6 latches gate E67 until unlatched by CLR BBSY L. Signal CLR BBSY L is generated at the end of the cycle in a single-cycle NPR or at the end of the second cycle when doing back-to-back NPR cycles.

#### 4.13.10 NEXT SIGNAL (Write)

The NEXT signal shown in zone C-1, when asserted, causes back-to-back NPR cycles to occur. The DATA REQ L signal is keyed when the IBUF is empty or SHIFT IN

occurs. As soon as the RH11 gains control of the Unibus, it asserts BBSY, prepares to obtain the data word, and monitors Input Ready (IRDY). This is done at MSYN WAIT time. If IRDY is asserted, the NEXT signal is generated by AND-OR gate E76 (as a result of IRDY H and WRITE H both being asserted). This means that the bottom cell of the Silo is empty, and the RH11 will do a second NPR cycle before releasing the Unibus. If the NEXT signal is not asserted, it indicates that the bottom cell of the Silo is full. In this case, the single NPR cycle is completed, the bus is released, and the RH11 waits for SHIFT IN to be asserted to repeat the cycle.

# 4.13.11 NEXT SIGNAL (Read or Write-Check)

In order for the RH11 to initiate back-to-back NPR cycles, the NEXT L signal must be asserted. Signal NEXT L is asserted when OR5 through OR1 are asserted (indicating a data word in the top cell of the Silo) and READ + WR CHK H is asserted. Consequently, the RH11 monitors the leading edge of MSYN WAIT in the first memory cycle and determines whether there is a word in the top cell of the Silo (ORDY asserted). If there is, the NEXT CYCLE flip-flop is set on DBCA and back-to-back NPR cycles are done. If there is no word in the top cell of the Silo, NEXT L is unasserted to inhibit the next NPR cycle and CLR BBSY L is asserted which removes the latch keeping the DATA REQ signal asserted.

# 4.13.12 Word Count Increment (Write Command)

The INC WC gate below NEXT causes the word counter to be incremented if DESK MSYN is asserted. Consequently, each memory cycle causes the word counter to increment.

# 4.13.13 Word Count Increment (Read or Write-Check)

The INC WC L signal at the output of gate E77, pin 6 is asserted during a read or write-check operation when the SHIFT OUT signal is generated. This indicates a word is in OBUF ready to transfer and the word counter is thus incremented.

#### 4.13.14 EXCEPTION ERROR (Write Command)

The EXCP ERR L signal indicates that an exception condition in the drive (any error set in the ER register) can be recognized and may cause TRE to set to end the operation. When performing a Write command, EXCP SAVE (1) H immediately causes EXCP ERR L to be asserted.

# 4.13.15 EXCEPTION ERROR (READ or WRITE-CHECK)

When performing a read or write-check operation and an exception condition is raised in the drive, it is desirable to finish transferring the data words which already exist in the

Silo before returning to the Ready state. This is accomplished by inserting a stop word into the Silo upon detection of exception and waiting for the word to appear at the output of the Silo before raising the error condition as TRE and thus producing the return to RDY state.

The above operation is performed by causing a 150 ns pulse to be generated by one-shot E58 in zone D7 when the positive-going trailing edge of EXCP L occurs, which at the same time sets the EXCP SAVE flip-flop located on drawing DBCD. The 150 ns pulse creates an input clock to the Silo as previously described. The EXCP SAVE condition is then inserted in the 20th bit position of the Silo and begins to bubble to the top as does a normal data word. When this stop word reaches the top cell of the Silo, the EXCP STOP signal is asserted, indicating the last word in the Silo is or has been transferred on the Unibus. The Silo control then attempts to transfer this stop word into OBUF. However, the EXCP STOP signal diverts the 45 ns pulse from one-shot E70, pin 13 to cause EXCP ERR L and prevents the SET OFULL signal from setting OBUF FULL (an indication that means a valid data word exists in OBUF). If, however, the WC OFLO (1) condition is asserted when EXCP SAVE has been set, the EXCP ERR signal is immediately asserted, causing TRE to set as the RH11 returns to the Ready state.

#### NOTE

If another error occurs causing TRE to set, operations on the Unibus are halted and the RH11 will return to the Ready state with data words remaining in the Silo buffer.

## 4.14 LOGIC DIAGRAM DBCC

This diagram shows bits 11 through 0 of the DMX, IMX, IBUF, Silo and OBUF. For a Write command, the data is gated from the appropriate Unibus (DMX) to IMX, and then through IBUF, the Silo, and OBUF for transfer to the drive. For a Read command, the data from the drive is supplied to IMX from the Massbus and then to IBUF, the Silo, and OBUF for transfer onto the appropriate Unibus. For a Write-check command, the output of DMX (from the Unibus) is compared with the synchronous data at the output of OBUF (from the drive).

When the RH11 is bus master (NPC MASTER L asserted), the CSRA SEL BUSA signal is checked to determine which Unibus is selected. If CSRA SEL BUSA is asserted, Unibus A is selected; if the signal is not asserted, Unibus B is selected. If the RH11 is not master (NPC MASTER L unasserted), the DMX is selected to BUSA. If the RH11 is not performing a Read or Write-check command, IMX is selected to accept DMX rather than Massbus synchronous

data. In this case, the DMX and IMX are set up to only accept data from Unibus A regardless of the setting of the PORT SEL bit. Consequently, when the program is loading data into the Data Buffer register, the data originates from Unibus A. The clocking logic for the IBUF, Silo, and OBUF is shown on sheet DBCB.

#### 4.15 LOGIC DIAGRAM DBCD

This diagram shows bits 17 through 12 of the DMX, IMX, IBUF, Silo, and OBUF. The description of these bits is similar to that described on sheet DBCC.

In addition to selecting the 18 data bits from the Unibus or Massbus, the IMX incorporates a parity bit. During a Write command, the parity bit is forced to 0 through the Silo and into OBUF. The parity bit generated by the drive during a Read or Write-check command is carried through the Silo, providing a parity check of the Silo logic as well as transmission over the Massbus. The parity logic associated with the Massbus is described in more detail on sheet PACA.

The EXCP SAVE flip-flop in zone A-5 stores the fact that an exception condition was received from the drive and is used as an input to the 20th bit position of the Silo. This input provides the stop word described previously on DBCA (EXCP ERR) which will appear as EXCP STOP when all data words in the Silo have been transmitted.

The top of sheet DBCD shows 18 Exclusive-OR gates used during a Write-check command. These gates compare the data in OBUF that was taken from the drive to the output of DMX which represents the corresponding memory word. The outputs of the Exclusive-OR gates are open-collector ORed such that if corresponding bits fail to compare, an error will be registered and is indicated by the setting of the WCE (Write-Check Error) flip-flop. This flip-flop checks the status of the open-collector Exclusive-OR gates at the time of the MSYN WAIT signal and is latched if an error is detected. The flip-flop remains in this state until the CLR ERR signal is asserted.

# 4.16 LOGIC DIAGRAM DBCE

This diagram contains the drivers and receivers (8838 transceivers) for the Unibus B data lines. The Unibus B drivers drive the data from OBUF onto the BUSB data lines. In order to enable the drivers, the RH11 must be bus master, Unibus B must be selected (SEL BUSA H not asserted), and a read function must be specified (DATA TO BUS L asserted).

The Unibus B receivers receive the data from the Unibus (BUSB D00 L through BUSB D17 L) and supply them to the RH11 where the signals are designated UNIB D00 H through UNIB D17 H.

Bits 16 and 17 of the Unibus B data which is normally the Unibus PA and PB lines are employed as data when the EN DATA BUSB L signal is asserted. This signal is asserted when Unibus B is selected (SEL BUSA H unasserted) and the 16 BIT BUSB jumper (W2) shown on sheet DBCH is cut.

#### 4.17 LOGIC DIAGRAM DBCF

This logic diagram contains the drivers and receivers (8838 transceivers) for the Unibus A data lines. The pull-up resistors for the internal open-collector bus (BUSI) in the RH11 are also shown. This internal open-collector bus is used when the program is reading information from an RH11 register (or a drive register via the Massbus control lines) and is actually the output of the 8234 open-collector multiplexers which route information to the Unibus.

Data from BUSI (BUSI D00 OUT L through BUSI D15 OUT L) is supplied to the Unibus A drivers which drive these signals onto the Unibus where they are designated BUSA D00 L through BUSA D15 L.

Data from OBUF is applied to the Unibus via 8881 bus drivers. The 8881 drivers are enabled if the RH11 is bus master, if a read operation is specified (DATA TO BUS H asserted), and if Unibus A is selected (SEL BUSA H asserted).

Data from Unibus A (BUSA D00 L through BUSA D17 L) is supplied to the RH11 via the 8838 gates and is designated D00 IN H through D17 IN H in the RH11.

Bits 16 and 17 of Unibus A data which is normally the Unibus PA and PB lines are employed as data when EN DATA BUSA L is asserted. This signal is asserted when Unibus A is selected (SEL BUSA H asserted) and the 16 BIT BUSA jumper (W1) shown on sheet DBCH is cut.

# 4.18 LOGIC DIAGRAM DBCH

This diagram contains the parity jumpers for Unibus A and Unibus B multiplexer E21 to monitor parity, and four 8234 multiplexers to multiplex the Massbus control lines with the data buffer output.

# 4.18.1 Parity Jumpers

The lower portion of the diagram shows a parity jumper (16 BIT BUSA) for Unibus A and a parity jumper (16 BIT BUSB) for Unibus B. The operation of each is similar, so only the Unibus B parity jumper will be described. If the jumper is left in, gate E27, pin 8 is inhibited from generating EN DATA BUSB L, indicating that the upper two bits (D16 and D17) are to be used as parity bits (PA and PB). In addition, AND gate E28, pin 6 is qualified by the jumper for the selected bus being inserted which causes EN PAR H (enable parity) to be generated. When the 16 Bit BUSB jumper is cut, one input to E27, pin 9 is enabled. If Unibus B is selected, the output goes low, creates EN DATA BUSB L, and disables EN PAR which indicates that the upper two bits are used as data bits. The lower jumper and gate for Unibus A are the same except that the gate is qualified by selecting Unibus A and not Unibus B.

## 4.18.2 74157 Parity Multiplexer

Multiplexer E21 monitors the parity bits for Unibus A and Unibus B. The multiplexer is enabled by EN PAR H. A parity error is detected when parity bit PB is asserted and PA is unasserted. For example, if Unibus A is selected, D16 IN H (PA) is unasserted and D17 IN H (PB) is asserted, which causes pins 3 and 4 of gate E79 to be enabled. At DATA STR time, E79 is qualified generating SET UPE L (SET Unibus Parity Error).

# 4.18.3 8234 Control Line/Data Buffer Multiplexing

The 8234 multiplexers select the Massbus control lines or the outputs from OBUF for transfer to the RH11 internal open-collector bus (BUSI). When the program reads a remote register, the 8234 open-collector multiplexers gate the Massbus control lines (C00 IN H through C15 IN H) to the internal bus (BUSI). In this instance, the multiplexers are enabled by CNTL OUT L, which is the signal associated with reading a remote register. When the program is reading the data buffer for maintenance purposes, the data buffer outputs (OBUF 00 H through OBUF 15 H) are multiplexed onto the BUSI lines. The multiplexers are enabled by DB OUT L, in this case, which is the signal associated with reading the data buffer.

#### 4.19 LOGIC DIAGRAM DBCJ

The logic diagram shows the START counter, two 8234 open-collector multiplexers which select the low byte of the CS1 or CS2 register onto BUSI, and a regulator circuit.

#### 4.19.1 Start Counter

The Start Counter consists of two ICs (E64 and E65) connected in series. Each time a data transfer command is loaded in the RH11, the CLR + GO CLR signal resets the counter to 0. For a write operation, words are fetched from

memory. Every word fetched is accompanied by DATA STR which clocks the counter and causes it to increment. A selectable count range may be selected to determine when the START signal is to be asserted which will cause the RUN assertion on the Massbus. This is done to prefill the Silo with data before requesting the drive to start to perform the write operation. A count of 64 is designated by the FULL jumper being connected. Other jumper configurations may be inserted. For example, if the HALF jumper is inserted, the START H signal will be asserted at a count of 32. If the QTR jumper is connected, the START H signal will be asserted at a count of 16. Only one jumper may be inserted at any given time and, with no jumper inserted, START will always be asserted allowing RUN to be asserted when the first word reaches OBUF (see CSRA). If a write operation is designated, the START signal generates RUN when the Silo is filled to the selected value. This connects the RH11 to the drive and signals the beginning of the data transfer on the synchronous Massbus.

# 4.19.2 CS1/CS2 Gating Onto BUSI

The two 8234 open-collector multiplexers select the low byte of the CS1 or CS2 register and gate the contents onto the internal bus (BUSI). Inputs from the CS1 register are gated onto BUSI when CS1 OUT is asserted and the inputs from the CS2 register are gated onto BUSI when CS2 OUT is asserted.

# 4.19.3 Voltage Regulator

This diagram shows a regulator circuit which converts -15 Vdc to -12 Vdc for use on the Silo chips. The 2N5639 FET is connected as a constant current generator to stabilize the bias current through Zener diode 1N759A. The 2N2409A transistor is used as the series pass element (regulator in series with the load current).

#### 4.20 M7297 PARITY CONTROL MODULE (PACA)

The M7297 Parity Control module contains the parity logic for parity generation and checking both the synchronous and the asynchronous sections of the Massbus. Each drive contains associated parity generation and checking logic. Sheet PACA shows the Massbus parity logic, consisting of 74180 8-bit parity generator/checkers. The three 74180s on the left are used for parity on the synchronous Massbus and the remaining four 74180s are used for parity on the asynchronous Massbus. Parity on the Massbus is odd.

#### 4.20.1 Synchronous Massbus Parity

The 74180 chips serve a dual function. During a write operation, the 74180 chips in the RH11 generate parity while the associated parity logic in the drive check parity. Conversely, during a read or write-check operation, the parity logic in the drive generate parity while the 74180s in

the RH11 check parity. This is possible with the same set of parity chips because in write, read or write-check operations the parity bit is rippled through the Silo along with the data word. This feature is useful because the parity bit also checks out the Silo logic as well as the Massbus.

The 18 data bits and the parity bit from OBUF are applied to the 3 74180 chips. This can be considered as a 19-bit data word. Each 74180 also has an ODD and EVEN input and a **SEVEN** and a **SODD** output. The EVEN input is normally low and the ODD input is normally high, selecting the 74180 for odd parity. The 19 data bits and the ODD input are summed to yield an asserted  $\Sigma$ EVEN or  $\Sigma$ ODD output. For example, if all the data bits (18 data bits plus the parity bit) are asserted, the sum is odd. This is summed with the ODD input to yield an even number of 1s. Consequently, the  $\Sigma$ EVEN output is asserted and the disconnected **SODD** output is unasserted. As another example, if the 18 data bits are summed to yield an even number of 1s and the parity bit is unasserted, the result is even. This is summed with the ODD input to yield an odd number. In this case, the  $\Sigma EVEN$  output is unasserted.

#### 4.20.2 Read or Write-Check Parity

Note that the EEVEN output is applied to the SYNC PE (Synchronous Parity Error) flip-flop and, if EEVEN is asserted, this disables the SYNC PE flip-flop from setting, indicating that there is no parity error. The SYNC PE flip-flop is used when checking parity during a read or write-check operation. The flip-flop is clocked during the trailing edge of DATA STR from the Unibus cycle if WRITE L is unasserted which occurs during a Read or Write-Check command. A third input to gate E5, which feeds the SYNC PE clock input, is the 0 output of the flip-flop which prevents the flip-flop from being clocked again. In this instance, the flip-flop is direct cleared by the CLR ERR L signal from sheet CSRB.

#### 4.20.3 Write Parity

For a write operation, the 18 data bits and the parity bit are supplied to the drive to yield an odd number of 1s. To accomplish this, the 19th bit. designated OBUF PA H, is forced to a 0 so the 18 data bits (designated OBUF 00 through OBUF 17) determine whether the \(\Sigma\)EVEN output of the 74180 is asserted or unasserted. For example, assume that the sum of the 18 data bits is odd (the parity bit OBUF PA can be disregarded since it is a forced 0). These bits are summed with the ODD input to assert the \(\Sigma\)EVEN output. This inhibits gate E7, pin 8 from generating a sync parity bit (SYNC PA H), if the second input to this gate is temporarily disregarded. Since the data is an odd number of 1s, it is not necessary to generate a parity bit. If the data contains an even number of 1s, it yields an odd number

when summed with the ODD input. As a result, the  $\Sigma EVEN$  output goes low generating a SYNC PA bit, which creates odd parity.

In the case where an error condition exists or word count overflow occurs prior to the end of a record, the remaining words in the record are filled with 0s. This is accomplished by disabling the data drivers on the Massbus with the signal GATE SYNCD (see sheet DBCB). As a result, the number of 1s is zero which is even. Consequently, a parity bit must be simulated to generate odd parity. This is accomplished by the GATE SYNCD input going unasserted. The situation just described only occurs for a write operation and, consequently, the driver that drives the SYNC PA signal on the Massbus is ANDed with the Write signal.

#### 4.20.4 Asynchronous Massbus Parity

The two 74180 chips in the center of sheet PACA are employed for parity generation when writing into a register in the drive. The 16 data inputs to the chips are from the Unibus A data lines. Note that odd parity is normally selected.

Assume the data inputs contain an even number of 1s. This is summed with the ODD input to assert the  $\Sigma$ ODD output which generates CNTL PA OUT H. This is the parity bit generation and is supplied to the Massbus driver for transfer to the drive. If the data inputs contain an odd number of is, the CNTL PA OUT H signal is not asserted and no parity bit is generated. When reading from a drive register, a different set of data lines is used and this necessitates two additional 74180 chips to check parity. The lines are the "C" IN lines which are the outputs of the receivers used to monitor the Massbus control information. The parity bit generated by the drive is supplied to the ODD input. The inverted polarity of the parity bit is applied to the EVEN input. The sum of the bits should be odd which means that ΣEVEN should be unasserted. For example, if the 16 data bits are all 1s and the parity bit generated in the drive is a 1, the sum of all bits is 17, which is odd. This causes  $\Sigma EVEN$ to go low, which inhibits NAND gate E5, pin 5 which, in turn, places a low at the D-input to the CNTL PE (control parity error) flip-flop. If the data inputs to the 74180 chips contain an odd number of 1s and the parity bit from the drive (CNTL PA IN H) is asserted (indicating a parity error), the  $\Sigma EVEN$  output is forced high which sets the CNTL PE flip-flop during the trailing edge of CNTL OUT L. This signal is the gating signal used to gate data from the Massbus control lines to the Unibus. When the CNTL PE flip-flop is set, it remains latched by the 0 output feeding the data input via gate E7, pin 3. The flip-flop is cleared in the same manner as the SYNC PE flip-flop by CLR ERR L.

#### NOTE

The second input to gate E5 is the AS REG signal. This signal inhibits checking parity when the Attention Summary (AS) register is being read. The reason that parity cannot be checked when reading the Attention Summary register is that the AS register in each drive provides only one bit of information and a parity check is meaningless.

The output of the SYNC PE flip-flop causes an MDPE (Massbus Data Parity Error) which appears in bit 8 of the CS2 register and also causes TRE (bit 15 of CS1) to be raised.

The output of the CNTL PE flip-flop causes an MCPE (Massbus Control Parity Error) which appears in bit 13 of the CS1 register and causes SC (bit 15 of CS1).

The PAT H signal can be asserted by the program (bit 4 in CS2) to generate even parity on the Massbus and to check for even parity on the synchronous data lines when performing Read or Write-check commands. This maintenance feature allows verification of the parity logic in the drive.

The M7297 Parity Control module contains two lightemitting diodes: one for control bus parity error and one for synchronous bus parity error. This allows the maintenance personnel to quickly detect whether the parity error occurred on the synchronous section of the Massbus or on the control (asynchronous) section of the Massbus.

# 4.21 M5904 MASSBUS TRANSCEIVER MBSA, MBSB, MBSC

The Massbus consists of three Massbus cables and associated Massbus transceiver modules. A 40-pin connector on each M5904 Massbus Transceiver module connects the Transceivers to the Massbus cables. The transceivers plug into slots C4-D4, C5-D5, and C6-D6 in the RH11 to connect the RH11 to the Massbus.

Each signal on the Massbus is applied to a differential circuit which transmits the true signal and an inversion of the signal along the bus. At the other end of the bus, the signals are received by differential receivers which output the true form of the signal. The differential circuitry serves to eliminate noise since any common mode noise will be cancelled at the differential receivers. For additional description, refer to M5904 Massbus Transceiver module in Appendix A.

The three Massbus cables are designated: Massbus Cable A (D-BS-RH11-0-02, MBSA) Massbus Cable B (D-BS-RH11-0-02, MBSB) Massbus Cable C (D-BS-RH11-0-02, MBSC).

The M5904 Massbus Transceiver is functionally shown within the dotted block on each drawing. The 40-pin connector is shown in the center of the dotted block. The differential transmitters which drive signals onto the Massbus from the RH11 are shown to the left of the connector. The differential receivers which receive signals from the Massbus are shown to the right of the connector. These signals originate at the drive and are routed to the RH11 via the differential receivers.

To minimize switching of signals on any transceiver module at a given time, the signals are grouped on different modules. For example, OBUF 00-05 H is contained on MBSA, OBUF 06-11 H is contained on MBSB and OBUF 12-17 H is contained on MBSC. The D00 IN H through D15 IN H signals from BUSA are also divided on the three modules in similar manner. The RSEL 0 H through RSEL 4 H signals are grouped on MBSA and MBSB.

The OBUF signals are gated by GATE SYNCD H which enables the output of OBUF to be gated onto the MASS 'D' lines of the Massbus. The DOO IN H through D15 IN H signals which form the MASS 'C' lines are enabled by GATE CNTL H which occurs when the RH11 is writing a remote register. GATE CNTL H is the assertion of DEV SEL and a DATO. The RSEL signals select a drive register and are enabled by the DEV SEL signal. Unit select signals U00 H through U02 H are also enabled by DEV SEL and specify one of eight possible drives. The remaining control signals which are supplied to the drive are also shown. These include WRITE CLK, RUN, DIR TRANS, MB INIT, DEMAND, CNTL PA OUT, SYNC PA, and SUPPLY AC LO.

The signals sent from the drive to the Massbus are SYNC D00 through SYNC D17 which represents synchronous data, and C00 H through C15 H which represents the contents of a drive register. Control signals which include EXCP, EBL, ATTN, SYNC CLK, CNTL PA IN, OCC and TRANS are also shown.

# 4.22 UNIBUS A CABLE DIAGRAM

The Unibus A cable diagram is shown on D-IC-RH11-0-03. Slots A1 and A9 are wired together as are slots B1 and B9. The slots are wired to provide UNIBUS A IN and UNIBUS A OUT signals, except for the GRANT signals. The GRANT signals are passed through the device before being supplied

to the Unibus out cable. The cable slots occupy slots A1, B1, and A9, B9 as shown in the Module Utilization Chart D-MU-RH11-0-01.

The three small peripheral controller devices are shown on the lower portion of the cable diagram. If the devices are inserted in the slots, the GRANT signals are passed from device to device. G727 Grant Continuity modules are inserted in any of these slots (D7, D8, or D9) not containing small peripheral controllers. The designated slots for the peripheral controllers are C7 through F7, C8 through F8, and C9 through F9 (see D-MU-RH11-0-01).

Also shown on the diagram is the M688 Power Fail driver which buffers the AC LO and DC LO signals and supplies them to Unibus A for power fail detection.

#### 4.23 UNIBUS B CABLE DIAGRAM

The Unibus B cable diagram is shown in drawing D-IC-RH11-0-04. It is similar to the Unibus A cable diagram with the following exceptions:

- The signals are prefixed by BUSB to denote Unibus B.
- 2. In Unibus A, the BUS GRANT signals are passed through the devices and are not directly wired from the UNIBUS A IN slot to the UNIBUS A OUT slot. In Unibus B, the BUS GRANT signals are directly wired from the UNIBUS B IN slot to the UNIBUS B OUT slot. The reason for this is that the RH11 cannot interrupt on Unibus B and, consequently, does not have to look at the BUS GRANT signals. Note that the NPG signal is not directly connected but is passed through the device on both Unibuses.

Unibus B has an M688 Power Fail driver similar to that on Unibus A. This is to assert BUSB AC LO or BUSB DC LO on Unibus B in the event of a power-fail condition.

## 4.24 M9300 UNIBUS B TERMINATOR

The M9300 Unibus B Terminator is shown in drawing D-CS-M9300-0-1. Three main functions performed by the M9300 are:

- 1. to properly terminate the Unibus cable
- 2. to arbitrate NPRs and issue NPGs
- to prevent NO-SACK timeout.

#### 4.24.1 NPR Arbitration and Issuance of NPG

In certain multiport memory configurations, Unibus B will be employed without a processor. In order for the RH11 to acquire bus mastership, it must issue an NPR and must receive an NPG signal. Since there is no processor to issue grants, the arbitration logic on the M9300 performs this function. The logic is shown on the left-hand side of the drawing. If the M9300 is connected at the beginning of the Unibus and no processor is connected to this Unibus, jumper W1 is cut. This enables the arbitration logic as described below.

The NPR requests are arbitrated by the M9300. If an NPR request is received (and BUS SACK is not present or has not been on the Unibus for 100 ns), the latch consisting of E2, pin 3 and E2, pin 6 is enabled. When the NPR request is received, pin 1 goes low forcing pin 3 high which, in turn, forces pin 6 low and enables signal BUS NPG H to be generated.

#### NOTE

If a BUS SACK signal and an NPR request are both received, pins 3 and 6 will both be high because the arbitration logic recognizes NPRs while SACK is asserted. In accordance with the Unibus specification, a GRANT signal cannot be issued until 100 ns after the SACK signal is removed. This logic is shown by gates E1, pin 14, E2 pin 11, E6 pin 3, 100 ns delay DL1, E5 pin 2, and E2 pin 6. When BUS SACK is asserted, E2 pin 6 is high and inhibits NPG H from occurring. After BUS SACK is unasserted for 100 ns, E2, pin 5 goes high to allow the grant to be asserted.

The NPR request, as previously described, generates the NPG H signal. In addition, however, it fires 10  $\mu$ s one-shot multivibrator E4, pin 4 via gate E2, pin 6 If the BUS SACK signal is not returned within 10  $\mu$ s, the one-shot times out and the positive-going trailing edge at E4, pin 4 clocks NO-SACK TIMEOUT flip-flop E3 set. The 0 output of this flip-flop goes low and simulates the BUS SACK signal since it is ORed with BUS SACK in gate E6, pin 3. The simulated BUS SACK signal performs two operations: 1) it clears the latch by causing E2, pin 5 to go low, and allows other NPRs to be arbitrated, and 2) after the 100 ns delay through DL1, it direct clears the 10  $\mu$ s one-shot and the NO-SACK TIMEOUT flip-flop.

In addition to arbitrating NPRs, the M9300 must also simulate a processor when a power-fail condition is asserted. In this case, the device on the Unibus asserts BUS DC LO L. The M9300 receives this signal and returns BUS INIT L via gates E1, pin 2 and E8, pin 1. Note that BUS INIT L is only returned when jumper W1 is cut (no processor connected to Unibus). Consequently, the M9300 simulates the BUS INIT signal from the processor.

If the M9300 is connected at the beginning of the Unibus and there is a processor connected to the Unibus, jumper W1 is not cut. This places a low input at NOR gate E8, pin 5 which causes the output to go high. This output is open-collector ORed with the processor GRANT signal on the Unibus. In this instance, E8, pin 5 diables the arbitration logic in the M9300 from arbitrating NPRs. E8, pin 4 is effectively disconnected from the Unibus, and the processor does the necessary arbitration.

#### 4.24.2 Prevention of NO-SACK TIMEOUT

The logic on the right-hand side of D-CS-M9300-0-01 is employed when the M9300 is connected at the end of the Unibus. The purpose of this logic is to monitor the BUS NPG and BUS GRANT signals and to issue BUS SACK which bypasses the  $10\,\mu s$  timeout logic used in the processor or in an M9300 module when employed as an arbitrator.

If a processor is connected to this Unibus, jumper W3 is cut. Since the M9300 is at the end of the Unibus, jumper W2 is also cut. With W3 cut, NAND gate E6, pin 8 is enabled to pass the BUS GRANT signals, and with jumper W2 cut, NAND gate E8, pin 13 is enabled to pass the BUS GRANT or the BUS NPG signal.

Consequently, any grant that reaches the end of the bus, and has bypassed the device requesting a grant, causes the BUS SACK L signal to be asserted. BUS SACK L is sent to the processor and causes the GRANT signal to drop which, in turn, causes BUS SACK to become unasserted.

The  $10 \,\mu s$  timeout logic is overridden as follows. Assume a device issues a request and then suddenly clears it. The processor arbitrates the request and issues the grant, thinking it saw a valid request. The processor then times out for  $10 \,\mu s$  waiting for BUS SACK. However, the logic just described causes BUS SACK to be asserted immediately, thus bypassing the timeout feature and improving interrupt response time of the Unibus.

If the M9300 is at the end of the Unibus and there is no processor connected to the bus, then only jumper W2 is cut. With jumper W3 in, the gate (E6, pin 8) which normally passes the BUS GRANT signals is inhibited. Since there is no processor to issue BUS GRANT signals, they have no meaning. These signals are open-collector signals asserted high and since there is nothing to assert them low, they appear as valid BUS GRANT signals on the Unibus. Therefore, jumper W3 is in which disconnects these signals from the Unibus by opening gate E6, pin 8. The BUS NPG signal can be asserted by a processor or another M9300 terminator at the beginning of the bus, thereby causing the SACK assertion. This is verified by the fact that NAND gate E8, pin 13 is enabled to allow the BUS NPG signal to assert BUS SACK.

If jumpers W1 and W2 are erroneously cut, the M9300 would function abnormally. To prevent this condition from occurring, both jumpers are applied to NAND gate E8, pin 10. If both jumpers are cut, E8, pin 10 is driven low causing a light-emitting diode to illuminate. This immediately indicates an illegal jumper configuration for maintenance purposes.

#### NOTE

If all three jumpers are in, the M9300 logic is bypassed and only the terminating resistors are utilized.

#### 4.25 G727 GRANT CONTINUITY MODULE

If there are no small peripheral controllers installed in slots C7 through F7, C8 through F8, and C9 through F9, G727 Grant Continuity modules must be installed in slot D7, D8 or D9. These modules merely continue the BUS GRANT signals to the next device on the Unibus.

#### 4.26 M688 POWER FAIL DRIVER

The M688 Power Fail driver is a single-height module which receives power fail signals from the power supply and asserts them on the Unibus. If Unibus B is utilized as a second bus, an additional M688 is required to assert powerfail signals on this bus. Figure 4-5 is the M688 Power Fail module schematic. AND-NOR gates E1, pin 8 and E4, pin 8 and the associated inverters are not used in the RH11.




Figure 4-5 UNIBUS Power Fail Drivers Schematic

The schematic shows a noise filter, differential amplifier, and bus driver for two power fail input sources. Pin H1 is connected to the ac power fail line, and pin N1 is connected to the dc power line. When the input at pin H1 or N1 goes low, the output at pin D2 or P1, respectively, goes low. The input power fail signal is applied to a differential amplifier via the noise filter. The differential amplifier increases the voltage swing of 3 V (0 to 3 V) to 5 V (0 to 5 V), which is the voltage required to operate the bus driver. This circuit provides the drive necessary to supply the signal to the Unibus. The voltage doubler circuit increases the +5 V input to 8 V. This voltage is necessary to generate the +5 V required at the input to the bus driver circuit.

# 4.27 M5904 MASSBUS TRANSCEIVER MODULE

The M5904 Massbus Transceiver module contains nine differential driver chips (75113) and seven differential receiver chips (75107B). Each driver chip and each receiver chip is capable of carrying two signals. Thus, the chips can be designated dual drivers and dual differential receivers. The transmission line connected to the transceivers are bidirectional in that they can both receive and transmit information. This is illustrated for one signal line in Figure 4-6.




Figure 4-6 Typical Differential Driver/Receiver Connection

The advantage of differential circuitry is that any noise picked up is generally picked up on both the inverted and non-inverted signal lines. The differential receiver takes the difference between the signals regardless of the noise level, and the noise is effectively cancelled out.

Each driver on the M5904 must be terminated since the M5904 is used to drive transmission lines (Figure 4-7).




Figure 4-7 Driver Termination

The M5904 Massbus Transceiver requires input voltages of +5 Vdc and -15 Vdc. The dual drivers require +5 Vdc operating voltage while the dual differential receivers require +5 Vdc and -5 Vdc. The -5 Vdc is obtained from the -15 Vdc source via a resistor and Zener diode network.

# 4.27.1 75113 Dual Differential Driver Chip

The 75113 Tri-state Dual Differential Driver Chips provide differential outputs with high current capability in order to drive balanced lines. The chips feature a high output impedance making it possible to connect many drivers on the same transmission line. A simplified schematic of the 75113 is shown in Figure 4-8.

The inverting output of the driver chip is the transistor collector, while the non-inverting output is the transistor emitter shown at point B. When the input is low, neither transistor conducts and line A is biased to +2.5 V while line B is biased to 0 V by the terminator resistors (refer to diagram). When the input is high, the upper transistor collector is driven low (0 V) and the lower transistor emitter is driven high (+2.5 V). The pin connection diagram for the dual differential driver is shown in Figure 4-9.

# 4.27.2 75107B Dual Differential Line Receiver Chips

The 75107B Differential Receiver Chips feature dual independent channels with common voltage supply and ground terminals. The circuits operate as follows. If the voltage at pin 1 is positive with respect to the voltage at pin 2, the output at pin 4 goes positive (Figure 4-10).

If the voltage at pin 1 is negative with respect to pin 2, the output at pin 4 goes negative. The pin connection diagram for the receiver is shown in Figure 4-11.




Figure 4-8 Driver Chip Simplified Schematic




Figure 4-9 Dual Differential Driver Pin Connection Diagram




Figure 4-10 Simplified Line Receiver Logic Diagram




Figure 4-11 75107B Differential Receiver Pin Connection
Diagram

# 4.28 H870 TERMINATOR

The H870 Bus Terminator provides a simple and reliable method of terminating the Massbus. The Massbus is terminated by plugging H870 terminators into each M5903 transceiver module in the last drive.

The H870 consists of 38 82 $\Omega$ , 1/4 watt resistors wired between each Massbus line and a common ground connection.

# **NOTE**

The H870 Terminators are to be installed on the M5903 transceiver module with the resistors facing down starting at Rev J. Jumper W1 is cut, W2 is in.

# 4.29 M8838 UNIBUS TRANSCEIVER MODULE

The M8838 Unibus Transceiver module drives and receives signals on the Unibus. The module is a quad chip consisting of four Unibus drivers with common enables on pins 7 and 9 and four receivers which are always enabled. The pin connection diagram is shown in Figure 4-12.

# 4.30 UNIBUS TERMINATION

The terminating resistors for the Unibus comprise voltage divider networks necessary to properly terminate the Unibus. These resistors are similar to the terminating resistors on the M930 standard Unibus Terminator module.




Figure 4-12 M8838 UNIBUS Transceiver Pin Connection Diagram

# CHAPTER 5 INSTALLATION AND MAINTENANCE

See the appropriate chapter in the accompanying Systems Manual (Chapter 3 in the TJU45 Systems Manual).

# APPENDIX A INTEGRATED CIRCUIT DESCRIPTION

#### A.1 INTRODUCTION

This appendix contains descriptions of some of the integrated circuits used in the RH11. Where applicable, logic diagrams, schematics, and pin connection diagrams are shown.

A.2 3341 64-WORD × 4-BIT SERIAL MEMORY (SILO) The 3341 Silo Memory operates in a first in/first out mode (FIFO). The output rate is independent of the input rate and asynchronous or synchronous operation can be achieved.

The four data inputs (D0 through D3) are transferred to the first memory location if both the Input Ready (IR) and Shift In (SI) signals are asserted high (see Silo Memory Block Diagram). After 250 ns to allow the data to stabilize, IR goes low. However, data remains in the first memory location until both IR and SI are brought low. At this point, the data propagates to the next memory location, if the location is empty. When the data is transferred, IR goes high, indicating that the device is ready to accept new data. If the memory is full, the IR signal remains unasserted (low).


When data enters the second cell, the transfer of any data word from a full cell to the next empty cell is automatic and is activated by an on-chip control. Consequently, data stacks up at the output to the memory while empty locations "bubble" to the input of the memory. The throughput time from input to output of the Silo is from 0 to  $32 \mu s$  ( $16 \mu s$  typical).

When data has transferred to the last cell in the Silo, OUTPUT READY (OR) is asserted high, indicating that valid data is present at the output pins (M0 through M3 on each chip). Data is not shifted out of the Silo, however, until the OUTPUT READY and SHIFT OUT signals to the Silo are both asserted high. When the data is shifted out, OUTPUT READY goes low. The output data is maintained until both OUTPUT READY and SHIFT OUT go low. At this point, the contents of the previous memory cell (if it is full) are transferred to the output cell, causing OUTPUT READY to be asserted high again. When the Silo memory is emptied, OUTPUT READY stays low.

Table A-1 lists the minimum, typical, and maximum times for the above mentioned signals at 0° C and at 70° C.


Table A-1
Control Signal Timing Specifications

	0°		70°			
Signal	MIN	TYP	MAX	MIN	TYP	MAX
Input Ready High Time	90	300	_	155	300	450
Input Ready Low Time	138	400	_	· _	400	520
Data Input Stabilizing Time		250	_	_	250	400
Data Output Stabilizing Time	-	250	_	_	250	400
Output Ready High Time	90	250	_	155	250	350
Output Ready Low Time	170	450	-	_	450	650



# A.3 8223 256-BIT BIPOLAR FIELD-PROGRAMMABLE ROM ( $32 \times 8$ PROM)

The 8223 is a TTL 256-bit read only memory organized as 32 words with 8 bits per word. The words are selected by five binary address lines; full word decoding is incorporated on the chip. A chip enable input is provided for additional decoding flexibility, which causes all eight outputs to go to the high state when the chip enable input is high.




V<sub>CC</sub> = (16) GND=(8) ( ) = DENOTES PIN NUMBERS

11-2382

# A.4 8234 2-INPUT 4-BIT DIGITAL MULTIPLEXER

This device is a 2-input, 4-bit digital multiplexer designed for general purpose, data selection applications. The 8234 features inverting data paths. The 8234 design has open-collector outputs which permit direct wiring to other open-collector outputs (collector logic).



# A.5 8242 EXCLUSIVE-NOR 4-BIT DIGITAL COMPARATOR

The 8242 digital comparator circuit consists of four independent Exclusive-NOR gates with each gate structure having an open-collector output to permit multiple bit comparisons. A 4-bit comparator network is formed by connecting the independent outputs; such a network is easily expanded by cascading the outputs.

