Shugart Associates

Sunnyvale, California 94086

(408) 733-0100

January 29 1982

Mr. Gary S. Robinson, Chairman ANSI Committee X3T9.3 c/o MS ML 12/3-E51 DIGITAL 146 Main Street Maynard, MA. 01754

Subject: Shugart/NCR Joint Proposal for ANSI Standard System Interface, Using SASI as the Working Document

Dear Mr. Robinson:

Shugart and NCR hereby offer a revised, increased performance version of the SASI Specification, as agreed at the December meeting in San Diego.

Principal among the areas of upgrade are provisions for:
1) longer cable lengths, 2) extended addressing, 3) standard
message protocol, 4) structured device-independent command
set, and 5) added timing considerations for bus arbitration.
Consideration has been effectively maintained for current
SASI implementations offered by controller companies such as
DTC, SMS, OMTI, Xebec, etc.

Both Shugart and NCR believe that operation within the framework of X3T9.2 (as was suggested during the December, 1981 meeting) would be a workable, expedient way to proceed.

Very truly yours,

Leany J. Mayer

Henry T. Meyer, Shugart

John D. Johnson John B. Lohmeyer, NCF

cc: Members and Alternates

TWX: 910-339-9355 SHUGART 9JM.

This Shugart Associates System Interface defines a Local I/O Bus specification which can be operated at data rates up to 1.5 megabytes per second. The primary objective of the interface is to provide host computers with device independence, within a type of devices. Thus, disk drives, tape drives, printers and even communication devices, of different type, can be added to the host computer without requiring modifications to generic system hardware to computer without requiring modifications to generic system hardware for functions.

The interface is designed for the compatible operation of a wide range of host and device capabilities, including low cost, low function capabilities, as well at higher cost, higher function capabilities. This gives the interface a great deal of generality.

The interface uses "logical" rather than "physical" addressing for all data structures. All data is addressed as logical blocks up to the maximum numbe of blocks in a device; and, each device can be interrogated to determine how many blocks it contains.

Provision is made for cable lengths up to 15 meters using two choices of drivers and receivers — one choice aimed primarily at in-cabinet mounting and short cable lengths (to six meters) — the other choice aimed at out-of-the-cabinet mounting and longer cable lengths.

The interface protocol includes provision for the connection of multiple initiators (SASI bus devices capable of initiating an operation) and multiple targets (SASI bus devices capable of responding to a request to perform an operation). Arbitration (i.e., bus-contention logic) is built into the architecture of SASI. A logical priority system awards interface control to a SASI bus device that wins arbitration.

# SCOPE

The scope of this document, at this level of revision, encompasses primarily rotating memory devices (disk drives). It consists of two specifications.

The specification in Part A (previously referred to as a hardware specification) is now called a "physical path" specification. It defines the physical components of the interface (as well as the function of each line). It contains all of the specifications associated with obtaining and maintaining control of the SASI bus. Additionally, it contains definitions of the message protocol which links the SASI bus devices to each other and controls the physical path between them.

The specification in Part B (previously referred to as the software command set) is herein referred to as the functional specification. It defines the operation of the interface in detail, which in turn defines the operation of the bus devices (controllers or hosts). It also defines the functions which are standard ... the functions which are optional ... and the responses to the execution of these functions.

SASI

SHUGART ASSOCIATES SYSTEM INTERFACE

Rev. C 1/29/82

PART A

PHYSICAL PATH SPECIFICATION

# 1.0 SCOPE

This is the physical PATH definition of the Shugart Associates System Interface (\$ASI), which is designed to provide an efficient method of communication between computers and peripheral input/output devices.

SASI is implemented using an eight-port bus which includes the following key features:

- Single or multiple host computer system.
- Bus contention handled via self-arbitration on a prioritized basis.
- Accomodation of multiple peripheral device types.
- Asynchronous communication to approximately 1.5 MBytes/sec.
- Multiple overlap of peripheral device operations.
- . Direct copy between peripheral devices.
- Oriented toward intelligent peripheral devices.

The practical application of this SASI physical layer" path specification will require a higher level software command set document (see Part B).

### 2.0 SASI BUS

Communication on the SASI Bus is allowed between two SASI BUS PORTS at any given time. There is a maximum of eight (8) BUS PORTS is allowed. Each port is attached to a SASI DEVICE (e.g., peripheral device controller or host computer).

When two SASI BUS DEVICES communicate on the bus, one acts as an INITIATOR and the other acts as a TARGET. The INITIATOR (typically a host computer) starts an operation and the TARGET (typically a peripheral device controller) performs the operation. A SASI BUS DEVICE will usually have a fixed role as an INITIATOR or TARGET, but some may be able to assume either role.

An INITIATOR may address up to eight (8) peripheral I/O devices that are connected to a TARGET. Three sample system configurations are shown in Figure 2.0.

-1-

Certain bus functions are assigned to the INITIATOR and certain bus functions are assigned to the TARGET. The INITIATOR may arbitrate for the bus and select a particular TARGET. The TARGET may request the transfer of COMMAND, DATA, STATUS or other information on the bus, and in some cases it may arbitrate for the bus and reselect an INITIATOR for the purpose of continuing some operation.

Data transfers on the bus are asynchronous and follow a defined REQUEST/ACKNOWLEDGE HANDSHAKE protocol. One eight-bit byte of information may be transferred with each handshake.

# 2.1 SASI PHYSICAL PATH PHILOSOPHY

Consider the system shown in Figure 2.0A where an INITIATOR and TARGET communicate on the SASI bus in order to execute some command (e.g., READ or WRITE data). Since it would be combersome briefly desribe these functions at the detailed level of the bus, a higher level of description is used here. Only one of a number of possible partitions of the physical/functional interface is presented for illustration.





Figure 2.0A PHYSICAL PATH

# 2.1.1 Pointers

Note that in the SASI architecture there are three "conceptual" memory address pointers which are used to access three "conceptual" byte wide memory areas. The pointers, which as presented here, reside in the INITIATOR path control, are reserved for the COMMAND, DATA and STATUS.

After the pointers are initially loaded by the INITIATOR, their movement is under strict control of the TARGET. When it transfers a byte of information to or from the three areas, the corresponding pointer increments. increments.



Up to 8 SASI DEVICES can be supported by the SASI bus. They can be any combination of host CPU's and intelligent controllers.

Figure 2.0 SAMPLE SASI CONFIGURATIONS

-2-

# 2.1.2 Typical Functions (External to Path Control)

Listed below are some typical functions that affect the physical path but

Establish <del>Command</del> Path	This function allows the INITIATOR to set up the physical path (the physical and logical connection between the INITIATOR and a particular peripheral device for the purpose of executing some peripheral device of command. This may involve arbitration to gain ownership of the SASI bus. This function requires the peripheral device address (i.e., SASI TARGET bus address and LUN within that address). Also required are the three pointers to the COMMAND, DATA and STATUS areas. A saved copy of these pointers may also be required (see "Reestablish Path" and "Restore State" functions).
Get Command	This function allows a TARGET to fetch a COMMAND from the area pointed to by the

Get Command	This function allows a TARGET to fetch a COMMAND from the area pointed to by the COMMAND pointer.

Get Data and Send Data	These functions allow the TARGET to transfer data to or from the area pointed to by the DATA pointer.
Send Status	This allows the TARGET to send STATUS information for a command to the area pointed to by the STATUS pointer.
Fed of Command	This formal is to the the Tanger.

Die of Command	indicate that the current command terminated and that valid status has been sent. (Note that the current command may be chained to another command.)

	End Path	The TARGET uses this function to completely clear the physical path with regards to the currently attached peripheral device. A new command can thus be accepted for this device.
٠	Break Path	This function is done by the TARGET to temporarily break the physical path so that

function. An indication of the INITIATOR'S SAS] bus address and the peripheral device address are required. SASI bus arbitration is also required. The INITIATOR must restore the COMMAND, DATE and STATUS pointers to their last saved values.

End of Link

This function is sent by the TARGET to indicate that the current command has terminated but that it was linked to another command so that the physical path connection is still needed. Note that this function is used only when no status for the command is required.

Save State

The TARGET uses this function to save a copy of the current (active) COMMAND, DATA and STATUS pointers for the currently connected physical device.

Restore State

The TARGET uses this function to load the current (active) COMMAND, DATA and STATUS pointers with the last saved values.

# 2.2 BUS SIGNALS

There are nine (9) control signals and nine (9) data signals (including parity), as listed below:

- . SEL
- C/D
- 1/0
- MSG
- . REQ
- ACK ATN
- RST
- DB (7-0, P) (Data Bus)

-3b-

. C/D (CONTROL/DATA)

A signal driven by a TARGET; it generally indicates whether CONTROL or DATA information is on the data bus. Assertion indicates CONTROL.

. I/O (INPUT/OUTPUT)

A signal driven by a TARGET which indicates the direction of data movement on the data bus with respect to an INITIATOR. Assertion indicates INPUT to the INITIATOR.

. MSG (MESSAGE)

A signal driven by a TARGET during the MESSAGE phase.

. REQ (REQUEST)

A signal driven by a TARGET to indicate a request for a REQ/ACK data transfer handshake

. ACK (ACKNOWLEDGE)

A signal driven by an INITIATOR to indicate an acknowledgement for a REQ/ACK data transfer handshake.

. ATN (ATTENTION)

A signal driven by an INITIATOR to indicate the ATTENTION condition.

. RST (RESET)

An "or-tied" signal which indicates the RESET condition.

. DB(7-0.P) (DATA BUS)

Eight data bit signals, plus a parity bit signal which form a DATA BUS. DB(7) is the most significant bit and has the highest priority during ARBITRATION. Bit number, significance and priority decrease downward to DB(0).

Data parity DB(P) is odd. The use of parity is a system option (i.e., a system is configured to that all SASI DEVICES on a bus generate parity and have parity detection enabled, or all SASI DEVICES have parity detection disabled. Parity is not valid during the ARBITRATION phase.

These signals are described below:

. BSY (BUSY)

An "or-tied" signal which generally indicates when the bus is being used.

. SEL (SELECT)

An "or-tied" signal used by an INITIATOR to select a TARGET or by a TARGET to reselect an INITIATOR.

Each of the eight data signals D8(7) through DB(0) is uniquely assigned as a TARGET or INITIATOR's own SASI BUS dadress (i.e., SASI DEVICE ID). This SASI DEVICE ID would normally be assigned and statement in a SASI DEVIC assigned and strapped in a SASI DEVICE during system configuration.

During ARBITRATION, a SASI DEVICE that desires the use of the SASI BUS asserts its assigned data bit (SASI BUS DEVICE ID) but leaves the other data bits in the passive (non-driven) state. Thus, a SASI DEVICE ID vise one data bit driver for its SASI DEVICE ID during ARBITRATION and a different driver when driving the complete data bus in other phases of the bus operation.

# 2.3 BUS PHASES

The bus has eight (8) distinct operational phases:

. BUS FREE Phase

ARBITRATION Phase

SELECTION Phase

RESELECTION Phase COMMAND Phase

DATA Phase

STATUS Phase

. MESSAGE Phase

The bus can never be in more than one phase at any given time. Unless otherwise noted, the following descriptions assume that bus signals which are not mentioned will not be asserted.

# 2.3.1 Bus Free Phase

The BUS FREE phase is used to indicate that no SASI DEVICE is actively using the bus and that the bus is available for subsequenusers.

SASI Device Implementation Procedure:

The BUS FREE phase is created by the deassertion and passive release of all bus signals.

SASI DEVICES shall detect the BUS FREE phase by the simulta (within a DESKEW DELAY) condition of both SEL and BSY not asserted while the RESET condition is not active.

During the BUS FREE phase, all active SASI DEVICES shall immediately deassert and passively release all bus signals (within a BUS CLEAR DELAY) after the BSY and SEL signals are deasserted

# 2.3.2 Arbitration Ph

### Purpose:

The ARBITRATION phase allows one SASI DEVICE to gain control of the bus so that this device can assume the role of an INITIATOR or TARGET.

### Options

Implementation of the ARBITRATION phase is a system option. Systems with no ARBITRATION phase can have only one IMPITATOR. The ARBITRATION phase is required for systems which use the RESELECTION phase.

SASI Device Implementation Procedure:

\*\*Thet\*\* Use, 15, 16, 2802

After a SASI DEVICE, detected the BUS FREE phase it waits a minimum of BUS FREE DELAY and a maximum of BUS SET DELAY in order to assert BSY and its own SASI DEVICE IDE bus. (The time required for the device to detect the BUS FREE phase should be included in the measurement of the amount of time that the device waits.)

The SASI DEVICE ID is asserted on the DATA BIT signal that corresponds to the device's unique BUS ADDRESS. All other DATA BUS divers in this SASI DEVICE must be passive. Data parity is not guaranteed valid during ARBITRATION.

The SASI DEVICE will immediately clear itself from arbitration (within a BUS CLEAR DELAY time) by deasserting its BSY and ID signals if SEL is asserted by any other SASI DEVICE.

After an ARBITRATION DELAY (measured from the assertion of 85Y) the SASI DEVICE examines the DATA bus. If a higher priority SASI DEVICE ID is on the bus (D807) = highest) then the SASI DEVICE (D807) = highest) then the SASI DEVICE (D807) = highest) then the SASI DEVICE determines that its own ID is the highest asserted, then it wins ARBITRATION and asserts SEL; (after the assertion of SEL the SASI DEVICE, must wait a minimum of two BUS SETTLE DELAYS before changing the assertion of any bus signals).

that has won

Option Notes

RESELECTION can only be used in systems that have ARBITRATION implemented.

# SASI Device Implementation Procedure:

After the TARGET has gone through the ARBITRATION phase, it will be asserting BSY and SEL and will have waited a minimum of two BUS SETILE DELAYS. The TARGET then asserts the I/O signal and also asserts the DATA BUS with the desired INITIATOR's ID and its own TARGET ID. After these assertions the TARGET waits at least two DESKEW DELAYS and then deasserts BSY. The TARGET then waits two more DESKEW DELAYS/ before looking for a response from the INITIATOR.

The reselected INITIATOR detects the simultaneous (within a DESKEW DELAY) condition of SEL, I/O and its own SASI DEVICE ID asserted, and BSY not asserted. The reselected INITIATOR may sample the DATA BUS to determine the SASI DEVICE ID of the TARGET that is doing the RESELECTION. The reselected INITIATOR then responds by asserting BSY. (Note that in systems with parity implemented the INITIATOR will not respond to a DEVICE ID that has bad parity.)

After the TARGET detects 8SY sent from the INITIATOR, the TARGET will. (1) also assert 8SY and continue the assertion until so done using the bus; and (2) wait at least two DESKEW DELAYS and then deasserts SEL and possibly change the I/O and DATA

The reselected INITIATOR detects the deassertion of SEL and releases its assertion of BSY.

# 2.3.5 Information Transfer Phases (COMMAND, DATA, STATUS and MESSAGE Phases)

# mon Notes:

The COMMAND, DATA, STATUS and MESSAGE phases can all be grouped together as the INFORMATION TRANSFER phases because they are all used to transfer data or control information via the DATA BUS. The actual contents of the information is beyond the scope of this section.

The C/D, I/O and MSG signals are used to distinguish between the different INFORMATION TRANSFER phases. See Table 2.0.

# 2.3.3 Selection Pha

The SELECTION phase allows an INITIATOR to select a TARGET for the purpose of initiating some TARGET function(s), (e.g. read or write data).

### SASI Device Implementation Procedure:

All during the SELECTION phase the I/O signal is not rasserted so that this phase can be distinguished from the RESELECTION phase.

In systems where the ARBITRATION phase is not implemented, the INITIATOR first detects the BUS FREE phase and then waits a minimum of BUS SETTLE DELAY. Then the INITIATOR asserts the DATA BUS with both the desired TARGET'S ID and its own INITIATOR ID. After two DESKEW DELAYS the INITIATOR asserts SEL.

In systems with ARBITRATION implemented, the BSY and SEL signals will be asserted by an INITIATOR when going from the ARBITRATION phase to the SELECTION phase. Also, a minimum of two BUS SETTLE DELAYS will have been waited. The INITIATOR then asserts the OATA BUS with both the desired TARGET's ID and its own INITIATOR at Least two DESKEW DELAYS and then deasserts BSY. The INITIATOR then waits two-more DESKEW DELAYS. The INITIATOR will be a supported by the property of the p

In all systems, the selected TARGET detects the simultaneous (within a DESKEW DELAY) condition of SEL and its own SASI DEVICE ID asserted, and both BSY and I/O not asserted. The selected TARGET may sample the DATA BUS to determine the SASI DEVICE ID of the INITIATOR that is doing the selecting. The selected TARGET then responds by asserting BSY. (Note that in systems with parity implemented, the TARGET will not respond to I has SASI DEVICE ID that hear bad parity).

At least two DESKEW DELAYS after the INITIATOR detects BSY.

At least two DESKEW DELAYS after the INITIATOR detects BSY sent from the TARGET, it deasserts SEL and may change the DATA

### 2.3.4 Reselection Phase

The RESELECTION phase allows a TARGET to reconnect to an INITIATOR for the purpose of continuing some operation that was previously started by the INITIATOR but was Interrupted by the TARGET; (i.e., the TARGET disconnected by allowing a BUS FREE phase to occur before the operation was complete).

# TABLE 2.0 INFORMATION TRANSFER PHASES

SIGNAL		•		DIRECTION OF	
MSG	C/D	1/0	PHASE NAME	INFORMATION XFER C	OMMENT
0	0	0	DATA OUT PHASE	(INIT to TARG) 2	DATA
0	0	1	DATA IN PHASE	(INIT from TARG)	PHASES
0	1	0	COMMAND PHASE	(INIT to TARG)	
0	1	1	STATUS PHASE	(INIT from TARG)	
1	0	0	•		
1	0	.1			
1	1	0	MSG OUT PHASE	(INIT to TARG) ? N	ESSAGE
1	1	1	MSG IN PHASE	(INIT from TARG)	PHASES

0 = SIGNAL DEASSERTION, 1 = SIGNAL ASSERTION.
INIT = INITIATOR, TARG = TARGET.
\* = Not used.

The INFORMATION TRANSFER phases use one or more REQ/ACK handshakes to control the data transfer, Each REQ/ACK allows the transfer of one byte of data. The REQ/ACK handshake starts with the TARGET asserting the REQ signal. The INITIATOR responds by asserting the ACK signal. The TARGET then deasserts the REQ signal. The INITIATOR again responds by deasserting the ACK signal.

If the I/O signal is asserted, data will be INPUT into the INITIATOR from the TARGET. The TARGET shall guarantee that valid data is available on the bus at the INITIATOR's port at least a DESKEW DELAY before the assertion of REQ is valid at the INITIATOR's port. The data shall remain valid until the assertion of ACK by the INITIATOR. It shall be the TARGET's responsibility to compensate for the cable skew and the skew of its own drivers.

If the I/O signal is NOT asserted, data will be OUTPUT from the INITIATOR into the TARGET. The INITIATOR shall guarantee that it has placed valid data on the bus no later than a DESKEW DELAY after its assertion of ACK on the bus. Valid data shall remain on the bus until the TARGET sessester REQ. It shall be the TARGET's responsibility to compensate for the cable skew and the skew of its own receivers.

During each INFORMATION TRANSFER phase the BSY line shall remain During each INFORMATION INANSPER phase the BSY line shall remain asserted and the SEL line shall remain deasserted. Additionally, during each INFORMATION TRANSFER phase the TARGET shall continuously envelope the REQIACK handshake(s) with the C/D, I/O and MSG signals in such a manner that these control signals are valid for a BUS SETTLE DELAY before the REQ of the first handshake and remain valid until the deassertion of ACK at the end of the last handshake.

### 2.3.6 Command Phase

Purnoser

The COMMAND phase allows the TARGET to request command information from the INITIATOR.

SASI Device Implementation Procedure:

The TARGET asserts the C/D signal and deasserts the I/O and MSG signals during the REQ/ACK handshake(s) of this phase.

2.3.7 Data Phase

The DATA phase is a term that encompasses both the DATA IN phase and the DATA OUT phase.

2.3.7.1 Data In Phase

Purpose:

The DATA IN phase allows the TARGET to request that data be INPUT to the INITIATOR from the TARGET.

SASI Device Implementation Procedure:

The TARGET asserts the I/O signal and deasserts the C/D and MSG signals during the REQ/ACK handshake(s) of this phase.

2.3.7.2 Data Out Phase

Purpose

The DATA OUT phase allows the TARGET to request that data be OUTPUT from the INITIATOR to the TARGET.

SASI Device Implementation Procedure:

The TARGET deasserts the C/D, I/O and MSG signals during the REQ/ACK handshake(s) of this phase.

2.3.8 Status Phase

Purposes

The STATUS phase allows the TARGET to request that status information be sent from the TARGET to the INITIATOR.

SASI Device Implementation Procedure:

The TARGET asserts C/D and I/O and it deasserts the MSG signal during the REQ/ACK handshake(s) of this phase.

-11-

# 2.4 BUS CONDITIONS

The bus has two asynchronous conditions:

- . ATTENTION Condition.
- . RESET Condition.

These conditions cause certain BUS DEVICE actions and can alter the bus phase sequence.

2.4.1 Attention Condition

Purpose:

The ATTENTION condition allows an INITIATOR to inform a TARGET that the INITIATOR has a MESSAGE ready. The TARGET may get this message at its convenience by performing a MESSAGE OUT phase.

SASI Device Implementation Procedure:

The INITIATOR creates the ATTENTION condition by asserting ATN at any time except during the ARBITRATION or BUS FREE phases.

The TARGET may respond with the MESSAGE OUT phase.

The INITIATOR may keep ATN asserted if more than one byte is to be transferred.

The INITIATOR deasserts the ATN signal during: (1) the RESET condition, or when the bus goes to a BUS FREE phase, or (2) while the REQ signal is asserted and the ACK signal is not yet asserted during the last REQ/ACK handshake of a MESSACE OUT phase.

2.4.3 Reset Condition

Purpose:

The RESET condition is used to immediately clear all SASI DEVICES from the bus and to reset these devices and their associated equipment (as required).

SASI Device Implementation Procedure:

Note: This condition takes precedence over all other phases and

The RESET condition can occur at any time.

Any SASI DEVICE (whether active or not) can create the RESET condition. The RESET condition should be used with caution because of its possible effects.

### 2.3.9 Message Phase

The MESSAGE phase is a term that encompasses the MESSAGE IN, and MESSAGE OUT phases.

2.3.9.1 Message In Phase

Purpose

The MESSAGE IN phase allows the TARGET to request that MESSAGES be INPUT to the INITIATOR from the TARGET.

SASI Device Implementation Procedure:

The TARGET asserts C/D, I/O and MSG during the REQ/ACK handshake(s) of this phase.

2.3.9.2 Message Out Phase

Purpose:

The MESSAGE OUT phase allows the TARGET to request that a MESSAGE be OUTPUT from the INITIATOR to the TARGET. The TARGET may invoke this phase at its convenience only in response to the ATTENTION condition created by the INITIATOR.

SASI Device Implementation Procedure:

In response to the ATTENTION condition, the TARGET asserts C/D and MSG and deasserts the I/O signal during the REQ/ACK handshake(s) of this phase. (See ATTENTION condition description.)

### 2.3.10 Signal Restrictions Between Phases:

When the BUS is between two phases, the following restrictions shall apply to the bus signals:

- . The BSY, SEL, REQ and ACK signals shall not change.
  - The C/D, I/O, MSG and DATA signals may change.
- The ATN and RST signals may change as defined under the descriptions for the ATTENTION and RESET conditions.

-12-

The RESET condition is created by the assertion of the RST signal.

When the RESET condition exists, all SASI DEVICES will immediately (within a BUS CLEAR DELAY) deassert and passively release all bus signals except RST itself. In addition all SASI DEVICES and their associated equipment shall be reset to initial conditions (as required).

The RESET condition shall be on for a minimum of a RESET HOLD TIME.

During the RESET condition, no bus signal except RST is guaranteed to be in a valid state.

Regardless of what bus phase may have been interrupted, following the RESET condition the bus shall go to a BUS FREE phase and then start a normal phase sequence.

# 2.5 PHASE SEQUENCING

The order in which phases are used on the bus follow a prescribed sequence.

In all systems, the RESET condition can interrupt any phase and is always followed by the BUS FREE phase. Also, any other phase can be followed by the BUS FREE phase.

In systems where the ARBITRATION phase is not implemented, the allowable sequencing is shown in Figure 2.1. The normal progression would be from the BUS FREE phase to SELECTION, and from SELECTION to one or more of the INFORMATION TRANSPER phases (COMMAND, DATA, STATUS or MESSAGE).

In systems where the ARBITRATION phase is implemented, the allowable sequencing is shown in Figure 2.2. The normal progression would be from the BUS FREE phase to ARBITRATION, from ARBITRATION to SELECTION or RESELECTION, and from SELECTION or RESELECTION to one or more of the INFORMATION TRANSFER phases (COMMAND, DATA, STATUS or MESSAGE).

There are no restrictions on the sequencing between INFORMATION TRANSFER phases. A phase may even follow itself (e.g., a DATA phase may be followed by another DATA phase).




Figure 2.1 PHASE SEQUENCING




Figure 2.2 PHASE SEQUENCIN (For systems with arbitration)

Transmission Error (05)

Sent from an INITIATOR to inform a TARGET that an INITIATOR-detected error has occurred since the last time the state of the physical path was saved, the philotophia, and the color, and

ABORT (06)

MESSAGE REJECT (07)

Sent from either the INITIATOR or TARGET to indicate that the last message it received was inappropriate or has not been implemented.

Note: In order to indicate its intentions of sending this message, the INITIATOR must assert the ATM signal prior to its release of ACK for the REQ/ACK handshake of the message that will be rejected.

NO OPERATION (08)

Sent from an INITIATOR in response to a TARGET's request for a message when the INITIATOR does not currently have any other valid message to send. nt from an INITIATOR in response to a

MESSAGE PARITY ERROR (09)

Sent from either the INITIATOR or TARGET to indicate that the last message it received had a parity error.

Note: In order to indicate its intentions of sending this message, the INITIATOR must assert the ATM signal prior to its release of ACK for the REQ/ACK handshake of the message that has the parity error.

LINKED COMMAND COMPLETE (0A)

Sent from a TARGET to an INITIATOR to indicate that the execution of a command has completed terminated but that status wee not sent to the INITIATOR.

\*\*Property of the INITIATOR.\*\*

The INITIATOR responds to this message by initializing the state for the wext linked command in the sequence.

# 2.6 SIGNAL ASSERTIONS

(To be specified.)

# 2.7 MESSAGE SYSTEM

The message system allows communication between an <code>INITIATOR</code> and <code>TARGET</code> for the purpose of physical path management.

# 2.7.1 Messages

The messages are listed along with their coded values (in  $\mbox{\rm HEX}$ ) and their definitions.

COMMAND COMPLETE (00)

Sent from a TARGET to an INITIATOR to indicate that the execution of a command has terminated and that valid status has been sent to the INITIATOR.

EXTENDED MESSAGE FOLLOWS (01)

Sent from either INITIATOR or TARGET to indicate that a multiple byte message will follow. (Note that no extended messages are currently defined, but that the first byte of an extended message has been reserved as a length indicator for the number of bytes to follow it. A value of zero indicates 256

SAVE STATE (02)

Sent from a TARGET to direct an INITIATOR to save a copy of the physical path for the currently attached LUN.

RESTORE STATE (03)

Sent from a TARGET to direct an INITIATOR to restore its physical path to the most recently saved stated for the currently attached LUN.

DISCONNECT (04)

Sent from a TARGET to inform an INITIATOR that the present physical path is going to be broken (the TARGET will disconnect by releasing BSY), but that a later reconnect will be required in order to complete the current operation.

-16-

IDENTIFY (FF to 80)

This message can be sent by either the INITIATOR or TARGET. It is used to

Bit - 7

This bit is always set to distinguish this message from the others.

This bit is only set by the INITIATOR. When it is set, it indicates that the INITIATOR has the ability to accommodate disconnection and reconnection.

Bits -5, 4 & 3

Reserved.

Bits - 2, These bits specify a LUN address in a TARGET.

# 2.7.2 Message Protocol

All systems are required to implement the COMMAND COMPLETE message. A functional system can be constructed without using any of the other messages if some alternate means is provided for specifying the LUN (e.g., some bits in the command).

\*\*TOTAL PROVINCES INDICATE THE ATTENTION CONTINUES TO ACCOMMODATE MORE THE TOTAL INDICATE THE T

The first message sent by the INITIATOR after the SELECTION phase is the IDENTIFY message. This allows the establishment of the physical path for a particular LUN specified by the INITIATOR. After RESELECTION, the TARGET'S first message is also IDENTIFY. This allows the physical path to be established for the TARGET's specified LUN.

Whenever a physical path is established in an INITIATOR that can accommodate disconnection and reconnections, the INITIATOR must assure that the present state of the physical path is equal to the saved copy for that particular LUN.

-17-

-18-

### 2.8 TIMING

Unless otherwise indicated, the delay time measurements for each SASI DEVICE are calculated from signal conditions existing at that device's own SASI BUS PORT. Thus, normally these measurements need not consider delays in the bus cable.

. ARBITRATION DELAY (1.

The minimum time a SASI DEVICE must wait from assaurting BSY for arbitration until the data bus can be examined to see if arbitration has been won. There is no maximum time.

BUS CLEAR DELAY

(350 ns)

The maximum time that a SASI DEVICE can take to stop driving all bus signals after:

- (1) The release of BSY when going to the BUS FREE phase.
- (2) Another SASI DEVICE asserts SEL during the ARBITRATION phase.

BUS FREE DELAY

(100 ns)

The minimum time that a SASI DEVICE must wait from its detection of the BUS FREE phase until its assertion of BSY when going to the ARBITRATION phase.

. BUS SETTLE DELAY

. ...

. DESKEW DELAY

(45 ns)

REQ RESPONSE TIMEOUT

(system dependent, not specified here)

The maximum time that a TARGET must wait from its assertion of REQ until timing out because there is no ACK from the INITIATOR.

RESELECT RESPONSE

(system dependent, not specified here)

-19-

# 2.9.2 Cable Requirements (Differential Option)

A fifty conductor flat cable or twisted pair cable shall be used. The maximum cable length shall be  $15\ \mathrm{meters}$ .

Each BUS PORT shall have a 0.2 meter maximum stub length of any conductor when measured from the bus cable:

Bus termination may be internal to the BUS DEVICES that are at the ends of the bus cable.

The cable-pin assignment is shown in Figure 2.5.

Connector Requirements:

The connector shall be a fifty (50) conductor flat cable connector or equivalent for round cable. The connector shall consist of two rows of 25 pins on 100 mil centers.

The maximum time that a TARGET must wait for a BSY response from an INITIATOR before timing out during a RESELECTION phase.

RESET HOLD TIME

(25 us)

The minimum time for which RST is asserted.

RST is asserted. There is not maximum, time specified.

SELECTION RESPONSE

(system dependent, not specified here)

The maximum time that an INITIATOR must wait for a BSY response from a TARGET before timing out during a SELECTION phase.

# 2.9 PHYSICAL DESCRIPTION

SASI devices are daisy-chained together using a common cable. Both ends of the cable are terminated. All signals are common between all SASI devices. Two griver/receiver options are available:

- Single-ended drivers and receivers, which allow a maximum cable length of six meters (primarily for in-cabinet interconnection).
- Differential drivers and receivers, which allow a maximum cable length of fifteen meters (primarily for interconnection outside of a cabinet).

# 2.9.1 Cable Requirements (Single-Ended Option)

A fifty (50) conductor flat cable (or twisted pair flat cable) shall be used. The maximum cable length shall be 6.0 meters.

Each SASI BUS PORT shall have a 0.1 meter maximum stub length of any conductor when measured from the bus cable.

Bus termination may be internal to the SASI BUS DEVICES that are at the ends of the bus cable.

The cable pin assignment is shown in Figure 2.4.

Connector Requirements:

The connector shall be a fifty (50) conductor flat cable connector which consists of two rows of 25 pins on 100 mil centers. The 3M "Scotchflex" #3425-3000 cable connector will satisfy this requirement.

-20-

SIGNAL	PIN NUMBER	
-DB(0)	2	
-DB(1)	4	
-DB(2)	6	
-DB(3)	8	
-DB(4)	10	
-DB(5)	12	
-DB(6)	14	
-DB(7)	16	
-DB(P)	18	
	20	
	22	
	24	for
_	26	future
	28	use
	30	
-ATN	32	
-SPARE	34	for future use (TERMINATE AS A SIGNAL LINE)
-8SY	36	
-ACK	38	
-RST	40	
-MSG	42	
-SEL	44	
-C/D	46	
-REQ	48	
-1/0	50	

Note: All signals are low true. All odd pins are connected to ground.

Figure 2.4 PIN ASSIGNMENTS (Single-Ended Option)

-22-

SIGNAL	PIN NU	MBER	SIGNAL	
*SHIELD GROUND	1	2	GROUND	
+DB(0) -	3	4	-DB(0)	
+DB(1)	5	6	-DB(1)	
+DB(2)	7	8	-DB(2)	
+DB(3)	9	10	-DB(3)	
+DB(4)	11	12	-DB(4)	
+DB(5)	13	14	-DB(5)	
+DB(6)	15	16	-DB(6)	
+DB(7)	17	18	-DB(7)	
+DB(P)	19	20	-DB(P)	
7	21	22	7	
	23	24		
_	25	26	f	or future usage
	27	28	1	
+ATN	29	30	-ATN	
+SPARE	31	32	-SPARE	(Terminate as signal)
+BSY	33	34	-BSY	
+ACK	35	36	-ACK	
+RST	37	38	-RST	
+MSG	39	40	-MSG	
+SEL	41	42	-SEL	
+C/D	43	44	-C/D	
+REQ	45	46	-REQ	
+1/0	47	48	-1/0	
GROUND	49	50	GROUND	

\*Optional shield ground on some cables.

Figure 2.5 PIN ASSIGNMENTS (Differential Option)

-23-




Figure 2.3 TERMINATION FOR DIFFERENTIAL OPTION

The recommended driver/receiver is SN75176 or equivalent. See E1A's standard proposal  $\theta$ SP1488.

### 2.10 ELECTRICAL DESCRIPTION

Note: For these measurements, bus termination is assumed to be external to the SASI DEVICE. A typical SASI DEVICE would have the provision for allowing optional internal termination.

# 2.10.1 Single-Ended Option

All signals are low true.

All assigned signals are terminated with 220 ohms to +5 volts (nominal) and 330 ohms to ground at each end of the cable.

All signals use open collector or three-state drivers as noted in Section 2.6.  $\,$ 

Each signal driven by a SASI DEVICE shall have the following output characteristics when measured at the device's SASI BUS PORT connection:

True = Signal Assertion = 0.0 VDC to 0.5 VDC @ 48 ma (max)

False = Signal Non-assertion = 2.5 VDC to 5.25 VDC

The open collector driver 7438 will satisfy this requirement.

Each signal received by a SASI DEVICE shall have the following input characteristics when measured at the device's SASI BUS PORT connection:

True = Signal Assertion = 0.0 VDC to 0.8 VDC @ 0.8 ma (max)

False = Signal Non-assertion = 2.0 VDC to 5.25 VDC


The 74LS14 receiver with hysteresis will satisfy this requirement.

# 2.10.2 Differential Option


All bus signals consist of two lines denoted SIGNAL (\*). AND SIGNAL (-). A signal is ASSERTED when SIGNAL (-) is more positive than SIGNAL (-), while a signal is NON-ASSERTED when SIGNAL (-) is more positive than SIGNAL (-). All assigned signals are terminated at each end of the cable as shown in Figure 2.3.

-24-

# TITLE SHUGART ASSOCIATES SYSTEM INTERFACE



SASI TIMING




IING CHART

Appendix - A. Timing Sequence Example (Command without Disconnect/Reselect)

PART B

FUNCTIONAL SPECIFICATION



This is the logical definition of the Shugart Associates System Interface, which includes the software command set, as well as specific status information related to the various commands. The document defines the logical structure of the I/O subsystem, the functions available from the I/O subsystem, and how to request these functions.

By defining a fixed block structure using a simple logical address scheme, the I/O interface can support device independence. In addition, by including the address as a component of the command structure, physical requirements such as SEEK can be imbedded within the basic READ and WRITE requests.

Although the interface has been kept quite simple, it has been designed to provide high performance in a multiple host multi-task environment. Powerful functions have been included to enhance random access applications. Multiple block transfers may be accomplished with a simple

By keeping to a minimum the functions essential to communicate via this protocol, a wide range of devices of varying capability can operate in the same environment. The objective of low cost may be satisfied without precluding that of high performance.

# 1.1 SASI FUNCTIONAL CONTROL PHILOSOPHY

This subsection describes the process of obtaining commands and storing results. Command execution itself (the actual implementation of a command) is SASI bus device specific and is therefore not discussed. Because many subsets of the full architecture may be implemented, optional functions will be noted.

# 1.1.1 Single Command

A typical operation on the SASI interface is likely to include a single READ to the I/O subsystem. This operation will be described in detail starting with a request from the system to the INITIATOR path control logic.

The INITIATOR path control logic has an active state and a set of stored states representing active disconnected devices (INITIATOR path control logic without disconnect capability does not require stored states). Upon receipt of an "Establish Path" request from the system, the INITIATOR path control logic sets up the active state for the operation, arbitrates for the bus, and selects the LUN. Once this process is completed, the TARGET function control logic (a functional component of the LUN) assumes control of the operation.

The TARGET obtains the command from the INITIATOR (in this case a READ command) via the "Get Data" request to the TARGET path control logic. The TARGET then reads the data from the peripheral device and sends it to the INITIATOR using the "Send Data" function of the TARGET path control logic. At the completion of the READ command, the

TARGET stores the command's completion status in the INITIATOR using the "Send Status" path control function. To end the operation, and to acknowledge completion, the <code>TARGIT</code> path control logic is given the "End Path" function.

### 1.1.2 Disconnect

In the above READ example, the length of time necessary to obtain the data may have been considerable (e.g., requiring a time-consuming physical seek). In order to improve system throughput, the TARGET may disconnect from the INITIATOR, freeing the bus to allow other requests to be sent to other LUN's. To do this, the INITIATOR path control logic must be reselectable and capable of restoring the device state upon reconnection. The TARGET path control logic must be capable of arbitrating for the data bus and reselecting the INITIATOR.

After the TARGET has received the READ command (and determined that there will be a delay), it will request, via path control logic, that the INTILATOR save the present state; this state differs from the state when the TARGET was initially selected because the command has already been transferred. The TARGET then requests that the TARGET path control logic break the path (i.e., disconnect).

When data is ready to be transferred, the TARGET will request that path control logic reconnect the INITIATOR. As a a result of this reconnection, the INITIATOR path control logic will restore the "saved" state (last saved by the reconnecting LUM); the TARGET will continue (as in the single command example) to finish the operation. At "Path End," the INITIATOR path control logic recognizes that the operation is complete. In addition to signalling this to the functional component in the system, it frees the location that had been used to save the state for that LUN.

On those occasions when a TARGET could disconnect without first saving the latest state (as might occur if an error was detected while transferring data to the INTIATOR), the operation may be repeated by either restoring the previous state or by disconnecting without saving the present state. When reconnection is completed, the previous state will be restored.

### 1.1.3 Link

The "Link" function defines a relationship between commands which allows previous operations to modify subsequent commands. "Link" makes high performance I/O functions possible by providing a relative addressing capability and allowing multiple command execution without invoking the functional component of the INITIATOR and without requiring reselection.

If the desired data address (in the previously described READ example) is unknown, but a search key defined as some particular bytes of the field is known, then by linking the READ to a SEARCH EQUAL command this data can be quickly and effectively transferred to the INITIATOR.

-27a-

Class 6 - CONTROLLER SPECIFIC commands.

Class 7 - CONTROLLER SPECIFIC DIAGNOSTIC commands.

Figure 2.0 shows the command descriptor block formats.

Note: The reserved or RESERV used within this document indicates that either the code or bit has been previously used and may be undefined or that it is reserved for future use and should be set to zero but not checked.

### Class 0 Commands 6 Byte Commands

вуте	BIT 7	6	5	٠	3	2	1	0
00	T	Class Code				Opcode		
01	Log	ical Unit Nu	mber	MS8 Logical Block Address				
02			Logical Block Address					
03	1			**********	LSB Log	gical Block	Address	
04	Number of Blocks							
05 *	Reserv	Reserv	Spare	Spare	Spare	Spare	Int Req	Link

# \* (on trol Bytc Format Command

00         Class Code         Opcode           01         Logical Unit Number         Data           02         Reserved           03         Interieave           04         Interieave	0	1	2	3	*	5	6	T 7	1	YT		
02         Reserved           03         Interleave           04         Interleave			Opcode				Class Code		T	0		
03 Interleave 04 Interleave			Logical Unit Number Data						1	1		
04 Interleave		Reserved										
		Interleave							1	3		
		Interleave							1	4		
05 * Reserv Reserv Spare Spare Spare Int Req	Link	Int Req	Spare	Spare	Spare	Spare	Reserv	eserv	1	5		

\* ( on to 1 8 y/ Figure B2.0 COMMAND DESCRIPTOR BLOCK FORMATS

Move to formal sound discription

One additional function must be completed prior to requesting the next command. This function, "End of Link," is sent from the TARCET to the INITIATOR to acknowledge command completion. The INITIATOR then updates the stored state so that subsequent requests from the TARCET will reference the next command of the chain. Other than the "End of Link" function and the address modification of linked commands, command processing of linked and single commands is identical.

### 2.0 COMMAND AND STATUS STRUCTURE

# 2.0.1 Command Description Block (CDB)

An I/O request to a device is performed by passing a Command Description Block (CDB) to the target. The first byte of the CDB is the command class and operation code. The remaining bytes specify the Logical Unit Numbers (LUN), block starting address, control byte, and the number of blocks to transfer.

Commands are categorized into eight classes as follows:

Class 0 - 6-Byte commands including CONTROL, DATA TRANSFER and STATUS commands.

Class 1 - 10-Byte DUAL ADDRESS commands.

Class 2 - 8-Byte EXTENDED ADDRESS commands.

Class 3 - Undefined.

Class 4 - Undefined.

Class 5 - Undefined.

-27b-

### Class 1 Commands 10 Byte Commands (Dual Address)

BYTE	ВІТ	7	6	5	4	3	2	1	0	
00	T		Class Code	T	Opcode					
10	Logical Unit Number					MSB Logical Block Address				
02		Logical Block Address								
03	LS8 Logical Block Address									
04						Number of Blocks				
05		Dest.	Logical Ur	nit Number		Dest. MSB Logical Block Address				
06						Dest. Lo	ogical Blo	ck Address		
07	1					Dest. L	5B Logical	Block Add	ress	
08	Reserved Dest. Device Add						dress			
09*	Reserv	, ]	Reserv	Spare	Spare	Spare	Spare	Int Req	Link	

### Class 2 Commands 8 Byte Commands (Extended Block Address)

вуте	ВІТ	7	6	5	4	3	2	1	0		
00	T		Class Code				Opcode				
01		Logic	al Unit Nu	mber		Reserve	ed	d			
02	Logical Unit Number				MSB Logical Block Address						
03					Logical Block Address						
04						Logical Block Address					
05							LSB Logical Block Address				
06	6			Number of Blocks							
07*	Reserv	,	Reserv	Spare	Spare	Spare	Spare	Int Req	Link		

\*Control Byte

Figure 2.0 COMMAND DESCRIPTOR BLOCK FORMATS (continued)

### 2.0.1 Class Code

The class code can be 0 to 7.

### 2.0.2 Operation Code

The operation code for each class allows 32 commands (0 to 31).

### 2.0.3 Logical Unit Number

The LOGICAL UNIT NUMBERS designate the source unit for all classes, and the destination unit for DUAL ADDRESS COMMANDS.

Logical unit number allows 8 devices per TARGET (0 to 7). This method of device addressing is designed for low-end systems that do not implement separate paths for command and address functions. It is not recommended for more sophisticated implementation.

# 2.0.4 Logical Block Address

Six and ten byte commands contain 21 bit starting clobk addresse: EXTENDED ADDRESS COMMANDS contain 32 bit starting block

The concept of "block" implies that the INITIATOR and TARGET have previously agreed to the number of bytes of data to be transferred.  $\int_{-\infty}^{\infty} \int_{-\infty}^{\infty} \int_{-\infty}^$ 

# 2.0.5 Number of Blocks

The number of blocks the command is to transfer allows 1 to 256 blocks (1 to 255, and 0 = 256 blocks).

# 2.0.6 Control Byte (Last byte in all commands)

Bit 5-2 Not used.

Bit 1 = 1. This bit is only meaningful when Bit 0 is set and means status is requested for this command in a group of linked commands. Ending status must be sent if the link bit is not on, or if the TARGET encounters an abnormal condition.

Bit 0 = 1 The use of this bit is optional and means an automatic link to the next command upon completion of the current command for this INITIATOR. Status may be sent for each command

The block size in the defect list is identified using the existing block size for previously formatted units. For units that are unformatted, the block size is specifified in the first two bytes of format data.

READ (08) (Optional)

Transfers to the INITIATOR the specified number of blocks starting at the specified logical starting block address. Multiple block reads will not pass an end of file mark. See the SEARCH commands for explanation of linked modification of this command.

WRITE (OA)

Transfers to the TARGET the specified number of blocks starting at the specified logical starting block address. See the SEARCH commands for explanation of linked modification of this command.

SEEK (0B) (Optional)

Requests that the unit ready itself to transfer data from the specified address in a minimum time.

WRITE FILE MARK (OF)

Write a FILE MARK on REQUESTED UNIT.

RESERVE UNIT (12)

Reserves this unit for use by the requesting INITIATOR until a RELEASE UNIT COMMAND is received.

RELEASE UNIT (13)

Releases this unit from the requesting INITIATOR. This INITIATOR must have

WRITE AND VERIFY (14) (Optional)

Writes and verifies the data for the specified number of blocks. See the SEARCH commands for explanation of linked modification of this command.

VERIFY (15) (Optional)

Verifies the data for the specified number of blocks. No data is transferred with this command. See the SEARCH command for linked modification of this command.

READ CAPACITY (16) (Standard)

If the number-of-blocks-byte is zero, the command will return the address of the last block on the unit. If the the number-of-blocks-byte is one, this command will return the address of the last block after the specified address to the point at which a substantial delay in data transfer will be encountered (i.e., a cylinder boundary).

(hel

2.1 COMMAND DESCRIPTIONS (CLASS 00)

Commands marked standard (S) must be implemented in order to meet the minimum requirement of this specification. Commands marked optional (O) if used must be implemented as defined in this specification.

Command operation codes in hex and names are listed in a table associated with each section (i.e. Section 2.1, Table 2.1). Command codes in these tables marked RESERYED are in use by some controllers currently on the market.

TEST UNIT READY (00) (Optional)

Returns zero status if requested unit is powered on and ready. This is not a request for unit self test. A fast response is expected.

REZERO UNIT (01)

REQUEST SENSE (03)

Returns unit sense. The sense data will be valid for the check condition (status) just presented to the INITIATOR. This sense data must be preserved for the INITIATOR. Sense data will be cleared on the reception of any subsequent command to the unit in error from the INITIATOR receiving the check condition. (See Section 2.10 for sense data format.) The number-of-blocks-byte in this command will specify the number of bytes that the host has allocated for returned SEMSE. (0 = 4 bytes, and 1 - 255 = 1 - 255 bytes)

Note: The "No. of blocks byte" in the command will determine the length, in bytes, to be returned to the host.

0 = 4 bytes
1 - 255 = as indicated

FORMAT UNIT (04) (Standard)

Formats the entire media. Bit 4 of Byte 1 indicates that the following data is available. (See Figure 2.0 for command format.)

(See Figure 2

Format Data:
2 Bytes - Block Size
1 Byte - Reserved
2 Bytes - Length of defect list
(number of bytes)
X Bytes - Defect List
(4 bytes each defect)

-31-

Read Capacity Data: 4 Bytes - Block Address 2 Bytes - Block Size

SEARCH DATA EQUAL (18) This command specifies a block address and a number of blocks to search. The data transferred to the target defines the area of the block to search and includes the search argument. If a command is linked to the search command and the search is successful, then the next command is fetched and executed. In this case, the address portion of the command is used as a displacement from the address at which the SEARCH was satisfied, the link is broken and end status is presented. If the address of a block that has satisfied the SEARCH is desired to be known, a SENSE command must be issued.

The SEARCH function contains the concept of sub-fields within a data block, to allow multiple areas within a block to be searched as logical blocks. Any search satisfied within this addressable block will reference the entire block for the purpose of linked commands. A SENSE, however, will indicate the number of the sub-field within the block which satisfied the SEARCH.

Format of the search argument:

Byte 0-1 Length of sub-field.
Byte 2-3 Sub-field displacement of field to compare.
Byte 4-5 Length of following search argument.

Repeated n times

2 byte displacement of field to compare (within sub-field)
2 byte length of field to compare (~) (within sub-field) m byte data to compare

SEARCH DATA HIGH (17)
(Optional)

A sthe Search Data Equal command, but is satisfied by a compare of high or equal. A write command may not be linked to this command.

SEARCH DATA LOW (19)

This command performs the same function as the Search Data Equal command, but is satisfied by a compare of low or equal. A Write command may not be linked to this command.

READ DIAGNOSTIC (1A)
(Optionai)

Sends analysis data to INITIATOR after completion of a WRITE DIAGNOSTIC command. May be required to be linked to WRITE DIAGNOSTIC.

WRITE DIAGNOSTIC (1B) Sends data to the target to specify diagnostic tests for target and peripheral units.

INQUIRY (IF) (Standard)

This command sends to the INITIATOR information regarding unit and target parameters.

INQUIRY Data:

1 Byte Code 0 - Direct access device
1 - Sequential access device
2 - Output only device
1 Byte - Length of additional bytes
X Bytes - Additional unit parameters

# Class 00 Comm

# OP CODE

00	0	TEST UNIT READY
01	0	REZERO UNIT
02		RESERVED .
03	S	REQUEST SENSE
04	5	FORMAT UNIT
05		RESERVED
06		RESERVED
07		RESERVED
08	0	READ
09		RESERVED
0A	0	WRITE
08	0	SEEK
0C		RESERVED
0D		RESERVED
0E		RESERVED
0F	0	WRITE FILE MARK

Figure 2.1 COMMAND CODES

-35-

-34-

# Class 00 Commands

OP CODE		
10	1	
11	1	
12	0	RESERVE UNIT
13	0	RELEASE UNIT
14		
15	1	
16	S	READ CAPACITY
17		
18	1	
19	1	
1A	0	READ DIAGNOSTIC
18	0	WRITE DIAGNOSTIC
1C	1	
1D	1	
IE	1	
1F	S	INQUIRY

Figure 2.1 COMMAND CODES (continued)

# 2.2 COMMAND DESCRIPTIONS (Class 01)

SET BLOCK LIMITS (08) (Optional)

This command defines the addresses outside of which any following linked commands may not operate. A second set block limits command may not be linked to a chain of commands in which a set block limits command has already been issued. The two low order bits of the block address define the legal operations within the limits of the specified addresses. Bit of indicates write inhibit, and Bit I indicates read inhibit.

# Class 01 Commands

00	RESERVED
01	RESERVED
02	RESERVED
03	
04	
05	
06	
07	
08	O SET BLOCK LIMITS
09	
0A	
0B	
0C	
OD	
0E	
0F	

# Figure 2.2 COMMAND CODES

-38-

OP CODE	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
IA	
18	
ıc	bassassi
1D	
1E	
1F	***************************************

Class 01 Commands

Figure 2.2 COMMAND CODES (continued)

-39-

# 2.3 COMMAND DESCRIPTIONS (Class 02)

READ (08) (Standard) Transfers to the INITIATOR the specified number of blocks starting at the specified logical starting block address. Multiple block reads will not pass an end of file mark. See the search commands for explanation of linked modification of this command.

WRITE (0A) (Standard)

Transfers to the TARGET the specified in number of blocks starting at the specified logical starting block address. See the search commands for explanation of linked modification of this command:

# Class 02 Commands

00	1		
01			
02			
03			
04			
05		***************************************	
06			
07			
08	S	EXTENDED ADDRESS READ	
09			
OA	S	EXTENDED ADDRESS WRITE	
0B			
0C			
CI0			
0E		***************************************	
OF	1		

Figure 2.3 COMMAND CODES

-40

# Class 02 Commands

	r	
10		
11		
12	1	***************************************
13	1	
14	0	WRITE AND VERIFY
15	0	VERIFY
16	1	
17	0	SEARCH DATA HIGH
18	0	SEARCH DATA EQUAL
19	0	SEARCH DATA LOW
1A	1	
1B		
1C	1	
1D	1	
1E	1	
1F		

Figure 2.3 COMMAND CODES (continued)

-41-

# 2.4 COMMAND DESCRIPTIONS (Class 03)

No commands currently defined for this class.

# 2.5 COMMAND DESCRIPTIONS (Class 04)

No commands currently defined for this class.

# 2.6 COMMAND DESCRIPTIONS (Class 05)

No commands currently defined for this class.

# 2.7 COMMAND DESCRIPTIONS (Class 06)

Commands in this class are controller specific commands. The common this group will be described only in controller specifications.

### 2.8 COMMAND DESCRIPTIONS (Class 07)

Commands in this class are CONTROLLER specific diagnostic commands. The commands in this group will be described only in CONTROLLER specifications.

# 2.9 COMPLETION STATUS BYTE (Byte 00)

Status must always be stored at the end of a command or set of linked commands. Intermediate status may be stored at the completion of linked command. Any abnormal conditions encountered during command execution will cause command termination and ending status.

execution will cause command termination and enuing status.

8it 0 Reserved. Currently used in some targets for bus parity error. Check condition. Sense is available. (See Section 2.1 for sense command)

8it 2 Equal. Will be set when search equalls satisfied.

8it 3 Busy. Device is busy or reserved. Busy status will be stored whenever a target is unable to accept a command from an INTIATOR. The most common instance of this condition arises when an INTIATOR at does not allow reconnection requests an operation from a reserved or busy device.

8it 4 Intermediate status stored. This bit is list and status is stored as a result of a request made via the interrupt request bit in the command control byte. This bit will not be set regardless of the interrupt request bit in any ending status.

8it 5-6 Reserved. Some current controllers place LUN here.

Extended status. This bit set means that the second status byte is valid.

-42-

# 2.10.1 EXTENDED SENSE BYTES

	віт	7	6	5	4	3	2	1	0	
00	Ad V	alid		Class 07			Code 00			
01			Reserv	ed						
02	File	Mk	T	Reserved			Sense Key			
03		-				MSB Lo	gical Block	Address		
04						Logical	Block Add	ress		
05						Logical	Block Add	ress		
06						LSB Log	gical Block	Address		
07						Additio	nal Sense L	ength		
08 - NN					3 7 %		nal Predefi			

The Sense Key is a device independent code designed to aid the system in quickly resolving the following Sense Data.

SENSE KEYS - 00 = No Sense
01 = Recoverable Error
02 = Not Ready
03 = Media Error (Non Recoverable)
04 = Hardware Error (Non Recoverable)
05 = Illegal Request
06 = Media Change (Must be reported to all INITIATORS)
07 = Write Protect
08 = Diagnostic Unique
09 = Vendor Unique
04 = Power Up Failed
08 = Aborted Command

Byte 01

Bit 0 Host adapter detected error. Reserved for the host adapter to flag the host for errors not detected by the TARGET.

вуте	BIT	7	6	5	•	3	2	. 1	0
00	Ext S	tat	Reserved		Int Sta	Busy	Equal	Check	Reserv
01	Ext S	tat							H.A. Err

### 2.10 SENSE BYTES

	BIT 7	6	5	4	3	2	1	0
00	Ad Valid	1	Error Clas	s ·	Erro	Code (S	ee Figure	B2.4)
01		Reserved			MSB Lo	gical Bloc	k Address	
02					Logical	Block Add	iress	
03					LSB Lo	gical Block	« Address	

-43-

# **ERROR CODES IN SENSE BYTE**

# ERROR CODE

00	NO STATUS
01	NO INDEX SIGNAL
02	NO SEEK COMPLETE
03	WRITE FAULT
04	DRIVE NOT READY
05	DRIVE NOT SELECTED
06	NO TRACK 0
07	MULTIPLE DRIVES SELECTED
08	DRIVE WRITE PROTECTED
09	MEDIA NOT LOADED
0A	INSUFFICIENT CAPACITY
0B	
0C	
OD	
0E	
OF	

Figure 2.4 ERROR CODES

# ERROR CODES IN SENSE BYTE

Class 01 Errors

00	I.D. CRC ERROR
10	UNCORRECTABLE DATA ERROR
02	I.D. ADDRESS MARK NOT FOUND
03	DATA ADDRESS MARK NOT FOUND
04	RECORD NOT FOUND
05	SEEK ERROR
06	DMA TIMEOUT ERROR
07	WRITE PROTECTED
08	CORRECTABLE DATA CHECK
09	BAD BLOCK FOUND
0A	INTERLEAVE ERROR
ОВ	DATA TRANSFER INCOMPLETE
0C	INTERFACE TIMEOUT ERROR
0D	SELF TEST FAILED
0E	
OF	

Figure 2.4 ERROR CODES (continued)

-h6-

# ERROR CODES IN SENSE BYTE

Class 07 Errors Extended Sense

00	EXTENDED STATUS
10	
02	
03	
04	
05	
06	
07	
08	
09	
0A	
0B	
0C	
0D	
0E	
0F	VENDOR UNIQUE SENSE

Figure 2.4 ERROR CODES (continued)

ERROR CODES IN SENSE BYTE

Class 0Z Errors System Related Errors

ERROR CODE

LARON GODE	
00	INVALID COMMAND
10	ILLEGAL BLOCK ADDRESS
02	ABORTED
03	
04	
05	
06	
07	
08	
09	
0A	
ОВ	
0C	
0D	
0E	
OF	

Figure 2.4 ERROR CODES (continued)

-47-

# Adaptec ACB-4000 MFM-SCSI protocol converter boards

I dont know if anyone would be looking at using these things anymore, but to save my info from dissapearing into the great big black hole of time I have written what I could still find down here.

These boards are MFM controllers that interface to a SCSI bus. Each board supports up to two MFM hard-drives. Unfortunately they are not completely normal SCSI hard-disks. They do not support the IDENTIFY command. This is probably due to the fact that back then the "autoconfig"ness of SCSI wasnt such a high selling point as it is now. Also, they need you to send them a vendor specific format command before they will work (fair enough, just like normal MFM hard-drives, they need a low-level format). Also, this format command stores the drive geometry somewhere so that the controller board does not need to be told each time it is turned on.

When I got my first one of these boards, I didnt even have a SCSI controller. Not long afer that, I got four more for a song at a local swap meet on the assumption that they just HAD to be usefull for some project. Sure enough, I almost got my hands on ~8 112Meg MFM hard-drives. Imagine my glee at the thought of almost a whole Gigabyte of hard-disk space (things have changed since then)

I still cant work out where I got my information from,.. but I do have the program that I wrote which I have reverse engineered to get the following vendor specific command information:

```
MODE_SELECT Command for setting device paramaters
cmd[0] = MODE SELECT
cmd[1] = (lun & 7) <<5;
cmd[2] = cmd[3] = 0;
                           /* length of data block */
cmd[4] = 0x18;
               /* reserved */
buf[0] = 0;
buf[1] = 0; /* medium type */
buf[2] = 0;
                /* reserved */
                      /* block descriptor length */
buf[3] = 0x08;
buf[4] = 0;
                /* density code */
                /* no. blocks MSB */
buf[5] = 0;
```

```
/* "" */
buf[6] = 0;
                /* "" LSB */
buf[7] = 0;
                /* reserved */
buf[8] = 0;
                                 /* block length MSB */
buf[9] = (blksize >> 16) & 0xff;
                                 /* "" */
buf[10] = (blksize >> 8) & 0xff;
                                 /* "" LSB */
buf[11] = blksize & 0xff;
/* vendor unique stuff */
buf[12] = 0x01;
                            /* list format code 1= soft :
buf[13] = (cyls >> 8) & 0xff; /* high byte for cylinde
buf[14] = cyls & 0xff; /* low "" */
                                 /* data head count */
buf[15] = heads & 0xff;
buf[16] = (rwc >> 8) & 0xff; /* high byte RWC cylinder */
                           /* low "" */
buf[17] = rwc \& 0xff;
buf[18] = (wpc >> 8) & 0xff; /* high byte WPC cylinder */
                       /* low "" */
buf[19] = wpc & 0xff;
                                  /* landing zone, 0=defa
buf[20] = lzone & 0xff;
                                 /* 0=non-buffered seek,
buf[21] = stime & 0xff;
                           /* for hard sectored */
buf[22] = 0;
                            /* "" */
buf[23] = 0;
FORMAT UNIT command (standard SCSI command)
cmd[0] = FORMAT UNIT;
cmd[1] = (lun & 7) <<5;
cmd[2] = 0;
cmd[3] = (tmp >> 8) & 0xff; /* Interleave */
cmd[4] = tmp & 0xff;
cmd[5] = 0;
```

# I had some email conversation with a nice person with a manual, and he was able to tell me what all the switches did:

From spoetnix.idca.tds.philips.nl!wilko Thu Feb 17 14:28:4
Return-Path:
Received: by peril.zot.apana.org.au (Linux Smail3.1.28.1 #
 id mOpWzPv-0002UEC; Thu, 17 Feb 94 14:28 AEST
Received: from yarrina.connect.com.au ([192.189.54.17]) by
Received: from sun4nl.NL.net by yarrina.connect.com.au wit
 (5.67b8/IDA-1.5 for ); Thu, 17 Feb 1994 05:05:31 +1100
Received: from philapd by sun4nl.NL.net via EUnet
 id AA06438 (5.65b/CWI-3.3); Wed, 16 Feb 1994 19:05:2
Received: from apdnm.idca.tds.philips.nl by philapd.idca.t
 id AA10286 (879.1.1.13/2.18); Wed, 16 Feb 94 18:
X-Organisation: Digital Equipment Enterprise bv, P.O. Box
 NL-7300 AE Apeldoorn, The Netherlands

Received: from spoetnix.idca.tds.philips.nl by apdnm.idca. id AA10452 (879.1.1.13/2.18); Wed, 16 Feb 94 17:

Received: by spoetnix.idca.tds.philips.nl (5.65/25-eef) id AA00766; Wed, 16 Feb 94 18:59:01 +0100

From: Wilko Bulte

Message-Id: <9402161759.AA00766@spoetnix.idca.tds.philips.

Subject: Re: Adaptec ACB4000 protocol boards. To: hamish@zot.apana.org.au (Hamish Coleman) Date: Wed, 16 Feb 1994 18:58:59 +0100 (CET)

In-Reply-To: from "Hamish Coleman" at Feb 16, 94 01:41:55

Return-Receipt-To: wilko@idca.tds.philips.nl

X-Mailer: ELM [version 2.4 PL23]

Content-Type: text Content-Length: 1865

Status: RO

- > Firstly, the controler doesnt seem to support the SCSI i
  > making it hard to auto-detect do you know of any 'appr
- > this drive? (I currently assume that any time an inquir
- > an acb4000, or other block-device is attached)

It doesnot support inquiry. So you are stuck with just 'as Maybe you could try to do a TEST UNIT READY command?

- > There are also two sets of jumpers on the board: one se
- > cables that is labeled 'PU' 'R' 'S' 'T' and has four pi
- > this is for?

R<->PU ---> write precomp off for both drives

R<->S ---> write precomp starts at same cyl as reduced wr R<->T ---> write precomp applied on all tracks, on both d

Jumper in is 'feature selected'

- > Then the block of eight pairs of jumpers labeled A-P, -
- > through E-F are the SCSI address settings, but what are

G<->H ---> DMA transfer rate, jumper in= SYSCLOCK/4, out=

 $I \leftarrow J \longrightarrow Extended$  command set with jumper in

K<->L ---> not used

M<->N ---> support for drives that drop seek complete duri

O<->P ---> self diagnostics

> And finally, for non-termination of the SCSI bus, do I r

> marked RP4 and RP3 that are near the SCSI connector?

```
Correct.
```

Cheers,

WIlko

From spoetnix.idca.tds.philips.nl!wilko Fri Feb 18 16:52:0 Return-Path:

Received: by peril.zot.apana.org.au (Linux Smail3.1.28.1 # id m0pXO8C-0002UYC; Fri, 18 Feb 94 16:52 AEST

Received: from yarrina.connect.com.au ([192.189.54.17]) by Received: from sun4nl.NL.net by yarrina.connect.com.au wit (5.67b8/IDA-1.5 for ); Fri, 18 Feb 1994 05:18:27 +1100

Received: from philapd by sun4nl.NL.net via EUnet

id AA24762 (5.65b/CWI-3.3); Thu, 17 Feb 1994 19:17:5

Received: from apdnm.idca.tds.philips.nl by philapd.idca.t id AA27170 (879.1.1.13/2.18); Thu, 17 Feb 94 19:

X-Organisation: Digital Equipment Enterprise bv, P.O. Box NL-7300 AE Apeldoorn, The Netherlands

Received: from spoetnix.idca.tds.philips.nl by apdnm.idca. id AA16036 (879.1.1.13/2.18); Thu, 17 Feb 94 18:

Received: by spoetnix.idca.tds.philips.nl (5.65/25-eef) id AA13008; Thu, 17 Feb 94 19:15:45 +0100

From: Wilko Bulte

Message-Id: <9402171815.AA13008@spoetnix.idca.tds.philips.

Subject: Re: Adaptec ACB4000 protocol boards. To: hamish@zot.apana.org.au (Hamish Coleman)

Dato: Thu 17 Feb 1994 19:15:43 +0100 (CET)

Date: Thu, 17 Feb 1994 19:15:43 +0100 (CET)

In-Reply-To: from "Hamish Coleman" at Feb 17, 94 11:06:07

Return-Receipt-To: wilko@idca.tds.philips.nl

X-Mailer: ELM [version 2.4 PL23]

Content-Type: text Content-Length: 941

Status: RO

```
> > I<->J ---> Extended command set with jumper in
```

<sup>&</sup>gt; Hmm - just one further question,. what is 'extended com
> it (hoping that it might have meant the I got 'extended

```
> see no visible difference.
>
```

The manual is rather vague on this. It seems to be usable the ACB4000 to replace a Xebec 1410 or Western Digital con without driver changes. I don't think it is usable for you Further detail I could not find

Wilko

```
| / o / / _ Wilko Bulte mail: wilko@id |/|/ / / ( (_) |d|i|g|i|t|a|l| Equipment Corporation voice: +3155-432062 PO Box 245 - 7300 AE Apeldoorn fax: +3155-439133 Easynet: HLDE01::BULTE_W DJ
```

Back to the hacks page