

MODEL 422 FLOPPY DISK SYSTEM OPERATION AND MAINTENANCE MANUAL PART I

dicom INDUSTRIES

715 North Pastoria Avenue

Sunnyvale, California 94086 (408) 732-1060 • TWX 910-339-9285

P/N 505-01521-01 Rev. A Revised: February 1976

CERTIFICATION

Dicom Industries certifies that this product was thoroughly tested and inspected and found to meet its published specifications when it was shipped from the factory. Dicom Industries further certifies that its calibration measurements are traceable to the U.S. National Bureau of Standards to the extent allowed by the Bureau's Calibration facility.

WARRANTY

Dicom Industries products are warranted against defects in workmanship, materials and construction for a period of 90 days from delivery, or 120 days from shipment, whichever period first terminates. Dicom makes no other warranties, express or implied. Warranty service is provided by local service offices, or at Dicom Factory (customer pays freight) at customer option. Abnormal use of products or failure to provide for proper maintenance shall void this warranty. This warranty is limited to repair or replacement at the option of Dicom, and Dicom will not be liable for any other amounts to purchaser or to any other person in connection with its products.

Return Material Authorization must be obtained prior to shipment. No goods will be accepted without an RMA number appearing on the outside of the shipping carton.

THE FOREGOING WARRANTY IS EXCLUSIVE OF ALL OTHER WARRANTIES, EXPRESS OR IMPLIED INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR PURPOSE.

ii

TABLE of CONTENTS

I	GENERAL	INFORMATION

- 1.1 Introduction
- 1.2 Purpose
- 1.3 General Description

1.3.1 Model 422 Description and Specifications

- 1.4 Simplified Block Diagram
- 1.5 Simplified Flow Diagram
- 1.6 Electrical Interface Signals
- 1.7 Electrical Interface Signal Properties

II CONTROLLER LOGIC DESCRIPTION

- 2.1 Introduction
- 2.2 The Disk Controller
- 2.3 Disk Interface Card
- 2.4 Read/Write Card
- 2.5 Computer I/O Card
- 2.6 Expansion Drive Interface Card
- 2.7 Status Panel Card
- 2.8 Disk Controller Interface Lines

III INTERFACE SIGNAL CONNECTIONS

- 3.1 Introduction
- 3.2 Connector Assignments
- 3.3 Interface Signal Timing

IV INSTALLATION

- 4.1 Introduction
- 4.2 Unpacking and Inspection
- 4.3 Controls and Connectors (Rear) 422
- 4.4 Connectors (Rear) Expansion Box
- 4.5 Input/Output Connections
- 4.6 Input/Output Cables Expansion Box
- 4.7 Jumper Strap Options
- 4.8 Initial Turn-On
- 4.9 Operational Check

TABLE OF CONTENTS con't

- 5.1 Introduction
- 5.2 Status Panel
- 5.3 Write Protect Switches

VI PRINCIPLES OF OPERATION

- 6.1 Introduction
 6.2 Disk Interface
 6.3 Computer I/O
 6.4 Read/Write Logic
 6.4.1 Format of a Sector
 6.4.2 Write Sequence
- 6.4.3 Read Sequence
- 6.5 Expansion Box Interface

VII MAINTENANCE

- 7.1 Introduction
- 7.2 Power Supply
- 7.3 Disk Drives
- 7.4 Disk Controller
- 7.5 Disk Drive P-Adaptor
- 7.6 Logic Diagram Conventions

APPENDICES

- A. 54/74 Family SSI/MSI/LSI Circuits
- B. Logic Diagrams
- C. Motherboard schematic
- D. Power Supply Diagram

MANUAL PART II

- E. Pertec FD Maintenance Manual
- F. Pertec FD Logic Diagrams
- G. Pertec FD Illustrated Parts List

FIGURES

Section

I	1.1 1.2	Block Diagram Flow Diagram
II	2.1	Disk Controller Layout
III	3.1	Controller Read/Write Timing

TABLES

III 3.1 Timing Table

SECTION I

General Information

I.I INTRODUCTION

This section contains a simplified operational description, a description of the physical properties and performance characteristics, model description and option description of the Dicom Model 422 Floppy Disk System (FDS).

1.2 PURPOSE

The Dicom FDS is a multi-purpose multi-drive functionally complete low cost random access mass storage devices. The Model 422 FDS is a complete system including rack mountable enclosure, power supply, disk drives and Controller with card cage.

1.3 DESCRIPTION

The Model 422 FDS contains all the logic required for formatting and controlling hard sectored floppy disk drives. This includes the functions of data formatting, sector addressing, error detection, and data encoding and decoding. Moreover, the controller contains the timing logic for stepping the selected drive, raising and lowering the heads and remembering the track and sector position for each individual drive. This significantly reduces the average positioning time.

The basic controller consists of three modular electronic cards plus a motherboard. The first card, the Computer I/O, contains the data, command, and status registers which connect to the host processor or the Paddleboard Assembly for special interface logic. The second, the Read/Write Card, provides all the logic for timing, Read/Write, and formatting the phase-encoded data and 16 bit cyclic redundancy check (CRC) code. The third card, the Disk Interface, holds the logic for controlling and positioning the first two drives. Optionally, a fourth card, the Expansion Disk Interface Card may be installed for controlling the third and fourth drives. Likewise, a status panel display card may be connected to the motherboard to allow the user to monitor command and status of the selected drive and formatter.

Refer to 1.3.1 for Description and Specifications for Model 422 FDS.

1.3.1 MODEL 422 FLOPPY DISK SYSTEM

Part No.	Description
500-01525-01	Model 422-1: Single drive floppy disk system; includes one disk drive, controller, power supply and enclosure (for three drives).
500-01525-02	Model 422-2: Same as Model 422-1, except includes two drives.
500-01525-03	Model 422-3: Same as Model 422-1, except includes option 09 with three drives.
515-01525-SP	Option SP: Front status panel for display of disk controller commands and status.
515-01525-SK	Option SK: Slide Kit; includes quick- disconnect 20" slides and miscellaneous hardware for mounting in standard RETMA rack.
515-01525-09	Option 09: Expansion disk interface card, used for field expansion of 422 for third and fourth drive.
515-01525-10	Option 10: Expansion disk drive and re- quired cables for use in field expansion (Specify if for use in expansion enclosure).
422 EXPANSION (422-3 or Op	ENCLOSURES tion 09 prerequisites)
510-01524-01	Model 422-11: Expansion enclosure; includes one disk drive, enclosure (for two disk drives) and required cables for connection to 422 mainframe.
510-01524-02	Model 422-12: Same as 422-11, except includes two drives.
505-01521-01	422 Interface and Maintenance Manual,Part I: One included with each 422 system.
505-01522-01	422 Maintenance Manual, Part II: One included with each 422 system.
520-50109-01	Model 422: Extender Board.

DISK CARTRIDGES-HARD SECTORED

Part No.

Description

024-00402-01 <u>Disk Cartridges</u>: Inside sector holes (for use with IBM compatible media drives).

MODEL 422 Specification

DATA STORAGE 157,696 words/disk Disk Capacity Expansion Four drives per controller/ interface = 630,784 words Data Tracks 77 per disk Sector per track 16 128 Words per sector Bits per word 16 DATA ACCESS/WORDS Track Movement 10 msec track to track Head Settle Delay 50 msec Latency 167 msec (one revolution) maximum 83 msec (one half revolution) average Transfer Rate 15,700 16-bit words/second Data words are transferred one sector (128 words) at a time. POWER REQUIREMENTS 115VAC (⁺10%), single Line Voltage phase 230VAC (±10%), single phase 60/50Hz [±]1Hz Line Frequency PHYSICAL 19" w, 10.5" h, 21" d Dimensions (1 to 3 drives) Expansion Enclosure Same Weight - 1 Drive 54 lbs. 2 Drives 64 lbs. 3 Drives 76 lbs.

31 lbs.

42 lbs.

Expansion Enclosure

1 Drive 2 Drives

Specification (con't)

ENVIRONMENTAL


Disk	Drive	&	Electronics	+10 to 15-95% condens	humidity	(no

Media

+10 to +45 C 20-80% humidity


1.4 Simplified Block Diagram

Figure 1.1 depicts a block diagram of the basic configurations.



1.5 Simplified Flow Diagram

Figure 1.2 depicts a simple flow diagram for the floppy disk controller.



1.6	ELECTRICAL INTERFACE SIGNALS TO	HOST EQUIPMENT
1.6.1	DATA	
	Input Data Lines	l6-bit parallel input data lines
	Output Data Lines	l6-bit parallel output data lines
	Data Strobe	l line to signal FDC data is available. When writing, or acknowledge that data was taken in read by host.
	Data Flag	l line to signal host that data was taken in write, or request data to be taken in read.
1.6.2	STATUS	
	Selected Drive Ready	l line to signal host that the selected drive is ro- tating and a cartridge is in place.
	Write Protected	l line to signal host that the selected drive has been writed protected.
	Track Zero	l line to signal host that the selected drive has re- set to track position zero.
	Data Error	l line to signal host that a data error was found when reading the last sector.
	Rate Error	l line to signal host that the host processor did not answer a data flag within the time allowed after a request was made by the FDC.
	Formatter Ready	l line to signal host that the controller is not busy performing a previous com- mand. The formatter will become READY after comple- ting a sector read, write, or track seek command.

1.6.3 COMMAND

Sector

Command Strobe

Initialize 1 line to FDC to reset all drives to track zero. Function 2 lines to FDC Status of selected drive 00 01 Read 10 Write 11 Seek Drive Select 2 lines to FDC Drive #1 00 Drive #2 01 10 Drive #3 11 Drive #4 Track 7 lines to FDC to address

7 lines to FDC to address up to 77 tracks.

4 lines to FDC to address up to 16 sectors.

l line to FDC to store above command word.

1.7 ELECTRICAL INTERFACE SIGNAL PROPERTIES

All signals are TTL Compatible, low true.

High = 2.4 volts minimum Low = 0.4 volts maximum

Signal input load equals one TTL load, output signals are from open collector 7438 or equivalent with 680 ohms pull-up. These signals are with respect to the Computer I/O motherboard connector J5A and J5B.

Any desired signal conditioning, matching or level shifting can be provided for with a user designed Paddleboard Assembly Card which plugs into J3.

SECTION II

Controller Logic Description

2.1 INTRODUCTION

This section describes the disk controller cards and their major logic funtions. A detailed theory of operation will be found in the units Operation and Maintenance Manual.

2.2 THE DISK CONTROLLER

The disk controller consists of three basic logic cards and up to three option cards (see figure 2.1), plus a motherboard. The motherboard consists of eight connectors in two rows (A and B), arranged in six columns or slots. The numbering scheme (i.e., JlA thru J8) is used throughout the logic diagrams. Three of the six slots (J3A/B, J4A, and J5A/B) are used for the controller logic cards. Connectors JlA and JlB are used for the Disk Interface cable (drawing 036-00442), which routes the signal lines and power to the first two disk drives. Connectors JlC and JlD are used to route signal lines and power to the third and fourth drives when the Expansion Disk Interface is installed in connector J2. Connector J8 is used for the interface cable(s) to the computer interface card(s). J6 is used by the Status Panel. The disk controller can be divided into three major parts; the Computer I/O card the Disk Interface card, and disk formatter. The disk formatter logic is contained primarily on the Read/Write Logic card, with some of the logic on the other two cards in the controller.

Signal mnemonics appear in quotes in the following description of the controller, i.e., "SRDY" is the Selected Drive Ready signal in the Disk Interface card.

2.3 DISK INTERFACE CARD

The Disk Interface card in slot J3A/B (drawing 520-50103) contains the conditioning logic for the signals to and from the disk drives. It contains:

Track Zero "STRØØ" Multiplexer Write Protect "SWRP" Multiplexer Separated Clock "SCLK" Multiplexer Separated Data "SDT" Multiplexer Sector Equal "SEQL" Multiplexer Track Equal "TEQL" Multiplexer

READ/WRITE LOGIC EXPANSION DISK INTERFACE DISK INTERFACE COMPUTER I/O PADDLE BOARD JJA J4A J5A J2 38 JID JIB J5B JJB JIA JIC

J6, STATUS PANEL

NOTE: J1A and J1B are located at the top of the Disk Interface Card (520-50103); J1C and J1D are located at the top of the Expansion Box Interface Card (520-50102)

> Disk Controller Layout Figure 2.1

Sector Synchronization "SYNC" Multiplexer

File Unsafe "UNSF" Multiplexer

Ready "SRDY" Multiplexer

Track and Sector Address Counters

Track and Sector Addressing Comparators

Beginning of Sector Synchronization "SYNC" logic

Track Access and Step-In/Step-Out Signals "STPIn" and "STPOn"

Head Load "LHF" and Head Settle "50MSC" logic

Head Unload Revolution Counter "RLHF"

Drive Ready "RDYn" logic

Advance State "STAF" Flip Flop

The Three Clock Signals; 500 KHz Formatter Clock "FCLK"

250 KHz Data Strobe "WØCLK", and 250 KHz Write Clock "WCLK"

2.4 READ/WRITE LOGIC CARD

The Read/Write Logic card in slot J4A (drawing 520-50104) performs the majority of "disk formatting" functions; it handles the input and output data transfers between the computer and the disk via the Shift Register. The Shift Register performs the serial-to-parallel and parallel-to-serial conversions when reading and writing data.

The signal "ØCF" is the serial read data (SEP DATA) from the disk; "SHBØ" provides serial write data to the disk write data line "WDT" during write. Additional logic on this card includes:

The CRC Register

Bit and Word Counters for Controlling the Read/Write Sequencing

Formatter State Control "SCØØ", "SCØ1", "SCØ2", and "SCØ3" logic

Write Enable "WENF" logic

Read Enable "REDF" logic

Read and Write Sequencing to Provide Formatting by Controlling Data In/Out of the Shift Register

Data transfer request logic to the Computer I/O card

2.5 COMPUTER I/O CARD

The Computer I/O Card in slot J5A/B (drawing 520-50105) gates all signals to and from the computer interface card(s). "RB $\emptyset\emptyset$ -I" thru "R15-I" are the read data lines from the Shift Register via the Read Register. "WB $\emptyset\emptyset$ -I" are the read data lines from the Shift Register via the Read Register. "WB $\emptyset\emptyset$ -I" thru "WB15-I" are the write data lines to the Shift Register via the Write Register. "CB $\emptyset\emptyset$ -I" thru "CB15-I" are the command signals from the computer interface card(s). Command decode logic and disk controller status logic is included on this card.

2.6 EXPANSION DRIVE INTERFACE CARD

The Expansion Box Interface Card is an optional card used when the system is expanded to three or four drives. This card (drawing 520-50102) when installed in slot J2A contains logic to support the independent sector and track positioning of the drives, and some conditioning logic which is multiplexed with signals on the Disk Interface Card.

Track Zero "TRØØn" Write Protect "WRPn" Separate Clock "SCLKn" Sector Equal "SEQLn" Sector Synchronization "SYNCn" File Unsafe "UNSFn" Ready "RDYn" Track and Sector Address Counters Track and Sector Addressing Comparators Beginning of Sector Synchronization "SYNC" logic Track Access and Step-In/Step-Out Signals "STPIn" and "STPOn"

Drive Ready "RDYn" logic

2.7 STATUS PANEL CARD

The Status Panel card in slot J6 (drawing 520-50106) displays the status of the Disk System. The status displayed is of two types: drive related and system related. Drive related indications display status of the currently selected drive, while system related indications pertain to conditions of the disk controller. The Light Emitting Diodes (LED) used for the display are lit when the condition is TRUE, (both lights out under DRIVE indicate drive \emptyset is selected). Status which is drive related is:

Selected Drive "DADBØ1" and "DADB1" Drive Ready "SRDY" Write Protect "SDWPT" Track Zero "SDTØØ"

Status which is controller related is:

Read Mode, "READ" Write Mode, "WRIT" Track Address bits, "TADBØ" thru "TADB6" Sector Address bits, "SADBØ" thru "SADB3" Formatter Ready, "FNBSY" (not busy) Data Error, "DERR" Rate Error, "RERR"

Write Protect switches are also provided so that Drives \emptyset and 1 may be protected via the Status Panel.

2.8

DISK CONTROLLER INTERFACE LINES

The disk controller interface lines consist of sixteen read data lines, sixteen write data lines, a data strobe, sixteen command lines, a command strobe, an initialize (reset) line, and seven disk controller status lines. All interface lines are negative true (Øvdc is a logic "1"). Disk controller line receivers present one TTL/DTL load; line drivers are high-voltage, open-collector outputs (7416 or 7438). The signal mnemonics and descriptions are as follows:

- "RBØØ-I" thru "RB15-I": 16-bit output data word (read data) from the disk system. These lines stable prior to the data transfer request "XFREQ-I" status line going true.
- "XFREQ-I": data transfer request. This status line is set true each time the disk system is ready to transfer a word. In the Write mode, "XFREQ-I" is set true each time the disk system is ready to accept a word for recording on the disk. "XFREQ-I" is set false when the disk system receives the data transfer strobe "DSTRB-I" (when the requested word is sent to the disk system). In the READ mode, "XFREQ-I" is set true each time the disk system has a word available for transfer to the computer. "XFREQ-I" is set false when the disk system receives the data transfer strobe "DSTRB-I" (when the word

is transferred from the disk system to the computer). When in the Read or Write mode, the disk system must receive a data transfer strobe within sixty microseconds of the data transfer request, or the Rate Error "RERR-I" status line will be set true (see "RERR-I" description).

- "DSTRB-I": data transfer strobe. In the Write mode, "DSTRB-I" strobes the word on the write data lines into the disk system. In the Read mode, "DSTRB-I" informs the disk system that the word was accepted by the computer. In the Write mode, the leading edge of "DSTRB-I" (negative going) actually loads the input word into the disk system; the trailing edge (positive going) informs the disk controller that a word was transferred, thus satisfying the Rate Error logic. In the Read mode, only the trailing edge of "DSTRB-I" is used; this transition informs the disk controller that the word was accepted by the computer, thus satisfying the Rate Error logic. The optimum duration of "DSTRB-I" is between 500 nanoseconds and two microseconds.
- "CBØØ-I" thru "CBØ3-I": sector address command bits. These four bits define which of the sixteen sectors of a track is to be accessed; "CBØØ-I" is the least significant bit.
- "CBØ4-I" thru "CBlØ-I": track address command bits. These seven bits define which of the seventy-seventy (77) tracks of a disk is to be accessed; "CBØ4-I" is the least significant bit.
- "CBll-I" and "CBl2-I": disk drive address command bits. These two bits define which of the four (possible) drives is to be accessed. They are decoded as follows:

"CB12-I"	"CB11-I"		
ø	ø	Disk Drive #1	
ø	1	Disk Drive #2	
1	ø	Disk Drive #3	
1	1	Disk Drive #4	

"CB13-I" and "CB14-I": mode command bits. These two bits define which of the four actual commands are to be executed by the disk system. The modes are:

"CB14-I"	"CB13-I"	
Ø	ø	Select
ø	1	Read
1	ø	Write
1	1	Seek

<u>Select</u> - "CB13-I" and "CB14-I" at logic zero causes the disk system to select the drive defined by "CB11-I" and "CB12-I", and present the status of that drive on the status lines. The sector and track address command bits are ignored; no head motion occurs, nor are data transfer requests issued.

<u>Read</u> - "CB13-I" at logic one and "CB14-I" at logic zero causes the disk system to enter a read sequence, reading one sector (128 words) from disk and presenting these words to the computer. The head is first positioned to the track specified by the track address command bits; when the sector specified by the sector address command bits is under the head, data are recovered from this sector and presented on the read data lines one word at a time.

<u>Write</u> - "CB13-I" at logic zero and "CB14-I" at logic one causes the disk system to enter a write sequence, accepting one sector (128 words) from the write data lines and writing these words in a specified sector. The head is first positioned to the track specified by the sector address command bits; when the sector specified by the sector address command bits is under the head, data are requested from the computer and written in this sector. If data transfer requests are not honored (by a data transfer strobe), zeros are written.

<u>Seek</u> - "CB13-I" and "CB14-I" at logic one causes the disk system to select the drive defined by "CB11-I" and "CB12-I", and to commence track positioning. The head is positioned to the track specified by the track address command bits. No data transfer requests are issued. When the track specified is under the head, the system becomes ready to accept a new command, (not busy).

"CB15-I": initialize disk system. A logic one on this command line will cause the disk system to abort any command currently in process, retract the heads, move the heads to track zero, and enter the quiescent state (not busy).

- "CSTRB-I": command strobe. A pulse on this line causes the disk system to execute the command (at the specified address) defined on the above discussed command lines. The address portion of the command word is stored by the disk system on the leading edge (negative going) of "CSTRB-I"; the command is executed on the trailing edge (positive going) of "CSTRB-I". The optimum duration of "CSTRB-I" is 500 nanoseconds to two microseconds.
- "INTLZ-I": initialize disk system. A logic one on this line will cause the disk system to abort any command currently in progress, retract the heads move the heads to track zero, and enter the quiescent state (not busy). This line is indentical in operation as "CB15-I" above except it does not require a command strobe.
- "SDRDY+I": selected disk drive ready. A logic zero on this status line indicates that the selected disk drive has a cartridge installed and that the drive is up to speed.
- "FNBSY-I": disk formatter not busy. A logic one on this status line indicates that the disk controller (formatter) is not currently executing a read, write, or seek sequence.
- "SDTØØ-I: track zero. A logic one on this status line indicates that the head on the selected drive is positioned at track zero. When the formatter is busy, this status bit is masked off (always a logic zero when the formatter is busy).
- "SDWPT-I": write protected. A logic one on this status line indicates that the cartridge in the selected drive is write-protected, or that the Write Protect Switch for that drive (on the Status Panel) is in the PROTECT position. If a write command is issued when this bit is true, the track access portion of the write sequence will be accomplished, but no data will be written on disk. In the read mode, this status bit is masked off (always a logic zero when in the read mode).
- "DERR-I": data error. A logic one on this status line indicates that a "parity error" was detected by the disk system hardware in reading a sector; this results from the CRC read from disk not comparing with the CRC that was computed during the reading of the data portion of the sector. The "DERR-I" bit remains set until the disk system receives another command strobe. The "DERR-I" bit may also

be set if the system has not completed its read or write sequence by the beginning of the next sector time.

"RERR-I": rate error. A logic one on this status line indicates that a data transfer request was not acknowledged by a data transfer strobe within the allowable sixty microsecond window. The "RERR-I" bit remains set until the disk system receives another command strobe. Since the disk system is a block-synchronous device, once a read or write operation is initiated the computer must transfer data at the demand rate of the disk system; if this does not occur, the Rate Error status bit is set. The disk system utilizes an input and output word buffer; thus, the computer does have up to sixty microseconds to respond to a data transfer request. During write operations, data may be transferred to a specified sector, but the amount of data may be less than 128 words. In this case, the disk system will automatically fill the remaining portion of the sector with zeros. The "RERR-I" bit will be set, as will the "Rate Error" status light; however this may be a proper indication (software dependent).

SECTION III

Interface Signal Connections

3.1 INTRODUCTION

This section specifies the connector pins for interfacing signals from the host processor either directly through connector XJ8 on the motherboard or via the Paddleboard Assembly. Also included is the wiring diagram for signal connections of the Cable Assembly from the Disk Interface Card to the Disk Drive.

3.2 CONNECTOR ASSIGNMENTS

Refer to the Motherboard Schematic Diagram for direct connection through X58 of host interface signals. Refer to the Paddleboard Schematic for interface cable pin assignments.

3.3 INTERFACE SIGNAL TIMING


The disk controller has been designed to minimize difficult system timing considerations. All data lines are static levels which are at a steady state prior to issueing the Data Strobe or Data Flag. Likewise, all command lines should be at the desired level prior to the host processor issueing the Command Strobe. Status lines are dynamic level changes, subject to the respective disk operation. Only four signal lines bear special attention. These are the Data and Command Strobes, Data Flag and Formatter Ready.


Both strobe signals should be a pulse of 1 usec ± 0.5 usec. The controller responds to the negative going leading edge to load the data or command registers. Furthermore, the trailing edge (positive going) of the Command Strobe signals the controller to execute the command. The negative going leading edge of the Data Flag and Formatter Ready lines may be used to signal the host processor that the last data or command has been executed.

Figures 3.1 depicts the typical read or write function timing sequence. Table 3.1 indicates the relative timing and associated action.

READ/WRITE

Controller Timing





Timing Table 3.1

FROM	TO	TIME	ACTION
A	B	100nsec	Allows for command lines to settle.
В	B+	lusec ±0.5usec	Duration of Command Strobe Pulse.
B+	B++	20nsec	Formatter Ready will go false.
A	С	lmsec (min)	First data request. Time will vary dependent on access time to correct track and sector.
С	D	64usec (max)	Data strobe sent to Controller. Data must be given within 64msec.
Е	F	64usec (max)	128 words will be requested. Each data flag must be answered within 64msec or Rate Error will be set and the Controller will auto- matically zero fill the remaining portion of the sector.
В	С	10msec	When the sector write has been completed, the Formatter Ready line will set true, ready to accept the next command.

NOTE: Timing signals are not critical except for answering a data request. With proper signal line conditioning, strobe pulse width may be varied considerably. Contact the factory for any special considerations.

4.1 INTRODUCTION

This section contains information on unpacking, inspection, installation, and operational checks.

4.2 UNPACKING AND INSPECTION

If the shipping carton is damaged on arrival, ask that the carrier's agent be present when the unit is unpacked. Carefully unpack the unit and inspect it for damages (scratches, dents, etc.). If the unit is damaged or fails to meet the operational checkout, in the "Operational Check Section", notify the carrier and the nearest Dicom representative immediately. Retain the shipping carton and padding material for carrier's inspection.

4.3 CONTROLS AND CONNECTORS (REAR)

a. AC line voltage SELECTOR jumper. Selects power transformer primary winding for operation either on 115 Vac or 230 Vac. For 230 Vac operation the jumper on the transformer must be changed. See Power Supply Schematic. For 50Hz operation, the drive pully on the drive must be installed. See instructions in Appendix under Pertec Maintenance Manual.

b. LINE connector. Accepts the power cord to provide AC power to unit.

c. Fuse F1. Protects the unit from power overloads. Use 6.25 -ampere, slow blow fuse for 115 Vac: 3 -ampere, slow blow fuse for 230 Vac.

d. 115 Vac Line Output. Supplies power to Expansion Box drives when this option installed.

NOTE: The 115 Vac Output Connector should only be used for Expansion Box AC power.

4-4 CONNECTORS (REAR) EXPANSION BOX

AC LINE Connector. Accepts the power cord for 115 Vac operation which is supplied by the 422 mainframe.

This power is supplied by the 422 mainframe power supply secondary winding.

4-5 INPUT/OUTPUT CONNECTIONS - 422

Input and output signals are routed through the Computer Interface Cable Paddleboard (drawing 520-50108). Provisions have been made to allow use of flat cables or bundled cables. When the cables are installed, they are routed through the connector clamp assembly at the rear of the unit which provides for clamping the cables. When the Expansion Box is installed, the interface cables interconnecting the Expansion Box to the 422 main frame are also routed through the cable assembly.

Unless the unit is supplied complete with interface to a specified computer, cables to the interface are not provided. 4-6 INPUT/OUTPUT CABLES-EXPANSION BOX

When the Expansion Box option is installed, cables are supplied attached to the Expansion Box. One cable if a single drive; two cables if a dual drive option is installed.

The cables are connected to the 422 mainframe as follows: a. Set the Power ON/OFF switch to OFF, and unplug the AC. b. Open the 422 mainframe by removing the top cover. c. Disconnect the rear cable clamp assembly on the 422 mainframe. Route the flat cables from the Expansion Box through the slotted assembly, then re-install assembly. Connect the cables to the connectors provided at the top of the Expansion Box Interface card installed in J2.

If the 422 is being expanded in the field, install the Expansion Box Interface card (520-50102) into J2. The interface cable for drive three should be connected to JI-C, the connector toward the front of the card. The second cable connects to JI-D, the connector toward the top rear of the card.

d. Replace the cover on the 422 and plug in the AC power.4-7 JUMPER STRAP OPTIONS

The 422 utilizes jumper straps which depend on the number of drives installed in the system. These straps are installed on the Disk Interface Card and if installed, the Expansion Box Interface Card. These straps should be verified for proper installation whenever drives are added or removed from the system. They are:

CONFIGURATION	CARD	INSTALLATION
Single Drive	Disk Interface	Jumper El to E2 located near Ul Jumper E7 to E8 Jumper E9 to El0 located near U3
Dual Drive	Disk Interface	Remove El to E2
Three Drive	Disk Interface	Remove El to E2 Remove E7 to E8
	Expansion Box Interface	Jumper El to E2 located at upper middle of card
Four Drive	Disk Interface and Expansion Box Interface	Remove all jumpers

4-8 INITIAL TURN-ON

If the Dicom 422 is provided as part of a system including interface to a specified computer, refer to the System Operating and Software Manual; if an operational checkout is to be performed, the checkout procedure will be specified in that manual. Otherwise proceed as follows:

a. With no interface cable installed, apply power.

b. The front status panel should indicate the following:

Drive Ø selected; both UNIT lights off. Neither Read nor Write Mode lights on Track Address Zero; all lights off Sector Address Zero; all lights off Selected Drive <u>Not</u> Ready (No Diskette Loaded) Formatter Ready lit. Track Zero lit.

4-9 OPERATIONAL CHECK

After the initial turn-on, the unit is ready to begin operational test. Before installation and integration of a specific interface, a few additional checks may be made as follows:

a. Install a Diskette into Drive \emptyset .

b. The "Drive Ready" light should turn on.

c. Place the "WRITE PROTECT" switch in the "PROTECT" position.

d. The "WRITE PROTECT" light should turn on.

The unit is now ready for interface integration. Refer to the Disk Controller Interface Lines (section 1-8) for interface line definitions, or to the Software Manual if the unit was supplied with an interface.

V OPERATING INSTRUCTIONS

5-1 INTRODUCTION

The basic Dicom 422 Floppy Disk System consists of a mainframe assembly housing a card cage, power supply, control panel, and one, two or three drives. The system may be expanded to four drives by use of an Expansion Box option. The system functions as a mass storage device through cables which supply command and data information. There are no controls on the unit except for "WRITE PROTECT" switches for write protecting the Diskettes in Drives Ø and 1. The system displays to the operator the current status of the system through a front Status Panel.

5-2 STATUS PANEL

The Status Panel displays the current operation of the system. Refer to section 1-7 for a description of each indicator.

When power is first applied to the system, all drives are reset to track zero, and the Read, Write, Data Error, Rate Error, Track Address, Sector Address, and Unit indicators should turn off.

The Formatter Ready and Track Zero indicators should turn on. If a Diskette is installed in Drive \emptyset , the "Drive Ready" light should come on. If the Diskette is write protected with a "Write Protect" tab, then the "WRITE PROTECT" indicator should turn on.

During operation, the Status Panel will display the current drive selected, the mode of operation if reading or writing, the last track and sector address issued to the selected drive, and the status of the selected drive and of the controller.

If an error is made during operation, the following status lights will indicate the error or the correct operation:

INDICATOR

STATUS

DRIVE READY

FMTR READY

DATA ERROR

WRITE PROTECT

RATE ERROR

Selected drive has a Diskette installed and drive is ready.

Formatter is ready to accept a new command.

An error was made while reading the addressed data; the CRC was incorrect or a new sector was encountered while the system was still in the Read or Write Mode.

The selected drive is write protected.

The system was not serviced by the host computer within the proper time of a data transfer request. When in the Write Mode, if the system does not receive data after Write Mode has been commenced, the addressed sector will have zeros written into it starting with the first data request which was not answered.

Note: This zero fill capability allows smaller amounts of data to be transferred to a sector then the required 128 words, while still generating the proper CRC check.

The selected drive is positioned to track zero, and the system is not busy.

TRACK ZERO

5-3 WRITE PROTECT SWITCHES

The Status Panel has two "WRITE PROTECT" switches which allow the operator to write protect the Diskettes installed in drives \emptyset or 1. If the Diskette has a "WRITE PROTECT" tab on the Diskette, then the Diskette will be protected regardless of the switch position. However, if the Diskette is not protected, then placing the associated switch in the "PROTECT" position will inhibit the system from writting on the protected drive, and will turn on the "WRITE PROTECT" indicator when the associated drive is selected.

During a Read operation, the "WRITE PROTECT" indicator will be turned off by the system.

VI PRINCIPLES OF OPERATION

6-1 INTRODUCTION

This section discusses the basic principles of operation of the Dicom 422 Floppy Disk System.


6-2 DISK INTERFACE

The Disk Interface logic on card 3A/B is shown on logic drawing 520-50103 in the appendicies. There are thirteen signal lines required to exchange data, control, and status information between the controller and each of the four possible disk drives. A detailed description of these lines is contained in an appendix of this manual. Briefly, these lines are:

STEP IN	Move head towards center of disk
STEP OUT	Move head towards circumference of disk
LOAD HEAD	Engages R/W head with disk media
FILE UNSAFE RESET	Reset for disk drive control logic
WRITE ENABLE	Enables writing of data
SECTOR	Indicates sector location on disk
INDEX	Indicates index location on disk
TRACK ØØ	Indicates when head is positioned on track $\emptyset \emptyset$
FILE UNSAFE	Indicates disk drive malfunction
WRITE PROTECT	Indicates disk is write protected
SEP DATA	Read data from disk drive
SEP CLOCK	Read clock from disk drive
WRITE DATA	Write data and clock to disk drive

Conceptually, all of the above lines are controlled in the same manner. However, because of differing requirements for WRITE DATA and WRITE ENABLE, this control is implemented differently.

The above signal lines must be multiplexed by the controller to allow for the selection of one of the four possible disk drives which can be used during a read or write operation. The multiplexers are controlled by the disk drive address supplied as part of the disk address. A typical configuration is shown below for the Separate Data lines.



The Selected Drive Ready signal is derived from the sector pulses from each drive. The READY DELAY for each drive times out at a predetermined time; if a sector pulse is not received from each drive within this time period, the drive is not ready. If no cartridge is installed, or if the cartridge is not up to speed, the READY DELAY will time out.


The STEP IN, STEP OUT, and LOAD HEAD signals are used to control track positioning and loading of the read/write heads. Since the heads on all disk drives move independently, the STEP IN and STEP OUT signal lines are controlled on an individual basis. However, the LOAD HEAD signal is presented to all disk drives simultaneously. During State \emptyset (power up) the heads are retracted to the home position (track zero)simultaneously, but the heads are not loaded. During normal sequences, a single control circuit is used to generate the head step and settling time, which is directed to the selected drive.

As STEP IN and STEP OUT signals are sent to the disk drives to increment the track positioning motor, the Track Counter for that drive is incremented or decremented to record track location. During a read/write sequence this counter is compared to the track address portion of the Disk Address Register. When an address comparison is achieved (Track Equal "TEQL" goes true), the formatter enters the actual read/write state; this occurs when the ADVANCE STATE Flip Flop is set.

When the first read/write command is issued after power up, the heads are not loaded. When the track access portion of the read/write sequence is accomplished ("TEQL" is true), the heads are loaded and the HEAD SETTLE delay is initiated. When this delay times out, the ADVANCE STATE Flip Flop is set and the actual read/write state is entered. The heads will remain loaded after the read/write sequence is completed; if another read/write sequence is not initiated within 800 milliseconds (five revolutions of the disk), the heads will be unloaded.

The SECTOR and INDEX signals are derived from the thirty-two sector marks and the index mark which result from a single revolution of the disk cartridge. These marks, which are derived from the sensing holes located on the circumference of the cartridge, provide for disk sector addressing.

Each disk drive uses separate and independent sector addressing circuits. The sector marks from the disk drive are counted and compared to the sector address portion of the Disk Address Register. The equal output of the Sector Comparator is then multiplexed with the other sector addressing circuits so that the formatter can select the proper addressing logic according to the drive select portion of the Disk Address Register.



The "SYNC" logic is used to define (to the disk formatter) the actual beginning of a sector.

. .

6-4

6-3 COMPUTER I/O

The Computer I/O logic on card 5A/B is shown on logic drawing 520-50105 in the appendicies. Two separate "channels" in the disk controller are used to exchange data, status, and command information with the computer. The command and status lines are handled in one channel, and the input data and output data lines in the other channel.

Two data I/O buffer registers, the WRITE REGISTER and the READ REGISTER, are implemented on the READ/WRITE LOGIC card. Data are steered to/from these registers via the data channel of the Computer I/O card. During a write operation, the "WBnn-I" lines are steered to the WRITE REGISTER; during a read operation, the READ REGISTER outputs are gated onto the "RBnn-I" lines.

A DISK ADDRESS REGISTER is implemented on the Computer I/O card; the disk address bits are loaded into this register by the control channel of the Computer I/O card. The DISK ADDRESS REGISTER is actually loaded on the leading edge of the command strobe "CSTRB-I".

Command decode logic and the mode Flip Flops are contained on this card. On the trailing edge of the command strobe "CSTRB-I" the appropriate mode Flip Flops are set along with the FORMATTER BUSY Flip Flop; the setting of this busy Flip Flop actually initiates the track accessing, and subsequently the entering of the read/write sequence. "CSTRB-I" also causes the RATE ERROR Flip Flop of this card and the DATA ERROR Flip Flop of the READ/ WRITE LOGIC card to be reset (if they were set by the previous operation).

The Computer I/O card generates the data transfer request "XFREQ-I" as a result of the read data transfer request "RST" or write data transfer request "WDR" being sent from the Read/ Write Logic card.

"FNBSY-I": The "FNBSY-I" FORMATTER BUSY FLIP FLOP is contained on the Computer I/O Card. This FLIP FLOP is set by "CSTRB-I" for each new command, and is cleared by the completion of the commanded sequence.

The Computer I/O card also contains the rate error "RERR-I" logic. The RATE ERROR Flip Flop is set if a data transfer strobe "DSTRB-I" is not received in response to each data transfer request "XFREQ-I".

The four remaining status lines (DERR-I, SDRDY+I", "SDT $\emptyset \emptyset$ -I" and "SDWPT-I") are gated by the control channel, but are generated on the Disk Interface card or the Read/Write Logic card.

6-4 READ/WRITE LOGIC

As previously discussed, when a read/write command is received the FORMATTER BUSY Flip Flop is set, and the track access portion of the sequence is initiated. When the access is completed ("TEQL" goes true) and the heads have settled out ("50MSC" goes false), the ADVANCE STATE Flip Flop "STAF" is set; it is the generation of "STAF" which causes the formatter to enter the actual read/ write state ("SCØ3" or "SCØ2").

The two STATE COUNT Flip Flops on the Read/Write Logic card (520-50104) provide for four states of the formatter:

"SCØØ"; power-up and reset.

"SCØ1"; idle/track access/seek.

"SCØ2"; write.

"SCØ3"; read.


Upon completion of a read/write sequence, the formatter reverts to the idle state "SCØl". This is accomplished by "END" going true; "END" is generated as a result of End-Read "ENDR", End-Write "ENDW", or "ABORT" going true.

6-4-1 FORMAT OF A SECTOR

Although there are thirty-two physical sector marks on a disk, these are divided by two on the Disk Interface card, and a sector of data is written on two physical sectors. A sector consists of fifteen Guard Zero words (240 bits), one 16-bit ID (synchronization) word, 128 16-bit Data words, a 16-bit CRC word, and the remainder of the sector is filled with zeros.

The function of Guard Zero words is to allow for the physical displacement between the read and write gaps on the head. At "SYNC" time in the write mode the write gap begins writing the Guard Zeros; however, at "SYNC" time in the read mode the read gap is already thru part of the Guard Zero portion of the sector.

The function of the ID word is to define (synchronize) to the read logic the beginning of valid data. The CRC word serves to perform a hardware parity check, thus verifying that the data portion of the sector was recovered correctly.



6-4-2 WRITE SEQUENCE

When "STAF" goes true, if the WRITE MODE Flip Flop is set the write state "SCØ2" is entered. This causes the WRITE ENABLE Flip Flop to set as soon as "SEQL" and "SYNC" go true. At this point (time "Tl") the WRITE ID & DATA and the ENABLE CRC Flip Flops are reset, but the "WENn" line to the disk on the Disk Interface card has turned on the write current. Since the SHIFT

REG is cleared (by "ROW") "SHBØ" is zero; thus, only clock (zeros) will be sent to the disk via the "WDTn" line until "TAF" goes true.

When the R/W WORD COUNTER counts fifteen words, time "T2" is entered; this forces data bits 15 and 14 to true and the ID word is loaded into the SHIFT REG, along with the WRITE ID & DATA Flip Flop being set. Now the ID word (along with clock) is sent to the disk on "WDTn". When "TAF" went true the WRITE TRANSFER REQUEST Flip Flop "WDE" was also set; when the computer responds with a word, "WST" is generated, loading the word into the WRITE REG.

The next significant event is the WRITE BIT COUNTER counting sixteen bits having been sent to the disk; this is the beginning of time "T3". The contents of the WRITE REG are transferred to the SHIFT REG by "LOAD", and this data word is shifted to the disk. Another "WDE" is generated, and the computer responds with another word. When the WRITE BIT COUNTER has determined that the previous word has been shifted out, the next word is loaded into the SHIFT REG, and sent to the disk. This sequence continues until 144 words (fifteen Guard Zero words, the ID word, plus the 128 data words) have been sent to the disk.

When "WCl44" goes true, time "T4" is entered. At this point the computed CRC contained in the CRC SHIFT REG is shifted to the disk. The next time the WRITE BIT COUNTER reaches a count of sixteen, End-Write "ENDW" is generated. This clears the WRITE ENABLE Flip Flop, returns the formatter to the idle state ("SC \emptyset l"), and clears the WRITE MODE and FORMATTER BUSY Flip Flops on the Computer I/O.

6-4-3 READ SEQUENCE

When "STAF" goes true, if the READ MODE Flip Flop is set, the read state "SCØ3" is entered. This causes the READ ENABLE Flip Flop to set as soon as "SEQL" and "SYNC" go true. At this point, the read gap on the head is in the Guard Zero portion of the sector; the SERIAL DATA Flip Flop is thus supplying zeros to the SHIFT REG on the "OCF" line. The first ones seen will be those in the ID (synchronization) word.

The first time both "SHB14" and "SHB15" are true the ID WORD READ Flip Flop is set. Serial data continues to be supplied to the SHIFT REG, and is also routed to the CRC SHIFT REG at this time to commence the CRC computation. When "RTAF" went true, this caused the READ BIT COUNTER to start counting; when it reaches a count of sixteen, this indicates that the first data word has been recovered from disk and is in the SHIFT REG.

At this point the VALID READ DATA Flip Flop is set, the word is transferred to the READ REG, and a data transfer request is sent to the computer via the "RST" line.

Before the next word is completely assembled in the SHIFT REG, the computer will have accepted the word in the READ REG (if not, Rate Error will be set - see "RERR-I" description, page 1-11). When the READ BIT COUNTER again reaches a count of sixteen, the word will be transferred from the SHIFT REG to the READ REG, and another data transfer request is generated via "RST". This sequence continues until the R/W WORD COUNTER has reached a count of 128 ("WBC7" goes true).

At this point the 128 data words have been transferred, and the END OF DATA Flip Flop is set; now the CRC will be verified. When the eighth bit of the CRC word has been shifted into the CRC SHIFT REG (the "RBC3" signal from the READ BIT COUNTER goes true), "PTMP" is generated. If the computed CRC and the CRC read do not verify, the DATA ERROR Flip Flop is set by "PERL"; this informs the computer that an error was detected by the disk system while reading the sector.

The "PTM" signal also generates End-Read "ENDR". This resets the READ ENABLE Flip Flop, and also resets the FORMATTER BUSY Flip Flop on the Computer I/O card.

6-5 Expansion Box Interface

The Expansion Box Interface logic on Card J2 is shown on logic drawing 520-50102 in the appendicies. This card supports the individual lines required for the third and fourth drives; these lines are:

> STEP IN STEP OUT LOAD HEAD FILE UNSAFE RESET WRITE ENABLE SECTOR INDEX TRACK ØØ FILE UNSAFE WRITE PROTECT SEP DATA SEP CLOCK WRITE DATA

The above lines are controlled and multiplexed similar to the manner as described in the Disk Interface section. The cable, which connects the drive in the Expansion Box,(through the JI C/D connector on the Expansion Box Interface)carries the same signal and power lines as the cables used on the Disk Interface Card.

VII MAINTENANCE

7-1 INTRODUCTION

This section contains maintenance and service information for the Dicom 422 Floppy Disk System. This includes recommended calibration and periodic test procedures, as well as periodic maintenance procedures.

7-2 POWER SUPPLY

The power supply module has been designed such that there are no adjustments required. However, the supply voltages should be checked at six month intervals to verify their correct output values: these are:

+5VDC	±0.2V		
+24VDC	(unregulated)	-2.0VDC,	+4.0VDC
-12VDC	1.0VDC	-4.0VDC	

7-3 DISK DRIVES

Refer to the sections in the Appendicies for periodic test and maintenance procedures. Dicom stronly recommends that for long, reliable life these procedures be followed at the specified time intervals. Further, to assure optimum performance the following performance and wear checks be performed at three to six months intervals.

7-3-1 DRIVE PRESSURE PAD

The pressure pad should be visually inspected at regular intervals, based on the number of hours that the pressure pad is in contact with the disk. Dicom recommends that every six months or 100 hrs. of head loaded operation, the pressure pad should be checked. Refer to the Flexible Disk File Maintenance Manual.

The pressure pad should be centered on it's mounting holder and should still have a felt touch. If off center or appears to be polished, the pad should be removed by pulling it off, and a new pad applied with its adhesive backing. These pads are available directly from the drive manufacturer.

7-3-2 DRIVE HEAD/WRITE HEAD

The Read/Write Head should be visually inspected while examining the pressure pad. Any excessive build up of oxide should be cleaned using a cleaning solution. Dicom recommends that the user performs the Head Read/Write Check, every six months or 1,000 hrs., which ever occurs first.

7-3-3 DRIVE BELT

Dicom recommends that the belt be wiped down with a cleaning solvent such as ISOPROPYL ALCOHOL every six months. When installing the belt after cleaning, turning the belt inside out, will yield more even wear. Cleaning the belt is recommended to clean off any dust particles that may be adhering to the belt, thus causing the belt to slip under insertion loads of a diskette.

7-4 DISK CONTROLLER

The 422 Disk Controller has been carefully designed to eliminate any required adjustments. However, due to component value changes there are a few timing circuits which should be checked at six month intervals to assure continous reliable system operation. These circuits, located on the Disk Interface logic card (520-50103), are:

SIGNAL	NAME	LOCATION TIME AND TOLERANCE
STEP PULSE	1MSC*	U27-pin4 Ref Imsec5msec, +1.0msec
STEP DELAY	1ØMSC*	U27-pinl2 10.5msec ±0.5msec +5.0msec
HEAD SETTLE	5ØMSC*	U49-pin4 (1000) 50msec -10.0msec,+20.0msec
RDY1 DELAY RDY2 DELAY	ROS1 ROS2	U48-6's) Yellow 7.5msec ±2.0msec U48-14:3) crams27.5msec ±2.0msec

* NOTE: TO TEST "RDYn" DELAY, a Diskette must be installed so that sector timing pulses will be generated. The signal at pins 6 and 14 will be of the capacitor discharge cycle, which will retrigger at 5msec intervals. Since the circuit is always being retriggered before it times out, the output of U48 pins 5 and 13 respectively will always be positive if a diskette is installed, and low if a diskette is removed, or not rotating. To verify the timers, disconnect AC power to the drive in question and rotate it slowly by hand.

These same equivalent circuits are located on the Expansion Box Interface card if an Expansion Box is installed.

7-5 DISK DRIVE P-ADAPTOR (520-50113)

The Disk Drive P-Adaptor is designed to facilitate the use of the Pertec Disk Drive with the Disk Controller. The adapter performs the separation of data and clock pulses, as well as index and sector pulses. There are three primary timing circuits on the Adaptor card which is mounted to the rear connector of each drive.

Two of the timing circuits use fix timing components, while one circuit, the separate data/clock, requires adjustment of a variable re sistor.

The following procedure should be used to verify and adjust these circuits.

7-5-1 INDEX AND SECTOR PULSE WIDTH

(a) Install a hard sectored diskette.

(b) With the door closed, and diskette rotating verify that the pulse at U-ll pin #6 is 460 usec ± 100 usec $\neg 4/2$ Index/Sector Pulse Width (Ull - pin 6)

→ 460 ±100 usec

7-5-2 INDEX TIME OUT

(a) With the diskette rotating as per 5-5-1, verify the delay time between sector pulses which allows the index timer to time out.

(b) Verify that the pulse width at U9 - pin 4 is 3.9msec ±.5msec
 Index - Time Out (U9 - pin #4)

→ 4-3.9 ±.5msec

7-5-3 CLOCK/DATA SEPARATOR

- (a) With a previously written diskette installed as per 5-5-1, monitor U9 - pin 12.
- (b) Adjust the variable resistor located adjacent to U9 for a pulse width of 2.85 ±.15 usec
 Clock/Data Separator (U9 pin 12)

→ 2.85 ±.15 usec

7-6 LOGIC DIAGRAM CONVENTIONS

As an example of the conventions used in the logic diagrams, consider the following excerpt from the COMPUTER I/O Card, drawing 520-50105, sheet 2 of 3, zone A4.

The circle indicates a connection to the Motherboard Connector. The designation in front of the circle indicates were the signal is coming from. An S in front of the designator indicates that it is the source of the signal. The designator(s) to the right of the circle on output, indicate to which connector(s) the signal is sent.

The rectangular boxes indicate a connection somewhere else on this card, but the connection is shown at another place or sheet of this logic diagram. The coordinates inside the box define the sheet and zone. In this case, "BUSY*" originates on sheet 2, zones A2, A3, and B4.

The 2-NAND gate shown is located at U29 on the card. The gate is a 7438 type with input pins 12 and 13, and output on pin 11. The output signal $SDT\emptyset\emptyset$ -I exits the card at connector J5A pin R, which has mother board connections to J6-33, J7A-R, and J8-14. The signal is also connected to U25 pin 15 on the card. U25 is a resistor pack which is a 680-ohm pull-up; it is contained in a 16-pin DIP pack.

54/74 Family SSI Circuits MSI/LSI Circuits

ACTIVE COMPONENTS, MODEL 422 FDS CONTROLLER (with one or two drives implemented)


ITEM	DICOM Part No.	ОТҮ	DESCRIPTION
<u></u>		A.C.	
7400	100-02428	7	Quad 2-NAND
7402	100-02430	2	Quad 2-NOR
7404	100-02431	12	Hex Inverter
7408	100-02433	16	Quad 2-AND
7410	100-02435	3	Triple 3-NAND
7411	100-02846	2	Triple 3-AND
	100-02790	4	Hex Inverter, Open Collector
7417	100-02891	2	Hex Buffer, Open Collector
7420	100-02436	1	Dual 4-NAND
7425	100-02849	1	Dual 4-NOR
7432	100-02836	6	Quad 2-OR
7433	100-02909	1	Quad 2-NOR
7438	100-02851	17	
7474	100-02440	9	Dual D-Type Flip-Flop
7476	100-02443	1	Dual J-K Flip-Flop
7485	100-02853	10	4-bit Magnitude Comparator
	100-02442		
	100-02847		▲
	100-02848		
	100-02860		
	100-02461	- 4	Dual One-Shots
	100-02861	6	Dual 4-to-l Multiplexer
	100-02854	1	
	100-02855	2	8-bit Parallel/Serial Shift Register
	100-02857	6	
	100-02858	2	Quad D-Type Flip-Flop
	100-02859	10	4-bit Up/Down Counter
74199		2	Broadside-load 8-bit Shift Register
1N4005	112-02382	5	Diode
	115-02413	1	SCR
	165 -02 684	15	LED (Red; HP-5082-4850)
	165-02878	3	LED (Green; HP-5082-4984)
	165-02879	3	LED (Yellow; HP-5082-4550

A-2

00

QUADRUPLE 2-INPUT POSITIVE-NAND GATES


positive logic: Y = AB



02 QUADRUPLE 2-INPUT

POSITIVE-NOR GATES

positive logic: $Y = \overline{A+B}$



SN5402/SN7402(J, N)

04 HEX INVERTERS


positive logic: $Y = \overline{A}$

SN5404/SN7404(J, N)

6A 6<u>7</u>

80 QUADRUPLE 2-INPUT POSITIVE-AND GATES


positive logic: Y = AB



10


TRIPLE 3-INPUT POSITIVE-NAND GATES

positive logic: Y = ABC



11 TRIPLE 3-INPUT POSITIVE-AND GATES


positive logic: Y = ABC



16

HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTCR HIGH-VOLTAGE OUTPUTS

positive logic: $Y = \overline{A}$




SN5416/SN7416(J, N, W)


17

HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

positive logic: Y = A



SN5417/SN7417(J, N, W)



H = high level (steady state), L = low level (steady state), A = irrelevant

A = high-level pulse; data inputs should be held constant while clock is high; data is transferred to output on the falling edge of the pulse.
 f = transition from low to high level, 4 = transition from high to low level

 Ω_0 = the level of Ω before the indicated input conditions were established.

TOGGLE: Each output changes to the complement of its previous level on each active transition (pulse) of the clock.

*This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

76

н

н

DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR

	FUN	'76, 'H7		BLE		
	INP	PUTS			OUT	PUTS
PRESET	CLEAR	CLOCK	J	к	٩	ā
L	н	x	х	x	н	L,
н	L	Χ.	x	х	L	H
[L	L	x	x	x	[н•	н•
н	н	л	ι	L	00	ā0
н	н	л	н	L	н	L

л


л н

ι н | ι

н


н


TOGGLE



SN5476/SN7476(J, N, W)

SN7485 4-BIT MAGNITUDE COMPARATORS





description

These four-bit magnitude comparators perform comparison of straight binary and straight BCD (8-4-2-1) codes. Three fully decoded decisions about two 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The A > B, A < B, and A = B outputs of a stage handling less-significant bits are connected to the corresponding A > B, A < B, and A = B inputs of the next stage handling more-significant bits. The stage handling the least-significant bits must have a high-level voltage applied to the A = B input and additionally for the 'L85, low-level voltages applied to the A > B and A < B inputs. The cascading paths of the '85 and '855 are implemented with only a two-gate-level delay to reduce overall comparison times for long words. An alternate method of cascading which further reduces the comparison time is shown in the typical application data.

			FUNC	HON I	ABLES				
		ARING UTS		C/	SCADIN	_	C	OUTPÚT	s
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < 8	A = 8	A > 8	A < B	A = B
A3 > B3	x	X	x	x	x	x	н	L	L
A3 < B3	×	x	x	x	x	х	L	н	L
A3 = B3	A2 > B2	X .	x	x	x	х	н	L	L
A3 = 83	A2 < B2	x	x	х	x	x	L	н	L
A3 = B2	A2 = B2	A1 > B1	x	x	x	×	н	L	L.
A3 = 83	A2 = 82	A1 < B1	×	x	x	х	L	н	L
A3 = B3	A2 = B2	A1 = B1	A0 > B0	x	x	x	н	L	Ľ
A3 = B3	A2 = B2	A1 = B1	A0 < B0	x	x	x	L	н	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	Н -	L,	L	н	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	н	L	L	н	L
A3 = B3	A2 = B2	A1 = B1	A0 = 80	L	L .	н	L	L	н
	•	-		'85, 'S85					
A3 = B3	A2 = B2	A1 = B1	A0 = B0	x	×	н	L	L	н
A3 = B3	A2 = B2	A1 = 81	A0 ≈ B0	н	н	L	L	L	L.


FUNCTION TABLES

SN7486 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

A3 = B3 A2 = B2


A1 = B1 A0 = B0

	FUN	NCTIC	ON TABLE	
	INP	UTS	OUTPUT	
	A	В	Y	
	L	Ľ	L	
	L	н	∙н	
	н	L	н	
	н	н	L	
н	= hig	h leve	I, L = low le	vel



н

	FUNCTION TABLE								
	INPUTS			OUT	PUTS				
CLEAR	CLOCK	L	ĸ	٩	ā				
L	x	X	X	L	н				
н	л	L	L	Q 0	ā0				
. н	л.	н	L	н	L				
н.	л	Ľ	н	L	н				
н	<u> </u>	н	н	TOG	GLE				




SN54107/SN74107(J, N)

123

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH CLEAR

FUNCTION TABLE									
INPUTS OUTPUTS									
CLEAR	CLEAR A B Q Q								
L	X	X	L	н					
x	н	х	L	н					
x	X	L	L	н					
н	L	t	л	ប					
н	1	н	л	ប					
t	t L H J V								




SN54123/SN74123(J, N, W)


H = high level (steady state), L = low level (steady state), † = transition from low to high level, ↓ = transition from high to low H = high level (steady state), L = low level (steady state), T = transition from low to high level, t = transition from low to high level (steady state)

SN74153 DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

description

Each of these monolithic, data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs are provided for each of the two four-line sections.





		f	UNCT	ION T	ABLE		
	ECT UTS	1	DATA	INPUT	STROBE	OUTPUT	
B	A	CO	C1	C2	C3	G	Y
x	x	X	х	X	X	н	L
L	L	L	- X	• X [*]	. X	L	L L
L	L	н	X	x	х	· L	н
L	н	X	L	x	x	L) L
L	н	X	· H	x	х	- L	н
н	L	X	х	L	х	L	L
н	L	x	х	н	·X	L	н
н	н	X	X	х	L	L	L
, H	н	X	х	x	н	L	н

Select inputs A and B are common to both sections. H = high level, L = low level, X = irrelevant

SN54162 SYNCHRONOUS 4-BIT COUNTER

OUTPUTS ENABLE LOAD OB Q Q, ۷cc 10 16 15 14 13 12 11 9)UTPUT CLEAR LOAD ENABL 2 1 1 1 6 CLEAR <u>....</u> DATA INPUTS positive logic: see description

description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting schemes. The '160 and '162 are decade counters and the '161 and '163 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four J-K master-slave flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. Low-to-high transitions at the load input should be avoided when the clock is low if the enable inputs are high at or before the transition. The clear function for the '160 and '161 is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of the clock, load, or enable inputs. The clear function for the '162 and '163 is synchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to 0000 (LLLL).


The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the carry output. The carry output thus enabled will produce a positive output pulse with a duration approximately equal to the positive portion of the Q_A output. This positive overflow carry pulse can be used to enable successive cascaded stages. High-to-low-level transitions at the enable P or T inputs should occur only when the clock input is high.

SN54160, SN74160 SYNCHRONOUS DECADE COUNTERS

SN54163, SN74163 SYNCHRONOUS BINARY COUNTERS

SN54162, SN74162 synchronous decade counters are similar; however the clear is synchronous as shown for the SN54163, SN74163 binary counters at right.

SN54161, SN74161 synchronous binary counters are similar; however, the clear is asynchronous as shown for the SN54160, SN74160 decade counters at left.




SN74162 SYNCHRONOUS DECADE COUNTERS

typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Clear outputs to zero.
- 2. Preset to BCD seven.
- 3. Count to eight, nine, zero, one, two, and three.
- 4. Inhibit



SN74164 **8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS**


These 8-bit shift registers feature gated serial inputs and an asynchronous clear. The gated serial inputs (A

and B) permit complete control over incoming data as

a low at either (or both) input(s) inhibits entry of the

new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the

other input which will then determine the state of the




first flip-flop. Data at the serial inputs may be changed while the clock is high, but only information meeting the setup requirements will be entered. Clocking occurs on the low-to-high-level transition of the clock input.

		OUTPU	ITS			
CLEAR	CLOCK	A	В	QA	QB	QH
L	х	X	х	L	L	L
H	L	×	х	Q _{A0}	Q _{B0}	QH0
н	t	н	н	н	QAn	Q _{Gn}
Н	, †	L	х	·L	QAn	QGn
н	t	X	L	L	Q _{An}	QGn

description

H = high level (steady state), L = low level (steady state) X = irrelevant (any input, including transitions) t = transition from low to high level.


 Q_{A0} , Q_{B0} , Q_{H0} = the level of Q_A , Q_B , or Q_H , respectively, before the indicated steady-state input conditions were established. Q_{An}, Q_{Gn} = the level of Q_A or Q_G before the most-recent \uparrow transition of the clock; indicates a one-bit shift.



typical clear, shift, and clear sequences

SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54S174... J OR W PACKAGE '174, 'LS174, SN74S174... J, N, OR W PACKAGE (TOP VIEW)



description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the '175, 'LS175, and 'S175 feature complementary outputs from each flip-flops.

Information at the D inputs meeting the setup time

requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock

triggering occurs at a particular voltage level and is

not directly related to the transition time of the

positive-going pulse. When the clock input is at either

FUNCTION TABLE

(EACH FLIP-FLOP)								
INPUTS OUTPUTS								
CLEAR	٩	āt						
L	x	х	L	Η				
н	t	н	. н	L				
н	t	L	L	н				
н	Ĺ	х	Q 0	ā0				

H = high level (steady state) L = low level (steady state)


X = irrelevant


† = transition from low to high level


 Q_0 = the level of Q before the indicated steady-state


input conditions were established.

[†] = '175, 'LS175, and 'S175 only










dynamic input activated by transition from a high level to a low level.

SN74193 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

网络无关 投资 新闻的复数形式 化合金分子

description

These monolithic circuits are synchronous reversible (up/down) counters having a complexity of 55 equivalent gates. The '192, 'L192, and 'LS192 circuits are BCD counters and the '193, 'L193 and 'LS193 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidently with each other when so instructed by the steering logic. This mode of operation eliminates the




output counting spikes which are normally associated with asynchronous (ripple-clock) counters.

The outputs of the four master-slave flip-flops are triggered by a low-to-high-level transition of either count (clock) input. The direction of counting is determined by which count inputs is pulsed while the other count input is high.

All four counters are fully programmable; that is, each output may be preset to either level by entering the desired data at the data inputs while the load input is low. The output will change to agree with the data inputs independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

A clear input has been provided which forces all outputs to the low level when a high level is applied. The clear function is independent of the count and load inputs. The clear, count, and load inputs are buffered to lower the drive requirements. This reduces the number of clock drivers, etc., required for long words.

These counters were designed to be cascaded without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up- and down-counting functions. The borrow output produces a pulse equal in width to the count-down input when the counter underflows. Similarly, the carry output produces a pulse equal in width to the count-down input when an overflow condition exists. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs respectively of the succeeding counter.



SN74193 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

typical clear, load, and count sequences


Illustrated below is the following sequence:

1. Clear outputs to zero.

2. Load (preset) to binary thirteen.

3. Count up to fourteen, fifteen, carry, zero, one, and two.

4. Count down to one, zero, borrow, fifteen, fourteen, and thirteen.




NOTES: A. Clear overrides load, data, and count inputs.

B. When counting up, count-down input must be high; when counting down, count-up input must be high.

These registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load control input, a direct overriding clear line, and gated clock inputs. The register has three modes of operation:

> Parallel (Broadside) Load Shift (In the direction QA toward QH) Inhibit Clock (Do nothing)

Parallel loading is accomplished by applying the eight bits of data and taking the shift/load control input low when the clock input is not inhibited. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.



Shifting is accomplished synchronously when shift/load is high and the clock input is not inhibited. Serial data for this mode is entered at the J-K inputs. See the function table for levels required to enter serial data into the first flip-flop.

Both of the clock inputs are identical in function and may be used interchangeably to serve as clock or clock-inhibit inputs. Holding either high inhibits clocking, but when one is held low, a clock input applied to the other input is passed to the eight flip-flops of the register. The clock-inhibit input should be changed to the high level only while the clock input is high.

			FL	INCT		TABLE				
	INPUTS									s
CLEAR	SHIFT/ LOAD	CLOCK	CLOCK	SEF J	HAL K	PARALLEL	٩	QB	ac	0 _H
L	X	X	x	х	x	x	L	L	L	L
н	x	L	ĻL	x	X	x	QA0	Q _{B0}	QC0	QH0
н	L	L	t	x	х	ah	а	b	с	h
H	н	L	t	L	Η,	×	QA0	Q _{A0}	QBn	QGn
н	н	L	Ť	L	L	×	L	Q _{An}	QBn	Q _{Gn}
н	н	L,	t	н	н	×	н	QAn		0 _{Gn}
н	н	L	t	н	L	×	ā _{An}		0 _{Bn}	0 _{Gn}
н	X	Н	t	x	х				QB0	QH0

H = high level (steady state), L = low level (steady state)


X = irrelevant (any input, including transitions)

 \uparrow = transition from low to high level


a... h = the level of steady-state input at inputs A thru H, respectively.

Q_{A0}, Q_{B0}, Q_{C0}...Q_{H0} = the level of Q_A, Q_B, or Q_C thru Q_H, respectively, before the indicated steady-state input conditions were established.


 $Q_{An}, Q_{Bn} \dots Q_{Gn}$ = the level of Q_A or Q_B thru Q_G , respectively, before the most-recent t transition of the clock.




SN74199 8-BIT SHIFT REGISTERS




typical clear, shift, load, and inhibit sequences










- XX - INDICATES MOTHER BOAD CONNECTION TPX 2, 11 INDICATES TEST POINT.
- 7.
- EXAMPLE: 243
- -2011E 43 -74EET 2 5. A-INDICATES CABLE CONNECTION ON THIS PCB. 6. "SXX-XX" INDICATES SKINAL SCURCE.











ISSUE	DESCRIPTION	RESPONSIBILITY			
		DRAFTING	DATE	DESIGN	DATE
A	RELEASE, ECH #	4	818.4		
Б	REVISED FOR MODELS 421A/422			trow 3-6/76	


C


1





5. A INDICATES CABLE CONNECTION ON THIS PLB. C. ZXX-XX' INDICATES SIGNAL SOURCE.















₩








-		
Т		











A RELEASE, ELN# C/E B1874 B REVIGED FOR MODELS 421 A 422 From 8-6176 4E

DESCRIPTION


ISSU


RESPONSIBILITY


81874


DATE DESIGN


DATE
























					1	<u> </u>			_	
			ISSUE	DESCRIPTIO	•	DRAFTING	RESPON	SIBILITY DESIGN	DATE	
			A	PRODUCTION	ZEL.			thomas	3%.76	
									-	
									-	
									-	
									-	
									-	С
									-	-
									-	
									-	
									-	
									1	
									4	
									-	
									1	
									1	
									-	
									-	
									-	
									1	B
										∢ -
								ODEL 4		
							M		214	
				STANDING IANGES	<u>т</u>			USED ON	<u> </u>	
	ſ		UNLESS OT	HERWISE SPECIFIED DIMEN.		dico	m	INDUSTRIES INCORPORATED	L	
		Ξ	JII ± MATERIAL SP	JUX ± AMOLES ±	SCU	MATI		IAGDA	м	
		ក្តី			MOT	HER	BOA	IAGRA RD	' *' ,	
1		1	Finnen sritti	* 124710H						
	_	11105 - 025			- CLASS CODE	D <u>7</u> Z	<u> </u>	T NUMBER	31000	
		5	90 NOT	SCALE THIS PRINT	SCALE				2=2	
	I					•				






		1	RESP	ONSIBILITY	
DESCRIPTION	1	DRAFTING			I DATE
PRODUCTION	Rel			trong	= 8-6/76
					-
					•
					-
					-
					-
					-
					-
					-
					-
					-
					-
					-
к 2 UG-9					-
· U6-9					-
					-
R UG-10	-4				
					-
ст - UG-14					
е U4-в	_				
			[
- 	_		52	20-50	112
≡ ¥ U4-7	_				
- 46-15					
- 46-11					
			Γ	NODEL	422
			Ī	NODEL	421 A
ų				USED	NO
UTSTANDING CHANGES	1				1
OTHERWISE SPECIFIED DIMEN- RE IN INCHES AND INCLUDE CHEM- NPFLIED OR PLATED FINISHES.		dicc		INDUSTRIES	
JXXX ± ANGLES±	-,			INDUSTRIES INCORPORAT	ED
F	LQG	IC D TUS I	IAG	AM	
	SIAI	1021	JAN	EL	
EPECIFICATION:	-		NUMBER		
			0-50		







P2

PROPRIETARY NOTICE

PROPRIETARY NOTICE THIS DRAWING IS THE PROPERTY OF DICOM INDUSTRIES AND BHALL NOT BE DUPLI-CATED, DISCLOSED, IN WHOLE OR IN PART, OR USED FOR ANY PURPOSE OTHER THAN THAT FOR WHICH PROVIDED, WITHOUT THE EXPRESSED WRITTEN PERMISSION OF DICOM INDUSTRIES.

٦	SPCLK(n)	- SEP CLOCK
		RETURN
	WDT(n)	-WRITE DATA
		RETURN
	SPDT(n)	-SEP DATA
		RETURN
	LH(n)	-LOAD HEAD
		RETURN
	STO(n)	-STEP OUT
		RETURN
	REST(n)	-FILE UNSAFE RESET
		RETURN
	STPI(n)	-STEP IN
		RETURN
	WEN(n)	-WRITE ENABLE
		RETURN
	SCT(n)	-SECTOR
•		RETURN
	Τφφ(η)	- TRACK ØØ
		RETURN
	IND(n)	- INDEX
	1100(11)	RETURN
	USF(n)	- FILE UNSAFE
	USPUIJ	RETURN
	WP(n)	
		- WRITE PROTECT
	WICE (b)	RETURN WPITE CURRENT SWITCH
	WCS(n)	
_		+5V
		+ 5 V
		+5V
		+5V
		+5V
		RETURN
		+5V
		-/2V
		-/2V
		RETURN
		RETURN
		+24VRETURN
		+24 V RETURN
		+24 V RETURN
	·····	+24 V RETURN
		+24 V RETURN
		+24V RETURN
		+24V
L		+24V
		DRIVE I
		DRIVE 2

->


`


∀


Ą

OUT C SIONS ARE CALLY APP XX± MATERIAL S FINISH SP


10000	DECONIMIA	N		RESPONSI	BILITY		
ISSUE	DESCRIPTIO	n 	DRAFTING	DATE	DESIGN	DATE	
]	
							l
						_	
						L	
						_	
						_	
						_	
						_	
						_	
						_	
						_	
				[D36	5-7010	74	
				L			
OUTS	TANDING	- <u></u>	<u> </u>			l	
Сн	ANGES	, <u> </u>					
	THE MALLE SPECIFIED DIMEN- INGHES AND INCLUDE CHEM- ED OF PLATED FINISHES.		dico	m 🕷	DUSTRIES CORPORATED		
MATERIAL SP		F CA	DIE	ACCV		TEC	
1			BLE A DISK	1221	, PCK	IEC	
		F " "	ששוח	INITE	DEAC	E	
FINISH SPECI	FICATION	<u>μ</u>	UISK	INIC			
		t T	C 03	5-7010	74	AA	
L		CLASS CODE	\$12E 0 0	CUMENT		ISSUE	
DO NOT	SCALE THIS PRINT	SCALE N	ONE		SHEET 2 C	<u>FZ</u>	Î







and the state of the



and the second second

			RESPON	SIBILITY	
-	DESCRIPTION	DRAFTING	DATE	DESIGN	DATE
			<u> </u>	SILVIA	5/16
					-
					-
					-
					-
					-
			•		-
					-
					-
					-
					-
					-
					-
					-
	r — — — —	1			-
1	AC AC AC	_			
	DRIVE DRIVE DRIVE	=			
	A A A				
			515	-80204	1
	$\frac{2}{2}$ $\frac{2}{2}$ $\frac{2}{2}$		2//		7-
	3 3 3]			
	P3 P4 P5	, I			
	OPTIONAL				
СН	TANDING ANGES				
	ITRAINE SPECIFIED DIMEN- I VICHES AND INCLUDE CHEM- ED OR FLATED FINISHES. XXXI ANGLES -	dicor	\mathbf{n}	INDUSTRIES INCORPORATED	
		R PAN			5.
РL 5.		A - 4Z			-,
		DISTR		ITION	
		C 5/5-2	3020	4-01	A
	CLASS CODE			TNUMBER	ISSUE
ЭT	SCALE THIS PRINT SCALE			SHEET / C	0F1 :