

REAL TIME CLOCK/INTERRUPT CONTROLLER

REFERENCE MANUAL

Copyright 1979 by General Computer Technology, Inc.

The information contained herein is believed to be accurate and reliable. However, General Computer Technology, Inc. does not assume any responsibility for any injury or damages incurred in the use of this product.

All rights reserved. This manual or any part thereof may not be reproduced in any form without the written permission of General Computer Technology, Inc.

900-0014-0

TABLE OF CONTENTS

Section		Page
CHAPTER	1 INTRODUCTION	3
1.1	FEATURES	3
1.2	SPECIFICATIONS	_
CILADMED	2 CIRCUIT DESCRIPTION	5
CHAPTER		-
2.1	REAL TIME CLOCK	_
2.2	INTERVAL TIMER/FREQUENCY COUNTER	
2.3	INTERRUPT CONTROLLER	
2.4	UTILITY FUNCTIONS	6
CHAPTER	3 ASSEMBLY	. 7
3.1	BOARD CONSTRUCTION (UNASSEMBLED VERSION)	7
3.2	SELECTING OPTIONS	10
_	.2.1 ADDRESSING JUMPERS	
	.2.2 FREQUENCY JUMPERS	
_	.2.3 INTERRUPT TRIGGER JUMPERS	
	.2.4 INTERRUPT MODE SOCKET	
_	2.5 OUTPUT PULLUPS	
	2.6 TIME-SET SWITCH	
_	2.7 EXTERNAL BATTERY OR CHARGER	
_	2.8 EXTERNAL TIME BASE	
_		
_	.2.9 FREQUENCY PRESCALER	
3 • 3	CABLE INSTALLATION	19
CHAPTER	4 DIAGNOSTICS	21
4.1	TEST PROCEDURES	
4.2	INITIAL TESTING	
4.3	COUNT CHAINS	
4.4	ADDRESSING AND I/O OPERATIONS	
4.5	INTERRUPTS	
4.6	SELECTORS AND DECODERS	
4.7	CALIBRATION	_
4 • {	CHLIDRALION	۷.
CHAPTER	5 SOFTWARE INTERFACE	28
5.1	REAL TIME CLOCK	28
5.2	INTERVAL TIMER	. 29
5.3	SIGNAL ROUTING FOR THE INTERVAL TIMER	31
5.4	INTERRUPT CONTROLLER	34
CHAPTER	6 PROGRAMMING	. 36
6.1	SETTING THE CLOCK	-
6.2	READING THE CLOCK	_
6.3 6.4	PERPETUAL TIMING	
	MEASURING INTERVALS	
6.5	CREATING TIME DELAYS	
6.6	FREQUENCY COUNTER	
6.7	PLAYING MUSIC	_
6.8	INTERRUPT PROGRAMMING	41

REAL TIME CLOCK/INTERRUPT CONTROLLER

APPENDIX CONTENTS

- A. PROGRAMMER GUIDE
- B. 8253 DATA SHEETS
- C. SET CLOCK TIME (ASSM)
- D. READ CLOCK TIME (BASIC)
- E. MEASURE INTERVALS (BASIC)
- F. FREQUENCY COUNTER (BASIC)
- G. MUSIC ROUTINES (ASSM)
- H. SAMPLE INTERRUPT HANDLER
- I. DIAGNOSTICS
- J. CONNECTOR PINOUT
- K. PARTS LIST
- L. PARTS PLACEMENT DIAGRAM
- M. SCHEMATIC

LIST OF FIGURES

3.1.2 3.2.1 3.2.2 3.2.3 3.2.4.1	TRIMMING CRYSTAL SOCKET BATTERY HOLDER WIRING ADDRESSING JUMPERS FREQUENCY JUMPERS INTERRUPT TRIGGER JUMPERS Z-80 MODE 2
3.2.4.3	EXAMPLE OF Z-80 MODE 2 INTERRUPT MOVING Z-80 MODE 2 VECTOR ADDRESS
	CUTTING TRACES
	Z-80 MODE O JUMPER
	RESTORING CUT TRACES FOR Z-80 MODES 1 AND 2
3.2.9	FREQUENCY COUNTER INPUT STAGE
	ROUTING OF THE INTERRUPT CABLE BUS TERMINATOR SCHEMATIC
	BITS OF CALENDAR CLOCK
5.1.2	TIME SETTING FUNCTIONS
5.1.3	TIME ENABLED BIT
5.1.5	CLOCK CVAE VND CHADHA DED COHMED
5.4.1	CLOCK, GATE AND OUTPUT PER COUNTER CONTROL WORD FORMAT
5.2.2	SELECT COUNTER FORMAT
5.2.3	DEAD/IOAD DITTS
5 2 5	READ/LOAD BITS
5.2.5	MODE FORMAT
5 2 1	GATE AND CLOCK ROUTING
	GATE/CLOCK SELECTS
5.3.3	EXTERNAL CONNECTIONS
	PRESCALER FUNCTION
	PROGRAMMABLE GATES
	FREQ1 ROUTING
	FREQ1 SELECTS
	STATUS BYTE SIGNALS
5.4.1	INTERRUPT LEVEL
	INTERRUPT MASK
5.4.3	INTERRUPT INITIALIZATION
6.7.1	INTERFACE CIRCUIT TO PLAY MUSIC COMMAND FORMAT FOR MUSIC
6.7.2	COMMAND FORMAT FOR MUSIC

CHAPTER 1

INTRODUCTION

PLEASE READ THIS DOCUMENTATION COMPLETELY AT LEAST ONCE BEFORE BEGINNING CONSTRUCTION OR ASSEMBLY!

The Interrupt Controller/Real Time Clock Board is a multi-function board designed to interface the CPU to time-dependent events. It provides a battery-operated calendar-type clock, an eight level fully maskable priority interrupt cntroller, and an interval timer/counter/generator facility for timing events, measuring frequency and generating time delays.

1.1 FEATURES

Interface: Uses 16 contiguous output and input ports; full address decoding on board. All address and data lines present 1 TTL Load. Uses 16 wire ribbon cable to CPU interrupt socket.

Clock: 1 MHz crystal timebase, stable to plus or minus .002% from -30 degrees centigrade to +70 degrees centigrade. Calibration tolerance of plus or minus .002% at 25 degrees centigrade. Settable to plus or minus .0001% of nominal frequency. Rechargeable nickel-cadmium batteries with built in charger provide over 14 days operation per charge.

Decade frequencies available from 1 MHz to 1 second. Counter holds 2^24 seconds, readable through four input ports, six bits per port. A switch to allow setting the clock may be added.

Interrupt Controller: 8214-based 8 prioritized levels. Supports all 3 Z-80 modes and 8080 interrupt mode. Each level selectable for rising edge, falling edge, active high, or active low signals. Schmidt-triggered inputs. Each level individually maskable under software control.

Interval Timer: 8253-based timer supporting programmable one-shot rate generator, triggered strobe and counter modes. Three independent 16-bit counters (binary or BCD) with six programmable counter modes and fully software selectable inputs from eight sources for all timer clocks and gates. Two decade prescaler with 50 MHz input for frequency counter applications.

1.2 SPECIFICATIONS

Uses one I/O slot. Interfaces to Digital Group Z-80 or 8080 CPU boards.

Timebase: 1.000000 MHz crystal oscillator.

Timebase Stability: (long term) 30 seconds per year

at 25 degrees centigrade.

Timebase Stability: (short term) + or -.002% from -30 degrees

centigrade to +70 degrees centigrade.

Interrupt Inputs: TTL compatible, 1 load.

Frequency Counter Input: 1 TTL load, 50 MHz maximum frequency.

External Counter and Gate Inputs: TTL, 2 MHz maximum.

Power Requirements: +5 volts at 1.2 amps.

+12 volts at 40 milliamps.

Optional Power Requirements: +4.8 volts at 0.7 to 1.3

milliamps (Ni-Cad supply included).

+9 to +12 volts at 40 milliamps.

(for external charger)

+6.3 to +14 volts at 1.5 milliamps.

(for alternate battery supply)

CHAPTER 2

CIRCUIT DESCRIPTION

The Interrupt Controller/Real Time Clock board can be broken down into three major functions. The functions are the real time clock, the interval timer with frequency counter, and the interrupt controller. The board also contains address decoders and an internal data bus to provide the system interface.

2.1 REAL TIME CLOCK

The real time clock is basically a countdown chain which divides the 1 Megahertz crystal controlled oscillator to provide timing signals down to 1 second and also a counter with capacity to store over a half year's worth of seconds. All the circuitry in this section is CMOS to allow battery operation when the computer is off or a power outage occurs.

The oscillator is of the parallel resonant type and its frequency may be pulled about + or - 30 Hz. The crystal is calibrated to within 20 Hz and has an extremely low frequency shift for temperature fluctuations about room temperature.

The oscillator output is buffered and fed through three dual-decade counters (IC's 30, 31, and 35) which provide all the decade outputs down to 1 second. Each decade output is buffered by a 4009 to reduce loading and to isolate the CMOS supply voltage from the system supply. The decade outputs are available through jumpers and a data selector (IC 15) to provide periodic interrupts or timing signals for use in other sections of the board.

The one-second signal goes to two 12-bit binary counters (IC's 9 and 32). These counters can be read by putting their output on the read bus through one of the four hex tri-state buffers (IC's 17 through 20). The counters are set by clocking each counter at a high rate (as selected by the decode selector, IC 15). A quad bi-lateral gate (IC 33) feeds the slow or fast clocking signal as controlled by the software.

Individual reset signals are also availale to help set the counter. All of these signals pass through IC 8 and thus can be inhibited by a CMOS latch (IC 7). Once the latch is in the inhibit position, it can only be activated by the time-setting switch, thus preventing the time-keeping functions from being affected by power transients, run-away software, or programming errors.

2.2 INTERVAL TIMER/FREQUENCY COUNTER

A programmable interval timer chip (8253, IC 54) forms the heart of the board's timing, counting and frequency generation applications. The chip is organized as three totally independent 16 bit counters. Each counter may work in one of six possible modes of operation. Each counter may be written or read to the internal data bus, which interfaces to the I/O bus of the computer.

The counters each have a clock input, a gate input and an output. The input and gate signals are selected by the six selectors (IC 37 through 42), which

can select one of eight possible signals. One of the eight signals is fed from off the board so that each counter is accessable by external hardware. Some of the other signals are decade-divided signals from the real time clock, programmable signals and output signals from other timers. The latter feature allows timers to be cascaded, or allows one timer to trigger another.

One of the counters also has a prescaler (IC's 51 and 25) for use as a frequency counter. A selector (IC 49) controls the amount of prescaling necessary and the prescaling dividers are automatically gated and reset between signal samples.

2.3 INTERRUPT CONTROLLER

The interrupt controller is based on the 8214 (IC 5) priority interrupt controller chip. Whenever the chip detects an interrupt on a level higher than the internally stored level, it causes an interrupt. To allow flexibility, each level is maskable and edge or level triggerable due to the input flip flops. Also, the interrupt inputs can be inverted and slow wave forms are de-glitched by the schmidt triggers.

When an interrupt occurs, the 8214 generates an interrupt signal for one clock pulse. This signal is latched up by IC 24, which sends the interrupt to the CPU and activates the tri-state interrupt-level outputs so that they may be sent to the CPU. The CPU acknowledges the interrupt, but is not finished with the interrupt-level data until the acknowledge signal is removed. This removal resets the interrupt request. A separate software-controlled line can also be used to reset a pending interrupt that may occur during system power-on.

The interrupt level socket transfers the level to the CPU in the proper format by proper jumpering. Since the 8080 CPU board has eight interrupt inputs, a 7442 may be inserted in this socket to decode the interrupting level into the proper interrupt line.

2.4 UTILITY FUNCTIONS

The board performs its own port decoding for a block of 16 ports. Read and write strobes are generated by IC's 47 and 14, respectively. Data to the board is buffered by IC 46 which drives all of the internal configuration latches. This data must also be buffered by IC 45, since the timer chip's data lines are bi-directional and cannot drive the load on the previously described data lines. The low drive CMOS counter lines also appear on this bus. These outputs are buffered and sent to the CPU through IC 44.

RTC/IC - 6 -

CHAPTER 3

ASSEMBLY

3.1 BOARD CONSTRUCTION (UNASSEMBLED VERSION)

Estimated Construction Time: 3-8 hours

To build the Interrupt/Real Time Clock Board, you will need the following tools and equipment:

Fine tipped low wattage soldering iron (approximately 15 watts)
Solder - 60/40 resin wire solder, 24 gauge (approximately)
DO NOT USE ACID CORE SOLDER!
Diagonal cutters - small micro shear type preferred
Long-nosed pliers
Flux remover or alcohol
Small brush
Volt-ohm meter

Refer to the parts placement diagram (Appendix L) during construction.


Before beginning to mount and solder components, inspect the board. The side from which the components are mounted has the manufacturer's label along the left edge of the board. Compare the areas where IC sockets will be inserted with the layout to see that there are no shorts occurring between either the traces leaving the IC or the IC pads or holes in which the IC's are mounted. While plating errors like this are a rare occurrence, once the IC sockets are inserted it is very difficult to find such a problem.

The sockets should be mounted as close to the board as possible. Do not bend the leads of the IC sockets excessively before soldering, as they may break off at the base of the socket.

- 1. Make sure you have all of the components shown on the parts list.
- 2. Insert and solder the two 24-pin IC sockets for IC5 and IC54, making sure the notched end of the socket is near the top of the board, away from the edge connector.
- 3. Insert and solder the four 20-pin IC sockets. CAUTION: THE SOCKET TRACES ARE VERY CLOSE AND A CAREFUL JOB MAY SAVE YOU HOURS OF TROUBLESHOOTING TIME!
- 4. Insert and solder the thirty-three 16-pin IC sockets.
- 5. Insert and solder the twenty-nine 14-pin IC sockets.
- 6. Insert and solder the 22K 8-pin resistor pack (Z3). Note the dot near pin 1 on one end. This end must be oriented toward the top of the board.
- 7. Insert and solder the ten .01 mfd disc bypass capacitors as indicated on the

parts placement diagram (C1 through C6 and C10 through C13). Clip and save the excess leads.

- 8. Insert and solder the two 1 mfd tantalum capacitors (C7 and C14). Note that the + end must be inserted nearest the + mark on the board. The + end may be identified as the longer lead, the lead nearest a paint mark on the capacitor body, or the lead nearest a + mark on the capacitor body. Clip the excess leads.
- 9. Insert and solder the 220 pf mica capacitor (C9).
- 10. Insert and solder the 180 ohm, 1/2 watt resistor (R12). Mount the body of the resistor 1/4 inch above the surface of the board to allow efficient heat dissapation.
- 11. Insert and solder the 10 megohm resistor (R7).
- 12. Insert and solder the 100K resistor (R5).
- 13. Insert and solder the 22K resistor (R13).
- 14. Insert and solder the two 1.2K resistors (R1 and R6).
- 15. Insert and solder the four 2.2K resistors (R2 through R4 and R6). Clip and save the excess leads.
- 16. Insert and solder the IN5231 5.1 volt zener(CR3). Orient the cathode (the end marked with a black band) to the left.
- 17. Insert and solder seven IN4148 diodes (CR1, CR2, CR4, CR6 through CR8 and CR10). Orient the cathodes to the left. Be careful not to short the leads to the traces on the boards.
- 18. Insert and solder the IN4148 diode (CR9) with the cathode oriented toward the bottom of the board.
- 19. Carefully inspect the 5-30 pf trimmer capacitor (C8). The lead which connects to the bottom of the capacitor is oriented to the right (to ground). The round body is slightly flat at one side and is oriented to the top of the board. Insert and solder the trimmer, being careful not to allow excess solder to flow underneath it.
- 20. (If you do not have a crystal socket skip this section.) Trim the crystal socket's pins as shown in figure 3.1.1 to fit into the crystal holes.





TRIMMING CRYSTAL SOCKET

Press the rear tab into the board hole provided for it. Solder the pins and the rear tab.

- 21. At this point, measure the resistance between pin 1 (+5V DC) and pin 2 (ground) on the 22-pin edge connector with an ohmmeter. If there is a low resistance, this indicates a bad capacitor or a solder bridge somewhere on the board.
- 22. Insert the board into the system at an unused I/O socket and turn the computer on. The presence of the board should not affect the operation of the system. If any difference is detected, it is probably due to a short somewhere in the I/O traces. Measure the voltage at the left lead of CR3. It should be approximately 5 volts.
- 23. Slide the 1 megahertz crystal into its socket or insert and solder the crystal into the board.
- 24. Insert all of the IC's into the proper sockets except IC21 shown on the parts placement diagram. Be sure to orient the notch on pin 1 away from the edge connectors. Again measure the resistance between connector pins 1 and 2. Reverse the meter leads and compare readings with the previous measurement. The resistance should be somewhat lower in one direction than the other, but not zero ohms. The same resistance in each direction indicates a reversed IC.
- At this point, the following parts have not been installed: the 7442 decoder (IC 21), a IN4148 diode (CR5), four 2.2K resistors (R8 through R11), the IC socket headers, the ribbon cable assembly and the ni-cad batteries with associated hardware. IC21 is used with 8080-based systems and its use is explained later under Selecting Options. CR5 is omitted at this point to run the CMOS oscillator at a lower voltage, thus conserving battery life. It should be installed (cathode or band to left) if a higher degree of accuracy is needed for the clock function, since there is a slight shift in frequency without the diode (about 0.5 Hz) when operating under the computer power vs. battery.
- 25. Insert and solder the IN4148 diode (CR5) if it is to be used as described in the discussion above. (This step may be omitted until later).
- 26. A battery holder for the four AA ni-cad cells has been provided. The solder tabs at the end of each battery position should be wired as in figure 3.1.2. The molex connector should be wired in to the two end tabs. Install the batteries as shown. The molex connector will later be plugged into the wire wrap connector for the 36 pin socket at pins 29 and 30. It is important that the polarity is correct with the positive (+) side of the battery going to pin 29. Do not connect the battery now. The batteries are supplied in an uncharged state and will be totally discharged if used without charging. When the system has been debugged and is operating, the batteries may be connected and charged. The system should be powered up for about 20 hours to fully charge the batteries.

RTC/IC




FIGURE 3.1.2 WIRING BATTERY HOLDER

27. Adjust the trimmer capacitor (C8) with a small screwdriver so that the slot is vertical and the soldered half of the capacitor is on the left and the insulator material is on the right. Turn the slot counter-clockwise approximately 1/16 of a turn.

This completes the board construction. Before plugging the board into the system, the address jumpers MUST be set up correctly. This is covered in the next section.

3.2 SELECTING OPTIONS

The Interrupt/Real Time Clock board has a number of options which may be set up according to the intended applications. This section describes each of those options. The initial setup to run the diagnostics program is also described under each option.

Since the board was designed to meet the needs of the average user, some features or options may not be available. The board is highly flexible, and can usually be modified by jumpers and cut traces to fit an individual's applications.

3.2.1 ADDRESSING JUMPERS

The board uses a contiguous 16-port block of addresses. The high four bits of the address must be set up by the address jumpers. (The lower four bits are decoded by the board logic). Select a block of addresses that are not used by any other system. The software supplied with the board uses the "E" block. In other words, it uses ports EO through EF, as noted in hex, or 11 100 000 through 11 101 111, as noted in binary. The most significant bit (known as MSB, the leftmost bit) is shown in the diagram as A7. The other bits, A6, A5, and A4, are the following bits to the right. Each bit (A7 through A4) must be connected to one of its two associated levels (a high level or a low level). When the bit is \$1\$, it should be jumpered to its high level (connecting A7 to 7H, A6 to 6H, etc.). Referring to figure 3.2.1, set up the board address to the desired block. Use either component leads inserted directly into the socket or wire a header.




FIGURE 3.2.1 ADDRESSING JUMPERS

3.2.2 FREQUENCY JUMPERS

Two jumpers are used to select timing rates. The jumper called FINT brings the selected frequency to pin 11 on the 36 pin edge connector. The jumper called FREQ2 puts the selected signal names frequency on the internal bus so that it can be routed to the various inputs to the interval timer.

The FINT jumper is normally used to select a regular interrupt rate for timing, monitoring and other applications requiring a periodic interrupt. The name FINT stands for Frequency of INTerrupt, although this signal does not necessarily have to be used by an interrupt level.

When used to interrupt, the signal (at pin 11) should be wired to one of the interrupt inputs (pins 1 through 8) depending on the desired priority of interrupt. The signal output is an open collector TTL type.

FINT should be jumpered to one of the five frequencies located above as shown in figure 3.2.2. The two faster rates (10 micro seconds and 1 micro second) are normally too fast to allow the software overhead for interrupt processing. However, if one of these frequencies is needed off the board for other purposes, the jumper may be connected to one of them.

The second jumper, FREQ2 stands for FREQency 2. It selects a commonly-used frequency to be used by one of the on-board timers. (FREQency 1 also exists, but is software selectable).

FREQ2 should be jumpered to one of the seven frequencies located along the right side of the socket as in figure 3.2.2.




FIGURE 3.2.2 FREQUENCY JUMPERS

3.2.3 INTERRUPT TRIGGER JUMPERS

The level circuit on each of the eight interrupt levels may be set up to interrupt or trigger, on four types of conditions on its interrupt input line. The user may wish to interrupt when the line is low, high, moving from low to high, or moving from high to low.

When the interrupt level is set up to interrupt on a low or high line (static interrupt), the interrupt will be present as long as the interrupt line remains at that signal. This condition is useful when used with a device that will not toggle the interrupt line for each acknowledgement. If the device pulls the line to interrupt for a piece of information and then holds the line pulled for a second piece of information, the static interrupt will cause the controller to interrupt again to handle the second piece.

When the interrupt level is set up to interrupt on a rising or falling line (edge interrupt), the interrupt will only occur at the line transition and will be reset until the next similar transition. This condition is useful when there is no "hand-shaking" or computer reset of the interrupting signal. A slow square wave used for a time interrupt is a good example. The interrupt occurs for the high-to-low transition. If a static interrupt was used with this type of signal, the CPU would be "stuck" on the interrupt level for half the time!

Figure 3.2.3 shows an input line and the four interrupt conditions. The six pins should be connected to choose the desired condition. The lower half of the figure shows how each interrupt trigger socket allows two levels to be jumpered, using the top six pins or the bottom six pins. The two middle pins are unused. Level 0 is the highest priority level.




FIGURE 3.2.3 INTERRUPT TRIGGER JUMPERS


3.2.4 INTERRUPT MODE SOCKET

The Interrupt/Real Time Clock board can support all three interrupt modes of the Z-80 CPU as well as the 8080 interrupt structure.

Mode 0 allows the user to insert a restart instruction onto the data bus and allows the CPU to execute it. This mode is equivalent to the 8080 interrupt. Mode 1 causes a restart to location 0038 (hex). Mode 2 allows an indirect call to any location in memory. The address of the interrupt program is stored in a

table somewhere in memory. The high byte of the table address is stored in register I (a Z-80 internal register) and the low byte is supplied by the controller.

The interrupt controller is set up for Mode 2. The low byte of the table is set up to 11 11x xx0. The xxx represents the interrupting level in binary. Thus, the table can exist in the last 16 bytes of any 256-byte section of memory. The format of the table is shown in Figure 3.2.4.1.



REGISTER I IS THE UPPER BYTE OF THIS ADDRESS.

THE INTERRUPT BOARD SPECIFIES THE LOWER ADDRESS BYTE.

FIGURE 3.2.4.1 Z-80 MODE 2

For example, suppose the table is to be located in page 6. Furthermore, assume the interrupt routine begins at loction 0B 75 (013 165) for interrupts on level 2. Before enabling interrupts, register I should be initialized to 06 (006), using the "LD I,A" instruction. The table uses addresses 06 F0 (006 360) to 06 FF (006 377). Level 2 is the third interrupt (beginning with 0), so the address is three times two bytes into the table or address 06 F6 (006 366). At this address the low byte to address the interrupt routine is placed and at the next consecutive address the high byte is placed. Figure 3.2.4.2 shows the configuration.




FIGURE 3.2.4.2 EXAMPLE OF Z-80 MODE 2 INTERRUPT

When an interrupt on level 2 occurs, Register I and the interrupt controller form the address 06 F6 and the address stored there becomes the address of the called routine. Execution of the interrupt routine then begins.




FIGURE 3.2.4.3 MOVING Z-80 MODE 2 VECTOR ADDRESS


Connections may be made to move the 16-byte table to other 16-byte areas in the same 256-byte page. To select the upper 4 bits in the lower byte of the table address, connect any bit which should be a zero to the common point as shown in Figure 3.2.4.3. This selects the 16-byte section where the interrupt vector addresses are stored.

NOTE: To select 8080 mode Z-80 Mode 0, the following traces must be cut:

Turn the board over to the solder side and locate the four jumpers under the interrupt socket. Cut the traces as shown below, but DO NOT CUT the traces for the diagnostics, which will use Mode 2.

8080 Mode

Cut the four traces. Insert the 7442 (IC 21) into the interrupt socket.



CUT FOR 8080 OR Z80 MODE 0 OPERATION

FIGURE 3.2.4.4 CUTTING TRACES




FIGURE 3.2.4.5 Z-80 MODE 0 JUMPER

Z-80 Mode 0

Cut the four traces. Wire pin 10 of the board's dual 36 pin connector to pin AU (opposite pin 39) on the CPU card. This connects INT to the IRQ input on the CPU card. Wire a header as shown in Figure 3.2.4.5 and insert it into the interrupt socket.

Z-80 Mode 1

DO NOT CUT the traces. If the traces have been cut, install a header to re-connect them as described for Mode 2.

Z-80 Modes 1 and 2 with cut traces

If Mode 1 or Mode 2 operation is desired after the traces have been cut, a header may be inserted to restore the cut traces as shown in Figure 3.2.4.6. Different addressing may also be added to this header (refer to the section on moving the Z-80 Mode 2 vector address).




FIGURE 3.2.4.6 RESTORING CUT TRACES FOR Z-80 MODES 1 AND 2

3.2.5 OUTPUT PULLUPS

The timer outputs (TOUTO, TOUT1, and TOUT2) are of an open collector configuration. Pullup resistors may be installed if needed.

```
To pull up TOUTO, insert and solder R10 (2.2k). To pull up TOUT1, insert and solder R9 (2.2k). To pull up TOUT2, insert and solder R8 (2.2k).
```

A one second timer gate (on one second, off one second) is also available (called 1SG) and is also open collector.

To pull up 1SG, insert and solder R11 (2.2k).

RTC/IC

3.2.6 TIME-SET SWITCH

To set the time, a momentary switch (not supplied) must be pressed in order to allow processor control of the real time clock. This is done so that powering up and down will not normally affect the clock unless this switch has been pressed.

The switch should be mounted in an out of the way location within the cpu cabinet. It will rarely be used, and may be omied entirely if a temporary jumper wire to ground is acceptable.

Run a wire from SETIME (pin 33 of the 36 pin edge connector) to one side of a momentary normally open switch. Wire the other side of the switch (or the common terminal) to ground.

3.2.7 EXTERNAL BATTERY OR CHARGER

The ni-cad batteries supplied will normally run the clock for more than two weeks on a full charge. If a battery with more capacity is needed, it may replace the supplied batteries at the 4.8 Volt battery input (BATTERY) if it is also rechargeable and about 4.8 Volts, or it may be connected to the external battery input (BAT2) if it is between 6.3 V and 14 V.

If the external battery is not intended to also charge the ni-cad batteries, an external power supply may be connected to BAT2 in order to charge the ni-cads without having to run the entire system. This would be necessary if the system was turned on less than an average of ten hours per week. This power supply should supply 9 to 12 volts and provide at least 40 milliamps of current. Several commercial "battery eliminator" modules will satisfy these requirements. Connect the negative lead of the power supply to ground. Connect the positive lead to BAT2 (pin 26 on the 36 pin edge connector).

3.2.8 EXTERNAL TIME BASE

In order to achieve an extremely accurate clock through crystal ovens, the TV network rubidium clock signals, the National Bureau of Standards time satellite, or other means, an external signal at 1 MHz may be used instead of the built-in crystal oscillator.

The signal should be TTL-compatible and brought in at FSTAN (pin 35). The board should be modified to accept this signal as follows:

Remove the 1 MHz crystal. Locate the two slightly larger feed through holes between IC 14 and IC 15. Note that the traces come to each hole but do not go elsewhere. Insert and solder a 10K resistor (not supplied) between these holes, mounting the resistor upright.

To protect the CMOS, install a IN5231, 5.1 volt zener diode (not supplied) between the top lead of R7 and the right lead of CR3. The cathode or band should be nearest R7.

3.2.9 FREQUENCY PRESCALER

RTC/IC

The maximum usable range of the frequency counter is limited by the maximum speed of the input counter (74196, IC 51) which is about 50 MHz. The signal required on pin 19 must be TTL compatable, which is a further limitation.

A frequency prescaler may be used to extend the maximum frequency and improve the sensitivity of the computer. 500 MHz prescalers which divide by 10 to 50 MHz can be found or built to provide a versatile frequency-counting system.

The following circuit may be used to increase the sensitivity at low frequencies:




FIGURE 3.2.9 FREQUENCY COUNTER INPUT STAGE

3.3 CABLE INSTALLATION

The interrupt cable supplied connects the interrupt controller to the interrupt socket on the CPU card. It may be routed in two ways, depending on the card-supporting hardware in the system. The interrupt cable socket is located at the extreme top right of the board. The cable leaving the DIP socket at both the controller card and the CPU card should leave in the same direction, either both to the left, or both to the right.

Connect the cable in one of the two ways shown below:




FIGURE 3.3 ROUTING OF THE INTERRUPT CABLE

CHAPTER 4

DIAGNOSTICS

The Interrupt/Real Time Clock board is basically a simple board to debug or check out, but a total check-out is a somewhat laborious process. This is due to the many options avaailable for configuring the board. A small solder short between two normally unused lines may not show up until the board has been in use for some time and a new application is implemented. In certain cases, the short may never show up at all. Thus, the amount of checkout needed depends on the projected uses of the board. If its total use cannot be defined, then a total checkout is recommended.

4.1 TEST PROCEDURES

The diagnostic routines are supplied in the first program of the cassette. The routines tie in very closely with the written descriptions of each test.

To run the test follow the written description for the preliminary measurements, if any, and then select the proper option. Most routines simply set up registers and decoders since no feedback is available from the board to automate the test. Thus, although several tests may be run, the signals on the board must actually be measured in order to achieve the true results.

In general, the tests are broken into various phases, and the space bar should be pressed to go from one phase to the next phase. If an error is found by the routine, it will loop on the error until the problem is cured (or RESET is pressed). Some routines will end through the space bar and others require the RESET switch.

A high impedence volt meter may be used to measure many of the levels. An oscilloscope is ideal since some of the reading requires either a frequency measurement or the observation of strobe phases. The second best instrument for these types of readings is an event counter (or a frequency counter that doesn't need a symmetrical waveform). A logic probe can also be used to detect whether pulses are present as well as levels, although it must have a high impedence input to work on any of the CMOS integrated circuits.

The test descriptions are written to point out correct levels and waveforms. If a problem is detected, the problem should be fixed before proceeding. Although some comments are usually made to help isolate the problem, a general knowledge of digital circuitry would be helpful. Measurements are usually made at the final destination of a signal and often the signal can be traced back to its source to find the IC or board trace that is causing the problem.

These routines will not find all of the problems on the board. The other programs on the tape and the BASIC listings will help test more of the function and should be used to test the board.

Since the interval timer chips can be set up to read or write two values in sequence, any glitches on the bus may cause false reads or writes. The glitches will get the internal logic of the timer chip out of sequence. A bus

terminator may be needed to suppress any excess ringing on the I/O strobes and address lines. The circuit in Figure 4.1 may be used at the ends of the I/O and memory buses.




FIGURE 4.1 BUS TERMINATOR SCHEMATIC

4.2 INITIAL TESTING

If power has never been applied to the board, the procedures described here may be used to bring the board up and to isolate any problems. Insert the board into an unused I/O slot. Do not connect either end of the interrupt cable. All jumpers on the board should be set up as described in the options section under set-up.

Power up the computer. If anything unusual happens so that the computer does not power up, and the supply voltages are within minimum limits, then remove IC's 44, 46, 48, 56. and 59. If the problem persists, it is probably in the races between the 22 pin connector and the sockets of the IC's just removed. If the problem goes away, refer to Section 4.4 on Addressing and I/O Operations.

Measure the signal at pin 11 of IC 7. Its frequency should be approximately 1 MHz. If no signal is present, turn the trimmer (C8) until oscillation starts. If no signal appears, check that all components are installed properly in this area, check the power supply and check that there are no shorts or opens in the traces. If no success, remove the crystal and IC 7 and verify that the capacitors are not shorted and the resistors are not open. Try replacing IC 7 or the crystal.

Momentarily short pin 5 of IC 7 to ground. Verify that the signal on pin 1 of IC 55 alternately is on for 1 second and off for 1 second. If not, refer to section 4.3 on the Count Chain.

Load the Diagnostic Routines from cassette into the memory. Select option 3 for initial testing to read the low byte of the time. If the test fails, refer to section 4.4 on Addressing and I/O Operations. Press the space bar on the keyboard for the next test. Check the following levels: High at pin 13 of IC 1, pin 1 of IC 2, pin 1 of IC 22, and pin 13 of IC 23. Press the space bar of the keyboard and check for a low at pin 1 of IC 1, pin 13 of IC 22, pin 13 of IC 23. If only one of the levels is wrong, check for shorts and opens (and possibly a bad IC). If more are wrong, refer to section 4.4 on Addressing and I/O Operations. Again, press the space bar on the keyboard. Verify that pins 13, 14, and 15 at the interrupt mode socket (IC 21) are low. If the signals are not all correct and the interrupt jumpers are set up as in Figure 3.2.3, then refer to section 4.5 on Interrupts.

This completes the initial testing. Press the space bar to return to the menu. If all the tests in this section worked, the board is basically working. At this point the routines described under Programming, in this chapter should eventually be used to complete check-out.

4.3 COUNT CHAINS

The count chain consists of the decade dividers and the seconds counter (calendar) as well as the time setting and disable circuitry.

To begin testing, momentarily ground pin 5 of IC 7 to allow the clock to count. Make sure pin 10 of IC 7 is low. Pins 3, 4, 10 and 11 of IC 8 should also be low. Check that all the proper frequencies are present at the frequency jumper socket. Pin 8 should be a 1 microsecond signal and the periods should lengthen by a factor of 10 on each pin to pin 14, which has a period of 1 second. Check for the selected signal for periodic interrupts (FINT) at pin 11 of the 36 pin edge connector. Also check that pin 22 of that connector is alternately on and off for 1 second each.

Run option 4 of the diagnostics. Momentarily ground pin 33 of the 36 pin edge connector (SETIME) to allow testing of the time-set function. Press space. If the message "STATUS AND RESET FUNCTIONS OK" appears, procede with the next paragraph. If a status failure occurs, and if either IC 16 pin 10 is low or IC 7 pin 5 is low, then refer to Addressing and I/O Operations, Section 4.4. Otherwise, make sure pin 8 of IC 7 goes low when grounding SETIME and that pin 10 of IC 7 goes high.

Once again test the frequencies at the frequency jumper socket. All should now be a high level except for the 1 microsecond signal.

If a reset failure occurred, make sure the data inputs (pins 1, 3, 6, 10, 13 and 15) of IC's 17 through 20 are all low. Make sure pins 11 of IC 9 and IC 32 are high. If no problem is found, refer to Addressing and I/O Operations, section 4.4.

Press space again. If a SETIME failure occurs, make sure that pins 9, 10, and 11 of IC 15 are high, low, and low levels respectively. Check that pin 5 of IC 15 is a 1 millisecond signal and that this signal is also on pins 10 of IC 9 and IC 32. Also check that at IC 33, pins 5, 6, 12 and 13 are all high. Pins

11 of IC 9 and IC 32 should be low and the two IC's should each be counting up in binary as checked at the data inputs of IC's 17 through 20. Press space bar to end the test.

4.4 ADDRESSING AND I/O OPERATIONS

The Interrupt Controller/Real Time Clock board has many latches and uses many I/O addresses. It is important that the addressing is unique and that all of the internal bus structure is functioning correctly.

The test program begins with inputs and outputs to all devices whose lowest 4 bits are "six". Thus it will output to ports 06, 16, 26, etc. (It will skip E6). If any devices at these addresses would be damaged due to the inputs and outputs, then skip this test and proceed to the next paragraph. If they won't be damaged or can be removed, run options 5 of the diagnostics. Check that there are no pulses on pins 4 through 7 and 10 through 12 of IC's 14 and 47. They should all be high levels. Press reset to end the test.

The second test checks that all inputs and outputs are decoding properly. Run option 6 of the diagnostics. This puts 1 strobe pulse on each latch or tri-state gate about once every millisecond. These strobe pulses should be observed at the following locations:

IC 17,	pin 4	IC	4, pins 4 and 13
IC 18,	pin 4	IC	6, pins 4 and 13
IC 19,	pin 4	IC	12, pins 4 and 13
IC 20,	pin 4	IC	13, pins 4 and 13
IC 26,	pin 9	IC	43, pins 1 and 19
IC 27,	pin 9	IC	5, pin 23
IC 28,	pin 9		
IC 29,	pin 9		

This test also writes low level to the latches. Measure voltages at the following locations to insure that all levels are as specified (low can be as high as about 1 volt on CMOS):

IC's	PIN(S)	LEVEL
49	10,11	low
1,2,22,23	1,13	high
8	1,5,9,12	low
7	5	high
15,37-42	9,10,11	low
37,39,41	3	low
55	5	low

Press the space bar and check that all of the above locations are now the opposite level from the level specified. Press space bar to exit from the test.

4.5 INTERRUPTS

The interrupt tests are run with the interrupt cable disconnected at the CPU card. This isolates problems to the Interrupt/Real Time Clock board. The interrupt trigger sockets should be set up as described in the set-up section.

Run option 1 of the diagnostics. Momentarily ground pins 1 through 8 of the 36 pin edge connector (IRQ). Then check that pins 15 through 22 on IC 5 are all at a low level. Press space and re-check those pins. All should be at a high level. Make sure pin 9 on the 36 pin edge connector (INT) is a high level. Press space again and now make sure that INT (pin 9) is a low level.

Press space. Make sure INT (pin 9) remains low. If a priority failure occurs, check the lines going into pins 1 through 4 of IC 5 as well as the strobe on pin 23 and the proper masking of interrupts on pins 20 through 23 of IC 5.

Press space. INT (pin 9) should go high, and should be reset by grounding one of pins 9 through 16 of the interrupt socket where the cable is attached. Pressing space will repeat this test in order to test all pins. To exit the test press RESET.

4.6 SELECTORS AND DECODERS

Many different signals are selectively routed from point to point on the Interrupt/Real Time Clock board. This test will check the signal lines for shorts or opens, the correct decode operation and also the dual decade prescaler.

Connect pin 12 of the frequency jumper socket to pin 19 of the 36 pin edge connector. Run option 8 of the diagnostics. Follow the test procedures for each test number.

				COMP	RE TO:	
TEST#	IC	PIN	SIGNAL OR LEVEL	IC	PIN	REMARKS
1	54	9		*	13	Compare with edge pin open and ground
1	54	11		*	14	11
1	54	15		*	16	11
1	54	14	900 gan	*	17	11
1	54	18		#	12	11
1	54	16		*	20	11
1	15	5		*	36	11

* = 36 pin edge connector

2	54	9	1	microsecond
2	54	11		0
2	54	15	1	microsecond
2	54	14		0
2	54	18	1	microsecond
2	54	16		0

RTC/IC

2	15	5	1 second		
3 3 3	54 54 54	11 14 16	1 1 1		
4 4 4 4 4 4 4	54 54 54 54 54 54	9 11 15 14 18 16 5	2 seconds 2 seconds 2 seconds 2 seconds 2 seconds 2 seconds 100 milliseconds		
5555555	54 54 54 54 54 54	9 11 15 14 18 16 5	10 milliseconds		
6 6 6 6 6	54 54 54 54 54 54	9 11 15 14 18 16 5	 1 millisecond	48 48 48 48 48	2 2 2 2 2 2
7 7 7 7 7 7	54 54 54 54 54 54	9 11 15 14 18 16 5	 100 microseconds	54 54 54 54 54	10 10 10 10 10 10
8 8 8 8 8	54 54 54 54 54 54	9 11 15 14 18 16 5	 10 microseconds	54 54 54 54 54	13 13 13 13 13
9 9 9 9 9	54 54 54 54 54	9 11 15 14 18 16	 	54 54 54 54 54	17 17 17 17 17

RTC/IC

9	15	5	1 microsecond	
10	54	18	10 milliseconds	Signal present every other second
11	54	18	100 milliseconds	11
12	54	18	1 second	11

4.7 CALIBRATION

To achieve an accuracy of about 30 seconds per year, the crystal oscillator must be set to within 1 cycle. Without any adjustment whatsoever, the accuracy will be about 1 minute per month worst case.

Measure the frequency at IC 56, pin 12 to reduce loading effects. Since the oscillator frequency is slightly higher when operating from the 12 volt supply than on battery, the frequency may be set to compensate for the anticipated usage of the computer. Since the components will also age and thus change frequency slightly, these effects can also be compensated.

If an extremely accurate frequency counter is available, it may be used to set the frequency. Many computers, however, do not have sufficient accuracy to allow this method to be useful for a highly accurate setting.

A simple, but lengthy process to calibrate the oscillator is to let the clock run and make slight adjustments after a period of several days. One second per two weeks would be a realistic goal. A BASIC program to read the clock is listed in APPENDIX D. A probe on the 1 second signal could be used to better show a slight drift over a shorter period of time.

A third method uses a WWV receiver with a BFO. WWV broadcasts time signals at 5, 10 and 15 MHz from the National Bureau of Standards, and the oscillator produces harmonics at these frequencies.

Tune in WWV at 10 MHz and set the carrier beat note at a comfortable frequency. (Be careful not to confuse the tone frequency with the carrier frequency: the tone will go away during the vocal time identification). Now mix the signal from the oscillator so that both can be heard. Adjust the trimmer to "beat" the notes against each other. If the two tones are 1 Hertz apart, the "quality" of the tones will appear to cycle once per second. This will set the oscillator frequency to within a tenth of a Hertz, or about 3 seconds per year. Component aging, temperature, and varying supply voltages will cause further error.

When using this method, it is often easier to stop the CPU or turn off the computer altogether, since the number of various harmonics generated by the computer may make finding the right frequency difficult. Also, the components should be run for a time at their normal operating temperature and voltage before setting the oscillator frequency.

CHAPTER 5

SOFTWARE INTERFACE

This section describes the readable and writeable latches on the board, as well as their applicability. A more concise representation of this information may be found in the Programmers Guide, Appendix A.

5.1 REAL TIME CLOCK

The calendar clock may be read by inputting x0 (hex) through x3 (hex). (NOTE: the x represents the upper 4 bits of the user-defined address). Also, all values will be given in hex. Input x0 is the lowest byte of the counter, while input x3 is the highest byte. Only the low six bits are valid in each byte. The counter can only count in binary.

		BIT I	POSITI 6	ON: 5	4	3	2	1	0
INPUT:	x0 x1			5 11	4 10	3	2	1 7	0 6
	x2 x3			17 23	16 22	15 21	14 20	13 19	12 18

FIGURE 5.1.1 BITS OF CALENDAR CLOCK

A utility output byte is used to set the calendar clock. Bits 3 through 7 of output x6 facilitate setting the time. Bits 3 through 5 reset the decade countdown chain, the first 12 bit counter, and the second 12 bit counter, respectively. Bit 6 controls the clocking (or set) speed and bit 7 disables bits 3 through 6 until the time set switch is manually pressed.

			BIT	POSITIO	N:				
		7	6	5	4	3	2	1	0
OUTPUT:	x6	Disable Time Set			Second			UTILITY	BYTE
			FTGUR	E 5.1.2	TTME	SETTING	FII	NCTIONS	

The time may be set or represented in several ways. The simplest is storing to the exact second the time and date the counter is set on disk or tape. The counter can then start at zero and the stored value plus the elapsed seconds is the current date and time.

A second method is a little more involved, but sets up the counters to a preset value normally representing the time from a fixed reference point as the first day of the first or seventh month of the year. The fast clock is used to set the counters to the proper values. When the fast clock bit is a 1, both 12 bit counters in the calendar section are set to count simultaneously by the fast

clock. (The fast clock is FREQ1 and so its actual clocking speed can be selected as described in a later section).

In the sequence of events, one of the 12 bit counters is held reset while the other is clocked to its intended value minus the intended value of the other 12 bit counter. Then both counters are clocked simultaneously until the count in both counters become the intended value. The countdown chain is then reset to inhibit counting, the fast clock turned off, and the computer waits for a command to disable the time set mode, thus de-activating bits 3 through 6 and proceding with its timekeeping.

It should be noted that the disable time set signal may be a 0 and the time-setting bits will NOT be re-enabled.

In fact, when the computer is powered up, those bits may be initially disabled and the set time switch must be pressed to enable them. Also, once the disable set time bit is turned on it is remembered as long as the CMOS has battery power (unless reset by the switch).

To determine whether bits 3 through 6 are active the time enabled status, bit 6 of input x4, can be read. If the bit is a 1, the clock can be set. If the bit is a 0, the set time button must be pressed to set the time.

		BIT 7	POSIT:		4	3	2	1	0
INPUT:	x 4	I	Time Enable	i					
	*********	in 60 to to to to to to	10 Th Co Co Co Co Co Co		na, 600 600 600 700 600 f		S	TATUS	BYTE

FIGURE 5.1.3 TIME ENABLED BIT

Note that if reset microseconds is on (when active), the decade frequency divider is reset and FREQ1 is stopped.

5.2 INTERVAL TIMER

The 8253 interval timer has several functional modes, the particulars of which are best seen in the manufacturer's data sheets. A general description will be given here which will be sufficient to begin using the device in most applications.

The timer has three 16-bit counters and thus three control words to configure each counter. The information in the control word selects the operational mode, the selection of Binary or BCD counting, and the loading sequence of the count.

Each counter is a presettable down counter, and has an input, gate and output which are configured by the selected mode.

RTC/IC




FIGURE 5.2.1 CLOCK, GATE AND OUTPUT PER COUNTER

The counters may also be read and a special command allows the logic to "capture" the count so that the counters may be read while in operation.

The internal timer must be programmed by the systems software to set it up for proper operation. Each of the counters must first be set up with a control word before data is entered. The control word is given by outputting to port x0 or xC. (Both are equivalent, due to the board's mapping of the timer's I/O addresses).

			POSIT:		4	3	2	1	0
OUTPUT:	x8 or xC	ac.	1 SC0	Dī 1	DI O	MO	M1	MO	BCD
	XU)C	. 500		VLO	MZ 	rı;	P10	
		FIG	JRE 5.2	2.2	CONTR	OL WO	RD FO	RMAT	

SC1 and SC0 select the counter for which the rest of the control word applies.

SC1	SC0	
0	0	SELECT COUNTER 0 SELECT COUNTER 1
1	0	SELECT COUNTER 2
1	1	ILLEGAL

FIGURE 5.2.3 SELECT COUNTER FORMAT

RL1 and RL0 control the reading and loading sequence for the counter data. They can set up sequence dependent operations and also latch the count for reading "on the fly".

RL1	RLO	
0	0	Counter latching operation
1	0	Read/Load most significant byte only
0	1	Read/Load least significant byte only
1	1	Read/Load least significant byte, most significant byte.

FIGURE 5.2.4 READ/LOAD BITS

BCD controls the type of counting.

BCD	
0	Binary Counter (16 bits) BCD Counter (4 Decades)
	FIGURE 5.2.5 BCD BIT

M2, M1, and M0 select the mode of the counter. The Programmer Guide in Appendix A describes the configuration of the CLOCK, GATE, and OUTPUT signals for the various modes.

M2	M1	M0	
0	0	0	Interrupt on terminal count
0	0	1	Programmable One-Shot (retriggerable)
0	1	0	Rate Generator (pulse output)
0	1	1	Rate Generator (square wave output)
1	0	0	Software triggered strobe (pulse output)
1	0	1	Hardware triggered strobe (pulse output)

FIGURE 5.2.6 MODE FORMAT

The data read or load sequence is selected by RL1 and RL0. When RL1=RL0=1, the sequenced operation MUST be performed before the control word is again written for that counter. Half of the operation is not allowed.

The data or count for counter 0 is input/output to port xB or xF. Counter 1 is input/output to port xA or xE, and counter 2 is input/output to port x9 or xD. NOTE: WHEN DATA IS INPUT FROM THOSE COUNTERS, THE BITS WILL BE INVERTED.

5.3 SIGNAL ROUTING FOR THE INTERVAL TIMER

Each of the three 16 bit counters has a clock input, a gate input and an output. Each input can have any of several signals routed to it. The outputs to select the appropriate signals are shown in Figure 5.3.1.

		BIT 7	POSITION 6	N: 5	4	3	2	1	0
OUTPUT:	x2			Gate	0 Sele	ect	Clock	0	Select
				С	В	A	С	В	A
	x 3			Gate	1 Sele	ect	Clock	1	Select
				С	В	A	С	В	A
	x 4			Gate	2 Sele	ect	Clock	2	Select
				С	В	A	С	В	A

FIGURE 5.3.1 GATE AND CLOCK ROUTING

The decode of each three bit value to the selected signal is shown in Figure 5.3.2.

С	В	A	
0	0	0	See EXTERNAL Table
0	0	1	Programmable value for gate; 1 MHz for
			clock
0	1	0	1 Second
0	1	1	FREQ1 (see selection chart)
1	0	0	FREQ2 (jumper selected)
1	0	1	Output of counter O
1	1	0	Output of counter 1
1	1	1	Output of counter 2

FIGURE 5.3.2 GATE/CLOCK SELECTS

When CBA=000 external signals are selected from a pin on the 36 pin edge connector. The table in Figure 5.3.3 associates the counters to the external pins.

Gate 0	Pin 14
Clock 0	Pin 13
Gate 1	Pin 17
Clock 1	Pin 16
Gate 2	Pin 20
Clock 2	Prescaler

FIGURE 5.3.3 EXTERNAL CONNECTIONS

The prescaler is one of four signals and is selected through the utility byte.

		 POSTIC 6	 4	3	2	1	0
OUTPUT:	 					FS1	FS0
	 	 هٔ ساب شک بیده دید بیری ای	 10 (M M) En (I) es e			UTILITY	

where:

FS1	FS0	
0	0	External input, pin 12
0	1	Gated/1 from pin 19
1	0	Gated/10 from pin 19
1	1	Gated/100 from pin 19

FIGURE 5.3.4 PRESCALER FUNCTION

When CBA of the GATE/CLOCK selects = 001, the gate value may be directly output through output port x5.

			POSITI 6	 4	3	2	1	0
OUTPUT:	x 5	10 tim tila gas gas siin gad gas tas tas ta				P2	P1	PO
		FI		 		LE GATES		

P2, P1 and P0 go to gate 2, gate 1 and gate 0, respectively. Thus, each gate can be turned on or off by software control.

This same byte selects FREQ1.

	 7	POSTION 6	5		•		
OUTPUT:			FC	FB	FA		
	 	FIGURE				 	

FREQ1 selects one of the internal frequencies as given by the table in Figure 5.3.7.

FC	FB	FA	
0	0	0	External frequency, pin 36
0	0	1	1 second
0	1	0	100 Milleseconds
0	1	1	10 Milleseconds
1	0	0	1 Millesecond
1	0	1	100 Microseconds
1	1	0	10 Microseconds
1	1	1	1 Microsecond

FIGURE 5.3.7 FREQ1 SELECTS

Some of the signals may be monitored from status byte.

	BIT	POSITION:							
		•	5		_				
INPUT:	x 4	ana ilia din din din din din dan dan dip mi		1SEC	FREQ1	OUT2	OUT1	OUTO	
		Maria (Alian					STATUS		

FIGURE 5.3.8 STATUS BYTE SIGNALS

OUTO, OUT1, and OUT2 are the outputs of the counters, BUT INVERTED! (If the actual output is a 1, the bit would be a 0). FREQ1 is the FREQ1 signal inverted and 1SEC is the 1 second gate signal, also inverted.

The one second gate signal is on for one second and off for 1 second. It gates the prescaler to allow a 1 second burst of counts. When the status bit is a 0, the prescaler is counting and when the bit (1SEC) is a 1, the frequency may be read. Note that only counter 2 is used with the prescaler.

5.4 INTERRUPT CONTROLLER

The interrupt controller is based on the 8214 chip. It is necessary to write the current interrupt level to the chip so that it can determine if the incoming interrupt signal is of higher or lower priority.

		${ t BIT}$	POSIT:	ION:			•		
		7	6	5	4	3	2	1	0
		·							
OUTPUT:	ж0					LEN	L2	L1	LO

FIGURE 5.4.1 INTERRUPT LEVEL

L2 through L0 is the current level of interrupt on which the programming is executing. Level 0 is the highest level; level 7 is the lowest. LEN is the level-enable bit and should be 0 to enable L2 through L0. If no interrupt is active, LEN should be a 1.

CHAPTER 5: SOFTWARE INTERFACE

The interrupt mask byte is accessed by an output to port x1.

		7	•	5	•	•	_	· ·	-	
OUTPUT:	x 1	MSKO	MSK1	MSK2	MSK3	MSK4	MSK5	MSK6	MSK7	
				E 5.4.						

When MSKO is a 1, level 0 is masked and any interrupt which occurs on that level will be ignored. Likewise for each of the other masks.

To process interrupts, the interrupt controller must be initialized. When the system is powered up, an interrupt may be pending. To reset that interrupt without going through the actual interrupt routine, bit 2 of the utility byte must be written to a 1, and then reset back to a 0.

			POSITION 6	4	3	2	1	0
OUTPUT:	хб					Reset Int		
	`	· •		 			UTILITY	BYTE

FIGURE 5.4.3 INTERRUPT INITIALIZATION

Also, the current level must be initialized and all pending interrupts must be reset. To reset pending interrupts, the mask byte is written with all 1's so that all levels are masked. Then the reset interrupt bit may be momentarily set to 1 and the level byte may be written with 08 (base level). Finally, the active interrupt levels are unmasked.

Appendix H shows a sample interrupt program. Two bytes from main memory are used to save the current level and the current mask. When the interrupt occurs, the program saves the accumulator, puts the interrupted level into the stack, and stores the new level into the controller's level byte as well as into the main storage byte (called CURLEV).

When returning from the interrupt, the interrupt request is reset (by turning the mask bit for that level on and off) and the previous level is fetched from the stack and output to both the controller and the CURLEV byte in main memory. The accumulator is then restored and the interrupt routine returns.

CHAPTER 6

PROGRAMMING

The software for the Interrupt/Real Time Clock board can be simple or complex, depending on the application involved. But even the most complex applications can be broken down into smaller and smaller pieces, each of which provides a simpler function to be integrated into the whole. This section illustrates sample programs which use the board's facilities, illustrating some of the programming steps used to accomplish the functions.

The assembly level programs can be found on the tape supplied with the board. The BASIC programs are not on the tapes, since many different versions of BASIC and BASIC files exist. The user should enter the programs from the listing, tailored to the particular version of BASIC. The listings themselves were taken and run on The Digitl Group's MAXI BASIC, although almost any BASIC will work as long as it can be made to do INPUTs and OUTPUTs to the comptuer's I/O ports.

6.1 SETTING THE CLOCK

There are several ways to set the calendar clock up for day and date timekeeping. Some of the methods were outlined in the Software Interface Section. One of the methods consisted of resetting the counter to all zeros. In this method, the starting day and time is recorded on a non-volatile media, such as cassette tape or diskette. The counter then becomes the number of seconds after that recorded time.

The second method uses a commonly known starting point, such as the first day of the half-year, so that a day and time might be calculated without resorting to automatic storage on a file medium.

As described in the Software Interface, the method holds one half of the counter reset while toggling the other half, and then counts simultaneously to the desired count. More care is needed, however, to prevent false clocking of the calendars.

This false clocking occurs when switching between a fast and normal clock, or changing clock speeds. Unless enough care is used to prevent unwanted signal transitions, extra counts can be created.

The program example of setting the clock, Appendix C, allows for these transitions by comparing for a value less than the matching value and then slowly controlling the clock until the desired value is reached. Also, if a counter value is read during the time the counter is incrementing, a false value may be read in. Therefore, at key points note that the counters are read twice to assure the correct value.

To use the program load the second cassette program on the demonstration tape. Using some sort of memory editor load the locations TIME 1 through TIME 7 (07DD to 07E3) to the time desired. TIME 1 holds a binary value for unit seconds; TIME 2 = 10 seconds; TIME 3 = unit minutes; TIME 4 = ten minutes; TIME 5 = unit

hours; TIME 6 = ten hours (note that hours is in 24 hour time) and TIME 7 = the day of the half year in binary. The eleventh day (0B) would be January 11 or July 11 (assuming the second half year begins July 1).

Thus, the time 2:49:05 P.M., August 2, would appear as the sequence 05,00,09,04,04,01,21, in hex, or 005,000,011,004,001,041, in octal. These values may also be located by program control.

Select the menu number (7) and the little program CALL will invoke the SETIME subroutine to set up the correct time. If the program returns immediately, then it is possible that the time setting function is disabled. SETIME returns with a 1 in the accumulator if this error condition occurs. To enable the timesetting functions, momentarily press the time-enable switch or momentarily ground pin 33 on the connector. Then run the program again.

The short calling program may be replaced by a user-provided program as long as the seven time bytes are set up beforehand. A return accumulator of 0 indicates successful completion. SETIME does not disable the time setting function so a new time may still be set.

6.2 READING THE CLOCK

To determine if the clock setting is correct, the counters may be read by a sequence of input commands. A BASIC program (Appendix D) may be typed in from this listing to read the clock and display the day and time in a readable format.

When the four counter bytes are read, they should be read starting from the lowest, least significant byte to the most significant byte. Then the least significant byte is read again to make sure it hasn't changed. This method obtains a stable count by determining that no clock pulses had occurred between or during the reading of values.

Once the clock is read, arithmetic operations are performed to extract the day and time. If the time is correct, the clock can be started by typing CONT to continue the program and disable the time setting function. This should be done at the moment the entered time and the current time are the same. The clock is now running and can be read again by re-running the program.

6.3 PERPETUAL TIMING

Perpetual timing is merely a scheme to keep track of the correct time, date, year, etc. As was mentioned earlier, this technique consists of keeping a reference date and counting the seconds since that reference. Thus some form of non-volatile storage is needed.

Since the counters will overflow after about half a year, a method is needed to count the overflows and store them in the same permanent storage. This update process should be done on the average of once every three months.

Since is it likely that the computer may not be turned on at the moment the counters overflow, some flag must be set in order to determine that an overflow

did occur. If this flag is to be turned on and stored when the high bit of the counter is a "one", then there is a period of three months during which the computer can "notice" the condition and set the flag. Then, after the counters have overflowed, the computer has three months to recognize that although the high bit is a "zero", the flag is turned on and therefore an overflow occurred. It then increments the overflow counter and resets the flag so that the overflow counter won't be incremented again (until the next overflow).

To keep the scheme from vulnerability to power blackouts two sets of flags, dates and overflows should be kept so that when the permanent storage is beng updated, a power failure at that critical time can be recoverable by using the alternate set of values.

Over such a long time span, the clock will gain or lose time. Since the calendar is not settable without pushing a button to enable the set electronics and since this also produces a vulnerability to power outages, it is best to let the counter keep counting. To make the adjustment, the base date and time which was originally stored is altered by the appropriate amount and restored.

6.4 MEASURING INTERVALS

Appendix E shows a BASIC program which measures intervals. The three 16 bit counters are cascaded to count up to 48 bits of the 1 MHz clock. Accuracy is to 1 microsecond, although the BASIC input shown in this example cannot demonstrate the accuracy.

To run the program, type a value (any value) after starting the program: this starts the timer. Type another value at the end of the interval and the timer is stopped and the value is read out.

Note that when the counters are loaded with the maximum count, the clock inputs at that time are all 1 MHz for each counter. The reason is that the data loaded into a counter does not become active until that counter receives a clock pulse on its clock input.

Also for simplicity of programming, the counters are counting at 1 less that the maximum count of each counter. Since the data read from the counters is inverted, a maximum count of all ones will read as zero and as the counters count down, the data will appear to count up.

6.5 CREATING TIME DELAYS

Several of the modes can be used to create a time delay. If the intent of the delay is to create an interrupt, modes 4 and 5 will generate a one-clock-width pulse. Mode 0 and 1 will change output states permanently when the time delay is complete.

Modes 0 and 4 do not depend on the gate input to initiate counting, although the gate input should be high to enable counting. Mode 1 and 5 begin counting with the rising gate transition.

One counter may be loaded during one count to change the period of the counter

RTC/IC

on the next count. However, if the time of the count is too short to allow the software to load the new values, a second counter may be prestored with the required value. Thus, tying a pair of counters together to gate each other is one way to produce delays when one of the delays is too short for software interaction.

6.6 FREQUENCY COUNTER

Counter number 2 has a two decade prescaler to facilitate frequency measurements. Appendix F contains a BASIC program to make measurements.

The counter is set up for mode 0 in order to count the number of clocks per second. The clock input is automatically gated on for exactly 1 second. This allows the counter to be read directly in Hz. However, various stages of the prescaler may be used to allow higher frequencies.

The frequency counter shown here has an upper limit of about 6.5 MHz, since a larger count would overflow the counter. The use of a second counter configured in a similar manner to the example of an interval measurement counter would extend the maximum frequency limit.

Overflow is determined by monitoring the output signal from counter 2. If this signal is ever low, then overflow is detected.

The counter also autoranges. This is done by selecting the appropriate output from the prescaler. If the frequency count is low, less stages of the prescaler are used to increase the count and accuracy. If the count gets too high or overflows, then more stages are used to divide the count down to a more manageable number.

6.7 PLAYING MUSIC

The final program in assembly language in Appendix G, is a routine that plays music. This routine demonstrates the square wave generator counter mode plus interrupt programming.

The circuit of figure 6.7.1 should be built to interface the computer to an audio amplifier. Each counter will be used to play a note or frequency and these notes are added together and fed to the amplifier.

RTC/IC




FIGURE 6.7.1 INTERFACE CIRCUIT TO PLAY MUSIC

The interrupt rate of 1 millisecond should be selected and levels 2 and 4 should be set up for high-to-low transition and high level inerrupts, respectively.

The program executes from a command table. The Table is set up to specify the length of each note or rest, the counter which will play it and the coded frequency of the note.

In a command byte of this list, the low two bits select the counter, the next three select the duration of the note, and bit 6 selects between a rest or a playing note. The data byte, which is only used with a playing note, selects the frequency by means of a table lookup. The lower four bits select the notes on the scale and the next three bits select the octave. The data byte immediately follows the playing note byte.

	LENGTH	POSITION
0=rest	000=stop	01=counter 2
1=note	001=64th note	10=counter 1
	010=32nd note	11=counter 0
	011=16th note	
	100=8th note	
	101=quarter not	e
	110=half note	
	111=whole note	

FIGURE 6.7.2 COMMAND FORMAT FOR MUSIC

The program starts at INIT and shows some of the counter and interrupt initialization steps. Each note value for the counter and length is set up on the base or non-interrupt level. This information is passed to the level 4 interrupt routine, which transfers the information to the counters at the appropriate time. This time is determined by the level 2 routine, which counts milliseconds and timing beats and knows when the next note is due. The level 2 routine causes a level 4 interrupt when level 4 has something to do.

Load the last program from the cassette and choose option 3. After a few moments, the music will begin.

6.8 INTERRUPT PROGRAMMING

The music routine and the sample interrupt-handling excerpts in Appendix H illustrate interrupt controller programming. Basically, the interrupt level must be given to the controller to determine priority of interrupts. The previous interrupt level must be saved in order to restore the previous priority. Before returning, the interrupt request latch must be reset (through the mask byte) to keep from re-interrupting. This must be done before the old interrupt level is output or else a second interrupt will be remembered for the current level.

Since the interrupts can occur anywhere, any common bytes used both by the base and interrupt levels or between interrupt levels should be carefully analyzed for possible timing problems. For example, the base level may wish to add a value to a register and the interrupt level may wish to reset the register. Between the time the value is read, added and stored again, the interrupt may occur, causing the register to be reset. Then the base routine regains control and stores back the added value. Thus the interrupt routine's reset of the register is lost.

These problems are commonly solved by the use of the DI and EI instructions on the lower level. They keep the interrupt from occuring during critical processing times. Another method is a set of flags which indicate the routine that has control of the register in question. Still another method gives each routine read-only registers and exclusive-write registers. Thus, only the base level can write a particular register. Interrupt problems usually stem from such conflicts and careful timing analysis of the program can usually resolve such problems.

RTC/IC - 41 -

APPENDIX CONTENTS

- A. PROGRAMMER GUIDE
- B. 8253 DATA SHEETS
- C. SET CLOCK TIME (ASSM)
- D. READ CLOCK TIME (BASIC)
- E. MEASURE INTERVALS (BASIC)
- F. FREQUENCY COUNTER (BASIC)
- G. MUSIC ROUTINES (ASSM)
- H. SAMPLE INTERRUPT HANDLER
- I. DIAGNOSTICS
- J. CONNECTOR PINOUT
- K. PARTS LIST
- L. PARTS PLACEMENT DIAGRAM
- M. SCHEMATIC

APPENDIX A - PROGRAMMER GUIDE

CON	TROI	WO	RD FORMAT: SC1 SC	Ø RL1	rlø n	12 Ml I	MØ BCD	(Al,	AØ = ØØ) WRITE	ONLY		
scl	<u>sc</u>	ø	SELECT COUNTER	RL1 RL0	REAL)/LOAD		BCD	MODE			
ø	ø Ø Select Counter Ø Ø Ø Counter Latch Ø Binary											
Ø 1 1] Ø]	- 1	Select Counter 1 Select Counter 2 Illegal	Ø 1 1 Ø 1 1								
M2	Ml	МØ		MODE SELECT OUTPUT	MODE LOAD LOAD LOAD LOW OR SELECT 1st 2nd DURING FALLING RISING HIGH OUT OUT							
ø	ø	ø	Interrupt on Terminal Count	ø	Sto p	New Count	New Count(same)	Disable Countin	1	Enable Counting	Final Count (Hi)	Load Mode
Ø	Ø	1	Retriggerable One-shot	Same			Active for next trigger		Initial Count and Reset out after Clock		Hi on final Count	Low on Trigger
Х	1	Ø	Rate Generator (:N) Pulse	1		Start Count (Gate=1)	Active for next period	Stop Countin Out goe Hi	Initiate g; Counting	Enable Counting	Lo for l clock after Count	
X	1	1	Rate Generator (Square Wave)	1		Start Count (Gate=1)	Active after Transition	Stop Countin out goe Hi	- -	Enable Counting	Lo for last ½ Count	
1	Ø	Ø	Software Trigger Strobe (pulse)	1		Start Counting	Next period (Gate=1), New Count (Gate=Ø	1		Enable Counting	Lo for 1 clock after Count	
1	Ø	1	Strobe (pulse)						Initiate Counting		Lo for 1 Clock after Count	Retrigger

A3 = 1, A2 = Don't Care

DATA BYTES (A1,A \emptyset): 11 = Counter \emptyset 1 \emptyset = Counter 1 \emptyset 1 = Counter 2

NOTE: Timer date inverted when read

Complete entire read or write operation before doing other (with respect to each Counter)

WRITE (OUTPUT)

READ (INPUT)

A3	A2	Al	АØ	7	6	5	4	3	2	1	Ø	7	6	5	4	3	2	1	Ø
ø	ø	ø	ø	х	Х	х	X	INTI		(CURR	ENT) LØ	Х	Х	5	4	CMO	S TI 2		ø
ø	ø	ø	1	1	= HIGHE			INT Ø);	BIT Ø	= LOWE	ST	х	х	11	1ø		s TI 8		6
ø	Ø	1	Ø	х	х	GATE (Ø SELECT	r GA	CLOCK	Ø SELE CB	CT CA	Х	х	17	16		S TI 14	ME 13	12
ø	ø	1	. 1	х	Х	GATE :	l SELECT	r GA	CLOCK	1 SELE CB	CT CA	х	х	23	22	CMC 21	S TI 2Ø		18
ø	1	Ø	Ø	х	х	GATE :	2 SELECT	r GA	CLOCK	2 SELE CB	CA	INI	TEN			ATUS C F1		OUT 1	OUT Ø
ø	1	ø	1	х	Х	FREQUI FC	ENCY 1 S	SELECT I	PROGRAM P2	GATES Pl	РØ								
ø	1	1	Ø	DIS- ABLE TIME SET WHEN Ø	FAST CLOCK (CMOS)	RESET 212 SEC	RESET SEC	RESET MICRO- SEC- OND		FREQU COUNT FS1									

```
GATE SELECT
```

<u>GC</u>	<u>GB</u>	GA	
ø	ø	ø	XGAn, where $n=\emptyset$, 1, or 2
Ø	ø	1	Pn, where $n=\emptyset$, 1, or 2
Ø	1	Ø	1 SEC
Ø	1	1	FREQ 1
1	ø	Ø	FREQ 2 (JUMPER SELECTED)
1	Ø	1	OUTØ
1	1	ø	OUT1
1	1	1	OUT2

CLOCK SELECT

<u>CC</u>	<u>CB</u>	CA	
ø	ø	Ø	XCLn where n=Ø, 1, or 2 (see frequency counter select XCL2)
ø	ø	ĺ	1 MHz
Ø	1	Ø	1 SEC
Ø	1	1	FREQ 1
1	Ø	Ø	FREQ 2 (JUMPER SELECTED)
1	Ø	1	OUTØ
1	1	ø	OUT1
1	1	1	OUT2

FREQ 1 SELECT

FC	FB	FA	
ø	ø	ø	XF1 (EXT. CLK FREQ.)
Ø	Ø	1	1 SEC CLK
Ø	1	Ø	100 MSEC
Ø	1	1	10 MSEC
1	ø	ø	1 MSEC
1	Ø	1	100 USEC
1	1	ø	10 USEC
1	1	1	1 USEC

FREQUENCY COUNTER SELECT

<u>FS1</u>	<u>FSØ</u>	
Ø	ø	FXCL2 FAST CLOCK
Ø	1	EXCL2 : 1, GATED
1	Ø	EXCL2 ÷ 10, GATED
1	1	EXCL2 : 100, GATED



8253/8253-5 PROGRAMMABLE INTERVAL TIMER

- MCS—85TM Compatible 8253-5
- **■** Count Binary or BCD
- 3 Independent 16-Bit Counters
- Single +5V Supply

- DC to 2 MHz
- Programmable Counter Modes
- 24-Pin Dual In-Line Package

The Intel® 8253 is a programmable counter/timer chip designed for use as an Intel microcomputer peripheral. It uses nMOS technology with a single +5V supply and is packaged in a 24-pin plastic DIP.

It is organized as 3 independent 16-bit counters, each with a count rate of up to 2 MHz. All modes of operation are software programmable.


PIN CONFIGURATION

0,0	1		24	$\neg v_{cc}$
ս	2		23	J₩Ŕ
₽₅□	3		22	□RD
ᅄ	4		21	□c̃š
D₃□	5		20	□ A₁
0,0	6	8253	19	D 4₀
ᄱ	7		18	CLK 2
⋼₫	8		17	OUT 2
CLK O	9		16	GATE 2
	10		15	CLK 1
ATE O	11		14	GATE 1
GND	12		13	D 0UT 1
	_			

PIN NAMES

D, D0	DATA BUS (8 BIT)
CLK N	COUNTER CLOCK INPUTS
GATE N	COUNTER GATE INPUTS
OUT N	COUNTER OUTPUTS
RD	READ COUNTER
WR	WRITE COMMAND OR DATA
CS	CHIP SELECT
A ₀ A ₁	COUNTER SELECT
V _{cc}	+5 VOLTS
GND	GROUND

BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

General

The 8253 is a programmable interval timer/counter specifically designed for use with the Intel™ Microcomputer systems. Its function is that of a general purpose, multi-timing element that can be treated as an array of I/O ports in the system software.

The 8253 solves one of the most common problems in any microcomputer system, the generation of accurate time delays under software control. Instead of setting up timing loops in systems software, the programmer configures the 8253 to match his requirements, initializes one of the counters of the 8253 with the desired quantity, then upon command the 8253 will count out the delay and interrupt the CPU when it has completed its tasks. It is easy to see that the software overhead is minimal and that multiple delays can easily be maintained by assignment of priority levels.

Other counter/timer functions that are non-delay in nature but also common to most microcomputers can be implemented with the 8253.

APPENDIX

щ

- Programmable Rate Generator
- Event Counter
- Binary Rate Multiplier
- Real Time Clock
- Digital One-Shot
- Complex Motor Controller

Data Bus Buffer

This 3-state, bi-directional, 8-bit buffer is used to interface the 8253 to the system data bus. Data is transmitted or received by the buffer upon execution of INput or OUTput CPU instructions. The Data Bus Buffer has three basic functions.

- 1. Programming the MODES of the 8253.
- 2. Loading the count registers.
- 3. Reading the count values.

Read/Write Logic

The Read/Write Logic accepts inputs from the system bus and in turn generates control signals for overall device operation. It is enabled or disabled by CS so that no operation can occur to change the function unless the device has been selected by the system logic.

RD (Read)

A "low" on this input informs the 8253 that the CPU is inputting data in the form of a counters value.

WR (Write)

A "low" on this input informs the 8253 that the CPU is outputting data in the form of mode information or loading counters.

A0, A1

These inputs are normally connected to the address bus. Their function is to select one of the three counters to be operated on and to address the control word register for mode selection.

CS (Chip Select)

A "low" on this input enables the 8253. No reading or writing will occur unless the device is selected. The $\overline{\text{CS}}$ input has no effect upon the actual operation of the counters.




Figure 1. Block Diagram Showing Data Bus Buffer and Read/Write Logic Functions

<u>cs</u>	RD	WR	Α1	A ₀	
0	1	0	0	0	Load Counter No. 0
0	1	0	0	1	Load Counter No. 1
0	1	0	1	0	Load Counter No. 2
0	1	0	1	1	Write Mode Word
0	0	1	0	0	Read Counter No. 0
0	0	1	0	1	Read Counter No. 1
0	0	1	1	0	Read Counter No. 2
0	0	1	1	1	No-Operation 3-State
1	Х	Х	Х	Х	Disable 3-State
0	1	1	Х	Х	No-Operation 3-State

Control Word Register

The Control Word Register is selected when A0, A1 are 11. It then accepts information from the data bus buffer and stores it in a register. The information stored in this register controls the operational MODE of each counter, selection of binary or BCD counting and the loading of each count register.

The Control Word Register can only be written into; no read operation of its contents is available.

Counter #0, Counter #1, Counter #2

These three functional blocks are identical in operation so only a single Counter will be described. Each Counter consists of a single, 16-bit, pre-settable, DOWN counter. The counter can operate in either binary or BCD and its input, gate and output are configured by the selection of MODES stored in the Control Word Register.

The counters are fully independent and each can have separate Mode configuration and counting operation, binary or BCD. Also, there are special features in the control word that handle the loading of the count value so that software overhead can be minimized for these functions.

The reading of the contents of each counter is available to the programmer with simple READ operations for event counting applications and special commands and logic are included in the 8253 so that the contents of each counter can be read "on the fly" without having to inhibit the clock input.

8253 SYSTEM INTERFACE

The 8253 is a component of the Intel™ Microcomputer Systems and interfaces in the same manner as all other peripherals of the family. It is treated by the systems software as an array of peripheral I/O ports; three are counters and the fourth is a control register for MODE programming.

Basically, the select inputs A0, A1 connect to the A0, A1 address bus signals of the CPU. The \overline{CS} can be derived directly from the address bus using a linear select method. Or it can be connected to the output of a decoder, such as an Intel® 8205 for larger systems.




Figure 2. Block Diagram Showing Control Word Register and Counter Functions




Figure 3. 8253 System Interface

OPERATIONAL DESCRIPTION

General

The complete functional definition of the 8253 is programmed by the systems software. A set of control words <u>must</u> be sent out by the CPU to initialize each counter of the 8253 with the desired MODE and quantity information. These control words program the MODE, Loading sequence and selection of binary or BCD counting.

Once programmed, the 8253 is ready to perform whatever timing tasks it is assigned to accomplish.

The actual counting operation of each counter is completely independent and additional logic is provided on-chip so that the usual problems associated with efficient monitoring and management of external, asynchronous events or rates to the microcomputer system have been eliminated.

Programming the 8253

All of the MODES for each counter are programmed by the systems software by simple I/O operations.

Each counter of the 8253 is individually programmed by writing a control word into the Control Word Register. (A0, A1 = 11)

Control Word Format

D ₇	D ₆	D ₅	D ₄	D_3	D_2	D ₁	D ₀
SC1	SC0	RL1	RL0	M2	M1	MO	BCD

Definition of Control

SC - Select Counter:

SC1	SC0	
0	0	Select Counter 0
0	1	Select Counter 1
1	0	Select Counter 2
1	1	Illegal

RL - Read/Load:

RL1 RL0

0	0	Counter Latching operation (see READ/WRITE Procedure Section)
1	0	Read/Load most significant byte only.
0	1	Read/Load least significant byte only.
1	1	Read/Load least significant byte first, then most significant byte.

M - MODE:

M2	MI	MO	
0	0	0	Mode 0
0	0	1	Mode 1
Х	1	0	Mode 2
Х	1	1	Mode 3
1	0	0	Mode 4
1	0	1	Mode 5

BCD:

0	Binary Counter 16-bits
1	Binary Coded Decimal (BCD) Counter (4 Decades)

Counter Loading

The count register is not loaded until the count value is written (one or two bytes, depending on the mode selected by the RL bits), followed by a rising edge and a falling edge of the clock. Any read of the counter prior to that falling clock edge may yield invalid data.

MODE Definition

MODE 0: Interrupt on Terminal Count. The output will be initially low after the mode set operation. After the count is loaded into the selected count register, the output will remain low and the counter will count. When terminal count is reached the output will go high and remain high until the selected count register is reloaded with the mode or a new count is loaded. The counter continues to decrement after terminal count has been reached.

Rewriting a counter register during counting results in the following:

- (1) Write 1st byte stops the current counting.
- (2) Write 2nd byte starts the new count.

MODE 1: Programmable One-Shot. The output will go low on the count following the rising edge of the gate input.

The output will go high on the terminal count. If a new count value is loaded while the output is low it will not affect the duration of the one-shot pulse until the succeeding trigger. The current count can be read at any time without affecting the one-shot pulse.

The one-shot is retriggerable, hence the output will remain low for the full count after any rising edge of the gate input.

MODE 2: Rate Generator. Divide by N counter. The output will be low for one period of the input clock. The period from one output pulse to the next equals the number of input counts in the count register. If the count register is reloaded between output pulses the present period will not be affected, but the subsequent period will reflect the new value.

The gate input, when low, will force the output high. When the gate input goes high, the counter will start from the initial count. Thus, the gate input can be used to synchronize the counter.


When this mode is set, the output will remain high until after the count register is loaded. The output then can also be synchronized by software.

MODE 3: Square Wave Rate Generator. Similar to MODE 2 except that the output will remain high until one half the count has been completed (for even numbers) and go low for the other half of the count. This is accomplished by decrementing the counter by two on the falling edge of each clock pulse. When the counter reaches terminal count, the state of the output is changed and the counter is reloaded with the full count and the whole process is repeated.


If the count is odd and the output is high, the first clock pulse (after the count is loaded) decrements the count by 1. Subsequent clock pulses decrement the clock by 2. After timeout, the output goes low and the full count is reloaded. The first clock pulse (following the reload) decrements the counter by 3. Subsequent clock pulses decrement the count by 2 until timeout. Then the whole process is repeated. In this way, if the count is odd, the output will be high for (N+1)/2 counts and low for (N-1)/2 counts.

MODE 4: Software Triggered Strobe. After the mode is set, the output will be high. When the count is loaded, the counter will begin counting. On terminal count, the output will go low for one input clock period, then will go high again.


MODE 0: Interrupt on Terminal Count




MODE 3: Square Wave Generator




MODE 1: Programmable One-Shot



MODE 4: Software Triggered Strobe



MODE 2: Rate Generator



MODE 5: Hardware Triggered Strobe




Figure 5. 8253 Timing Diagrams

If the count register is reloaded between output pulses the present period will not be affected, but the subsequent period will reflect the new value. The count will be inhibited while the gate input is low. Reloading the counter register will restart counting beginning with the new number.

MODE 5: Hardware Triggered Strobe. The counter will start counting after the rising edge of the trigger input and will go low for one clock period when the terminal count is reached. The counter is retriggerable. The output will not go low until the full count after the rising edge of any trigger.

1	Signal Status	Low Or Going Low	Rising	High
0		Disables counting		Enables counting
1			Initiates counting Resets output after next clock	
2		Disables counting Sets output immediately high	Initiates counting	Enables counting
3		Disables counting Sets output immediately high	Initiates counting	Enables counting
4		Disables counting	Enables counting	
5			Initiates counting	

Figure 4. Gate Pin Operations Summary

8253 READ/WRITE PROCEDURE

Write Operations

The systems software must program each counter of the 8253 with the mode and quantity desired. The programmer must write out to the 8253 a MODE control word and the programmed number of count register bytes (1 or 2) prior to actually using the selected counter.

The actual order of the programming is quite flexible. Writing out of the MODE control word can be in any sequence of counter selection, e.g., counter #0 does not have to be first or counter #2 last. Each counter's MODE control word register has a separate address so that its loading is completely sequence independent. (SC0, SC1)

The loading of the Count Register with the actual count value, however, must be done in exactly the sequence programmed in the MODE control word (RL0, RL1). This loading of the counter's count register is still sequence independent like the MODE control word loading, but when a selected count register is to be loaded it must be loaded with the number of bytes programmed in the MODE control word (RL0, RL1). The one or two bytes to be loaded in the count register do not have to follow the associated MODE control word. They can be programmed at any time following the MODE control word loading as long as the correct number of bytes is loaded in order.

All counters are down counters. Thus, the value loaded into the count register will actually be decremented. Loading all zeroes into a count register will result in the maximum count (2¹⁶ for Binary or 10⁴ for BCD). In MODE 0 the new count will not restart until the load has been completed. It will accept one of two bytes depending on how the MODE control words (RLO, RL1) are programmed. Then proceed with the restart operation.

	MODE Control Word Counter n
LSB	Count Register byte Counter n
MSB	Count Register byte Counter n

Note: Format shown is a simple example of loading the 8253 and does not imply that it is the only format that can be used.

Figure 6. Programming Format

			A1	A0
No. 1		MODE Control Word Counter 0	1	1
No. 2		MODE Control Word Counter 1	1	1
No. 3		MODE Control Word Counter 2	1	1
No. 4	LSB	Count Register Byte Counter 1	0	1
No. 5	MSB	Count Register Byte Counter 1	0	1
No. 6	LSB	Count Register Byte Counter 2	1	0
No. 7	MSB	Count Register Byte Counter 2	1	0
No. 8	LSB	Count Register Byte Counter 0	0	0
No. 9	MSB	Count Register Byte Counter 0	0	0

Note: The exclusive addresses of each counter's count register make the task of programming the 8253 a very simple matter, and maximum effective use of the device will result if this feature is fully utilized.

Figure 7. Alternate Programming Formats

Read Operations

In most counter applications it becomes necessary to read the value of the count in progress and make a computational decision based on this quantity. Event counters are probably the most common application that uses this function. The 8253 contains logic that will allow the programmer to easily read the contents of any of the three counters without disturbing the actual count in progress.

There are two methods that the programmer can use to read the value of the counters. The first method involves the use of simple I/O read operations of the selected counter. By controlling the A0, A1 inputs to the 8253 the programmer can select the counter to be read (remember that no read operation of the mode register is allowed A0. A1-11). The only requirement with this method is that in order to assure a stable count reading the actual operation of the selected counter <u>must be inhibited</u> either by controlling the Gate input or by external logic that inhibits

the clock input. The contents of the counter selected will be available as follows.

first I/O Read contains the least significant byte (LSB) second I/O Read contains the most significant byte (MSB).

Due to the internal logic of the 8253 it is absolutely necessary to complete the entire reading procedure. If two bytes are programmed to be read then two bytes <u>must</u> be read before any loading WR command can be sent to the same counter.

Read Operation Chart

A1	A0	RD	
0	0	0	Read Counter No. 0
0	1	0	Read Counter No. 1
1	0	0	Read Counter No. 2
1	1	0	Illegal

Reading While Counting

In order for the programmer to read the contents of any counter without effecting or disturbing the counting operation the 8253 has special internal logic that can be accessed using simple WR commands to the MODE register. Basically, when the programmer wishes to read the contents of a selected counter "on the fly" he loads the MODE register with a special code which latches the present count value into a storage register so that its contents contain an accurate, stable quantity. The programmer then issues a normal read command to the selected counter and the contents of the latched register is available.

MODE Register for Latching Count

A0, A1 = 11

D7	D6	D5	D4	D3	D2	D1	D0
SC1	SC0	0	0	Х	Х	Х	Х

SC1.SC0 — specify counter to be latched

D5.D4 — 00 designates counter latching operation

X — don't care.

The same limitation applies to this mode of reading the counter as the previous method. That is, it is mandatory to complete the entire read operation as programmed. This command has no effect on the counter's mode.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0° C to 70° C
Storage Temperature65° C to +150° C
Voltage On Any Pin
With Respect to Ground0.5 V to +7 V
Power Dissipation 1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


D.C. CHARACTERISTICS $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = 5V \pm 5\%)$

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS	
V _{IL}	Input Low Voltage	-0.5	0.8	V		
V _{IH}	Input High Voltage	2.2	V _{CC} +.5V	V		
VoL	Output Low Voltage		0.45	V	Note 1	
V _{OH}	Output High Voltage	2.4		V	Note 2	
կլ	Input Load Current		±10	μΑ	V _{IN} = V _{CC} to 0V	
lofL	Output Float Leakage		±10	μΑ	V _{OUT} = V _{CC} to 0V	
Icc	V _{CC} Supply Current		140	mA		

Note 1: 8253, I_{OL} = 1.6 mA; 8253-5, I_{OL} = 2.2 mA. Note 2: 8253, I_{OH} = -150 μ A; 8253-5, I_{OH} = -400 μ A.

CAPACITANCE T_A = 25°C; V_{CC} = GND = 0V

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
CIN	Input Capacitance			10	рF	fc = 1 MHz
C _{I/O}	I/O Capacitance			20	рF	Unmeasured pins returned to V _{SS}



*If an 8085 clock output is to drive an 8253-5 clock input, it must be reduced to 2 MHz or less.

A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC} = 5.0V \pm 5\%$; GND = 0V

Bus Parameters (Note 1)

Read Cycle:


		82	253	8253-5		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
tAR	Address Stable Before READ	50		30		ns
t _{RA}	Address Hold Time for READ	5		5		ns
t _{RR}	READ Pulse Width	400		300		ns
t _{RD}	Data Delay From READ[2]		300		200	ns
t _{DF}	READ to Data Floating	25	125	25	100	ns
t _{RV}	Recovery Time Between READ and Any Other Control Signal	1		1		μs

Write Cycle:


		82	253	8253-5		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
t _{AW}	Address Stable Before WRITE	50		30		ns
t _{WA}	Address Hold Time for WRITE	30		30		ns
tww	WRITE Pulse Width	400		300		ns
t _{DW}	Data Set Up Time for WRITE	300		250		ns
t _{WD}	Data Hold Time for WRITE	40		30		ns
t _{RV}	Recovery Time Between WRITE and Any Other Control Signal	1		1		μs

Notes: 1. AC timings measured at V_{OH} = 2.2, V_{OL} = 0.8 2. Test Conditions: 8253, C_L = 100pF; 8253-5: C_L = 150pF.


Write Timing:



Read Timing:




Input Waveforms for A.C. Tests:



Clock and Gate Timing:

SYMBOL		82	253	8253-5		
	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
tCLK	Clock Period	380	dc	380	dc	ns
tpwH	High Pulse Width	230		230		ns
tpwL	Low Pulse Width	150		150		ns
tgw	Gate Width High	150		150		ns
t _G L	Gate Width Low	100		100		ns
tGS	Gate Set Up Time to CLK↑	100		100		ns
^t GH	Gate Hold Time After CLK↑	50		50		ns
top	Output Delay From CLK↓ ^[1]		400		400	ns
topg	Output Delay From Gates[1]		300		300	ns

Note 1: Test Conditions: 8253: C_L = 100pF; 8253-5: C_L = 150pF.



APPENDIX C

```
4DAQ
                    0090 *** SETIME ***
05F8
                    0100
                                 ST
                                      5370
05F8
                    0110 *ZERO 4 OR N BYTES
05F8
                    0120 ** H+L POINTS TO LOW BYTE
05F8
                    0130 ** C=# OF BYTES TO ZERO
                    0140 ZER04
05F8 OE 04
                                 LD
                                      C, 4H
05FA 06 00
                    0150 ZERON
                                 LD
                                      B, OH
05FC E5
                   0160 SETN
                                 PUSH HL
05FD 70
                    0170 ZEROA
                                 LD
                                       (HL)_{3}B
05FE 23
                    0180
                                 INC
                                      HL
OSFF OD
                    0190
                                 DEC
                                      C
0600 C2 FD 05
                    0200
                                 JP
                                      NZ, ZEROA
0603 E1
                    0210
                                 POP
                                      HL
0604 C9
                    0220
                                 RET
0605
                    0230 * ADD 4 OR N-WIDE
0605
                   0240 ** H+L=ACCUMULATED VALUE
0605
                    0250 ** D+E=ADDED VALUE
0605
                   0260 ** C=# OF BYTES PER ARGUEMENT
0605 OE 04
                    0270 ADD
                                 LD
                                      C, 4H
0607 E5
                   0280 ADDN
                                 PUSH HL
0608 D5
                   0290
                                 PUSH DE
0602 97
                   0300
                                 SUB
                                      Α
060A EB
                    0310 ADDA
                                 EΧ
                                      DE, HL
060B 7E
                    0320
                                 LD
                                      A, (HL)
0600 23
                    0330
                                 INC
                                      HL
060D EB
                    0340
                                      DE, HL
                                 EX
060E 8E
                    0350
                                 ADC:
                                       (HL)
060F 77
                    0360
                                 LD
                                       (HL),A
0610 23
                    0370
                                 INC
                                      HL
0611 OD
                                 DEC
                    0380
                                      C
0612 C2 0A 06
                    0390
                                 JP
                                      NZ, ADDA
0615 D1
                    0400
                                 POP
                                      DE
0616 E1
                    0410
                                 POP
                                      HL.
0617 C9
                    0420
                                 RET
0618
                    0430 *MLTADD MULTIPLY BY SUCCESSIVE ADDITIONS
0618
                    0440 ** C=# OF BYTES IN ARGUEMENTS
                    0450 ** B=# OF TIMES DE IS ADDED TO HL
0618
0618 OE 04
                    0460 MLTADD LD
                                      C, 4H
061A D5
                    0470 MLTADN PUSH DE
061B C5
                   0480
                                 PUSH BC
061C 11 2F 06
                    0490
                                 LD
                                      DE, TEMP
061F CD 39 06
                   0500
                                 CALL MOVEN
0622 C1
                    0510
                                 POP
                                      BC
0623 05
                    0515
                                 DEC
                                      В
0624 05
                    0520 MLTADA PUSH BC
0625 CD 07 06
                    0530
                                 CALL ADDN
0628 C1
                    0540
                                 POP
                                      BC
0629 05
                   0550
                                 DEC
                                      В
062A C2 24 06
                    0560
                                 JF
                                      NZ, ML TADA
062D D1
                    0570
                                 POP
                                      DE
062E C9
                    0580
                                 RET
062F
                    0520 TEMP
                                 DS
                                      8D
0637
                    0600 * MOVE FROM HL TO DE
0637
                   0310 ** C=# OF BYTES TO MOVE
0637 OE 04
                   0620 MOVE4
                                 LD
                                      C, 4H
0639 E5
                   0630 MOVEN
                                 PUSH HL
063A D5
                    0640
                                 PUSH DE
063B 7E
                   0650 MOVEA
                                 LD
                                      A, (HL)
063C EB
                   0660
                                 EX
                                      DE, HL
063D 77
                   0670
                                 LD
                                      (HL),A
063E EB
                   0680
                                 EX
                                      DE, HL
```

```
063F 23
                   0620
                                 INC
                                      HL
0640 13
                   0700
                                      DE
                                 INC
0641 OD
                   0710
                                 DEC
                                      C
0642 C2 3B 06
                   0720
                                 JP
                                      NZ, MOVEA
0645 D1
                   0730
                                POP
                                      DE
0646 E1
                   0740
                                 POP
                                      HL
0647 09
                   0750
                                 RET
0648
                   0760 * SHFTR SHIFT RIGHT (HL)
0648
                   0770 ** C=# OF BYTES IN ARGUEMENT
0648
                   0780 ** B=AMOUNT OF SHIFT
                                      C,4H
0648 OE 04
                   0790 SHFTR LD
064A E5
                   0800 SHFTRN PUSH HL
064B C5
                   0810
                                PUSH BC
0640 23
                   0820 SHFT1
                                 INC
                                      HL
064D OD
                                DEC
                   0830
                                      C
                                 JP
064E C2 4C 06
                   0840
                                      NZ, SHFT1
0651 2B
                   0850
                                 DEC
                                      HL
0652 01
                   0860
                                 POP
                                      BC
0653 97
                   0865
                                 SUB
                                      A
0654 C5
                   0870
                                 PUSH BC
0655 7E
                   0880 SHFTRB LD
                                      A, (HL)
0656 1F
                   0890
                                RRA
0657 77
                   0900
                                LD
                                      (HL),A
0658 2B
                   0910
                                 DEC
                                      HL
0659 OD
                   0920
                                DEC
                                      C
065A C2 55 06
                   0930
                                 JP
                                      NZ, SHFTRB
065D C1
                   0940
                                POP
                                      BC
065E E1
                   0950
                                 POP
                                      HL.
065F 05
                   0960
                                 DEC
                                      В
0660 C2 4A 06
                   0970
                                 JP
                                      NZ, SHFTRN
0663 09
                   0980
                                RET
0664
                   0990 * SUB DE FROM HL
0664
                   1000 ** C=# OF BYTES IN ARGUEMENT
0664 OE 04
                                      C, 4H
                   1010 SUB
                                LD
                                PUSH HL
0666 E5
                   1020 SUBN
0667 D5
                                 PUSH DE
                   1030
0668 97
                   1040
                                 SUB
0669 7E
                   1050 SUBA
                                LD
                                      A, (HL)
066A EB
                   1030
                                EX
                                      DE, HL
066B 9E
                   1070
                                 SBC
                                      (HL)
0660 23
                   1080
                                 INC
                                      HL
066D EB
                   1090
                                 ΕX
                                      DE, HL
066E 77
                   1100
                                LD
                                      (HL),A
066F 23
                   1110
                                 INC
                                      HL
0670 OD
                                DEC
                   1120
                                      C
0671 C2 69 06
                   1130
                                 JP
                                      NZ, SUBA
0674 D1
                   1140
                                 POP
                                      DE
0675 E1
                                 POP
                   1150
                                      HL
0676 C9
                   1160
                                 RET
0677
                   1170 * SETIME
0677
                   1180 ** THIS PROGRAM SETS THE REAL TIME CLOCK
0677
                   1190 ** THE TIME SHOULD BE SET INTO THE TABLE 'TIME'
0677
                   1200 ** IN THE FOLLOWING FORMAT
0677
                   1210 **
                              BYTE1: SEC
0677
                   1220 **
                              BYTE2: TEN SEC
                              BYTE3: MIN
0677
                   1230 **
Q677
                   1240 **
                              BYTE4: TEN MIN
るフフ
                   1250 **
                              BYTE5: HR
0677
                   1260 **
                              BYTE6: TEN HR
0677
                   1270 **
                              BYTE7: DAY OF 1/2 YEAR (BINARY)
0677
                   1280 **
0677
                   1290 ** THE PROGRAM RETURNS WITH A CONDITION CODE IN THE ACC:
0677
                   1300 **
                              0 = NO ERROR
```

```
0677
                   1310 **
                              1 = SETTING OF CLOCK DISABLED
0677
                   1320 **
0677
                   1330 **********************
1340 **
0677
                   1340 **
0677
                   1350 * NOTE CONVERT TIME TO BINARY
0677
                   1360 * ZERO T1, T2, AND T3
0677 21 EC 07
                   1370 SETIME LD
                                     HL,T3
067A CD F8 05
                   1380
                                CALL ZERO4
067D 21 E8 07
                   1390
                                LD
                                     HL, T2
0680 CD F8 05
                   1400
                                CALL ZERO4
0683 21 E4 07
                   1410
                                LD
                                      HL, T1
0686 CD F8 05
                   1420
                                CALL ZERO4
0682
                   1430 * SET T1 TO 1/2 YEAR
0689 3A E3 07
                   1440
                                LD
                                      A, (TIME7)
0680 77
                   1450
                                LD
                                      (HL)_{A}A
068D
                   1460 * SET MULT TO 24
068D 06 18
                   1470
                                LD
                                      B,24D
068F
                   1480 * CALL MLTADD FOR T1
068F CD 18 06
                   1490
                                CALL MLTADD
0692
                   1500 * SET T2 TO TEN HR
0692 3A E2 07
                   1510
                                LD
                                      A, (TIME6)
0695 21 E8 07
                   1520
                                LD
                                      HL, T2
0698 77
                   1530
                                LD
                                      (HL),A
0699
                   1540 * SET MULT TO TEN
0699 06 0A
                   1550
                                LD
                                      B, 10D
069B
                   1560 * CALL MLTADD FOR T2
069B CD 18 06
                   1570
                                CALL MLTADD
069E
                   1580 * SET T3 TO HR
069E 11 EC 07
                   1590
                                LD
                                      DE, T3
06A1 3A E1 07
                   1600
                                LD
                                      A, (TIME5)
06A4 EB
                   1610
                                EX
                                      DE, HL
06A5 77
                   1620
                                LD
                                      (HL),A
06A6 EB
                   1630
                                EX
                                      DE, HL
06A7
                   1640 * CALL ADD (T3 T0 T2)
06A7 CD 05 06
                   1650
                                CALL ADD
06AA
                   1660 * CALL ADD (T2 TO T1)
06AA EB
                   1670
                                EX
                                     DE, HL
06AB 21 E4 07
                   1680
                                LD
                                      HL, T1
06AE CD 05 06
                   1690
                                CALL ADD
06B1
                   1700 *SET MULT TO 6
06B1 06 06
                   1710
                                LD
                                      B, 6H
06B3
                   1720 * CALL MLTADD FOR T1
06B3 CD 18 06
                   1730
                                CALL MLTADD
06B6
                   1740 * SET T2 TO TEN MIN
06B6 EB
                   1750
                                EX
                                      DE, HL
06B7 CD F8 05
                   1760
                                CALL ZERO4
06BA 3A E0 07
                   1770
                                LD
                                     A, (TIME4)
06BD 77
                   1780
                                LD
                                      (HL), A
06BE
                   1790 * CALL ADD (T2 TO T1)
06BE EB
                   1800
                                EX
                                      DE, HL
06BF CD 05 06
                   1810
                                CALL ADD
0602
                   1820 * SET MULT TO 10
0602 06 0A
                   1830
                                     B, 10D
                                LD
0604
                   1840 * CALL MLTADD FOR T1
06C4 CD 18 06
                   1850
                                CALL MLTADD
0607
                   1860 * SET T2 TO MIN
06C7 EB
                   1870
                                EX
                                     DE, HL
0608 CD F8 05
                   1880
                                CALL ZERO4
06CB 3A DF 07
                   1890
                                LD
                                     A, (TIME3)
06CE 77
                   1900
                                LD
                                      (HL),A
06CF
                   1910 * CALL ADD (T2 TO T1)
```

OGCF EB

1920

EX

DE, HL

```
06D0 CD 05 06
                   1930
                                CALL ADD
06D3
                   1940 * SET MULT TO 6
06D3 06 06
                   1950
                                LD
                                      B, 6D
06D5
                   1960 * CALL MLTADD FOR T1
06D5 CD 18 06
                   1970
                                CALL MLTADD
0608
                   1980 * SET T2 TO TEN SEC
06D8 EB
                   1990
                                EX
                                      DE, HL
06D9 CD F8 05
                   2000
                                CALL ZERO4
06DC 3A DE 07
                   2010
                                LD
                                      A, (TIME2)
06DF 77
                   2020
                                LD
                                      (HL)_{A}
06E0
                   2030 * CALL ADD (T2 TO T1)
06E0 EB
                   2040
                                EX
                                      DE, HL
06E1 CD 05 06
                   2050
                                CALL ADD
06E4
                   2060 * SET MULT TO 10
06E4 06 0A
                   2070
                                LD
                                      B, 10D
06E6
                   2080 * CALL MLTADD FOR T1
06E6 CD 18 06
                   2020
                                CALL MLTADD
06E9
                   2100 * SET T2 TO SEC
06E9 EB
                   2110
                                EX
                                      DE, HL
06EA CD F8 05
                   2120
                                CALL ZERO4
06ED 3A DD 07
                   2130
                                LD
                                      A, (TIME1)
06F0 77
                   2140
                                LD
                                      (HL),A
06F1
                   2150 * CALL ADD (T2 TO T1)
06F1 EB
                                      DE, HL
                   2160
                                EX
06F2 CD 05 06
                   2170
                                 CALL ADD
06F5
                   2171 * SUBTRACT 1 SEC TO ALLOW SWITCHING CLOCK
06F5 EB
                   2172
                                EΧ
                                      DE, HL
06F6 CD F8 05
                   2173
                                CALL ZERO4
06F9 3E 01
                   2174
                                LD
                                      A, 1
06FB 77
                   2175
                                LD
                                      (HL),A
O6FC EB
                   2176
                                EX
                                      DE, HL
06FD CD 64 06
                   2177
                                CALL SUB
0700
                   2180 * MOVE LOWER 12 BITS OF T1 TO T2
0700 CD 37 06
                                CALL MOVE4
                   2190
0703 EB
                   2200
                                EX
                                      DE, HL
0704 23
                   2210
                                 INC
                                      HL
0705 7E
                   2220
                                LD
                                      A, (HL)
0706 E6 OF
                   2230
                                AND
                                      OFH
0708 77
                   2240
                                LD
                                      (HL), A
0709 23
                   2250
                                 INC
                                      HL
070A OE 02
                   2260
                                LD
                                      C, 2D
070C CD FA 05
                   2270
                                CALL ZERON
070F EB
                   2280
                                EX
                                      DE, HL
0710 06 00
                   2290
                                      B, 12D
                                LD
0712
                   2300 * SHIFT T1 12 BITS TO RIGHT
0712 CD 48 06
                   2310
                                CALL SHFTR
0715
                   2320 * CALL SUB (T2 FROM T1)
0715 11 E8 07
                   2330
                                LD
                                      DE, T2
0718 CD 64 06
                   2340
                                CALL SUB
071B
                   2350 * TRUNCATE T1 TO 12 BITS
071B E5
                   2360
                                PUSH HL
0710 23
                   2370
                                 INC
                                      HL
071D 7E
                   2380
                                LD
                                      A, (HL)
071E E6 OF
                   2390
                                 AND
                                      OFH
0720 77
                   2400
                                LD
                                      (HL),A
0721 23
                   2410
                                 INC
                                      HL.
Ø722 OE O2
                   2420
                                LD
                                      C,2D
D724 CD FA 05
                   2430
                                CALL ZERON
0727 E1
                   2440
                                FOP
                                     HL
0728
                   2450 * READ STATUS
0728 DB E4
                   2460
                                 IN
                                      A, ECH
072A
                   2470 * IF T-EN = 0
072A 07
                   2480
                                RLCA
```

```
072B 07
                    2490
                                 RLCA
0720
                    2500 * THEN
0720
                    2510 * . RETURN WITH ERROR 1
0720 BE 01
                    2520
                                 LD
                                      A, 1D
072E DO
                    2530
                                 RET
                                      NC
072F
                    2540 * ELSE
072F
                    2550 * . SET T3 T0 T1
072F 11 EC 07
                    2560
                                 LD
                                      DE, T3
0732 CD 37 06
                    2570
                                 CALL MOVE4
0735
                    2580 * . SHIFT T3 6 BITS TO RIGHT
0735 EB
                    2590
                                 EX
                                      DE, HL
0736 06 06
                    2600
                                 LD
                                      B, 6D
0738 CD 48 06
                    2610
                                 CALL SHFTR
073B
                    2620 * . SET F1 TO 100 MICROSEC AND FAST CLOCK
073B 3E 2F
                    2630
                                 LD
                                      A, 2FH
073D D3 E5
                    2640
                                 OUT
                                      EDH, A
073F
                    2650 * . SET L AND H, RESET M
073F 3E 50
                    2360
                                 L.D
                                      A,50H
0741 D3 E6
                    2670
                                 OUT
                                      EEH, A
0743
                    2680 * . REPEAT
0743
                    2690 * .
                             . CHECK CTIME3
0743 DB E3
                    2700 HG
                                 IN
                                      A, EBH
0745 06 02
                    2710
                                      2D
                                 ADD
0747 E6 3F
                    2715
                                 AND
                                      3FH
0749 BE
                    2720
                                 CP.
                                      (HL)
074A
                    2730 * . UNTIL CTIME3=T3-2
074A C2 43 07
                    2740
                                 JP
                                      NZ, HG
074D
                    2750 * . WAIT UNTIL CTIME3=T3-1
074D DB E3
                    2760 HG2
                                 IN
                                      A, EBH
074F C6 01
                    2770
                                 ADD
                                      1D
0751 E6 3F
                    2775
                                 AND
                                      3FH
0753 BE
                    2780
                                 CP.
                                      (HL)
0754 C2 4D 07
                                 JP
                    2790
                                      NZ, HG2
0757
                    2800 * . SET F1 TO MSEC
0757 3E 27
                    2810
                                 LD
                                      A, 27H
0759 D3 E5
                    2820
                                 OUT
                                      EDH, A
075B
                    2830 * . REPEAT
075B
                    2840 * . . IF CTIME3=T3
075B DB E3
                    2850 HG3
                                 IN
                                      A, EBH
075D BE
                    2860
                                 CP
                                      (HL)
075E C2 5B 07
                    2870
                                 JP
                                      NZ, HG3
0761 EB
                    2880
                                 EΧ
                                      DE, HL
0762
                    2890 * . . THEN
0762
                             . . IF CTIME2=T1 (LOW)
                    2900 *
0762 7E
                    2910
                                 LD
                                      A, (HL)
0763 E6 3F
                    2915
                                 AND
                                      3FH
0765 47
                    2920
                                 LD
                                      B, A
0766 DB E2
                    2925 HF
                                 IN
                                      A, EAH
0768 E6 3F
                    2930
                                 AND
                                      3FH
076A B8
                    2935
                                 CP
                                      В
076B C2 66 07
                    2940
                                 JP
                                      NZ, HF
076E DB E2
                    2945
                                 IN
                                      A, EAH
0770 E6 3F
                    2950
                                 AND
                                      3FH
0772 B8
                    2955
                                 CP
                                      В
0773 C2 66 07
                    2960
                                 JP
                                      NZ, HF
0776
                    2970 *
                             . . THEN
0776
                    2980 *
                             . . . SET M
0776
                    2920 *
                           . . . ENDIF
0776
                    3000 * . . ENDIF
0776
                    3010 * . UNTIL TIME REACHED
0776
                    3020 * .
                             SET F1 TO 100 MICROSEC
0776 3E 40
                    3030
                                 LD
                                      A, 40H
07.78 D3 E6
                    3040
                                 OUT
                                      EEH, A
```

```
077A 3E 2F
                   3050
                                LD
                                     A, 2FH
077C D3 E5
                   3040
                                OUT EDHA
077E
                   3070 * . SET T3 T0 T2
077E 21 E8 07
                   3080
                                LD
                                     HL, T2
0781 CD 37 06
                   3090
                                CALL MOVE4
0784
                   3100 * . SHIFT T3 6 BITS RIGHT
0784 EB
                   3110
                                ΕX
                                     DE, HL
0785 06 06
                   3120
                                LD
                                     B, GD
0787 CD 48 06
                   3130
                                CALL SHFTR
078A
                   3140 * . REPEAT
078A
                   3150 * . . CHECK CTIME1
078A DB E1
                   3160 LG
                                IN
                                     A, E9H
0780 06 02
                   3170
                                ADD
                                     2D
078E E6 3F
                   3175
                                AND
                                     3FH
0790 BE
                   3180
                                CP
                                     (HL)
0791
                   3190 * . UNTIL CTIME1=T3-2
0721 C2 8A 07
                   3200
                                JP
                                     NZ,LG
0794
                   3210 * . REPEAT
0794
                   3220 * . . CHECK CTIME1
0794 DB E1
                   3230 LG2
                                IN
                                     A, E9H
0796 C6 01
                   3240
                                ADD
                                     1 D
0798 E6 3F
                   3245
                                AND
                                     3FH
079A BE
                   3250
                                CP
                                     (HL)
079B
                   3260 * . UNTIL CTIME1=T3-1
                                JP
079B C2 94 07
                   3270
                                     NZ,LG2
079E
                   3280 * . SET F1 TO MSEC
079E 3E 27
                   3290
                               LD
                                     A, 27H
07A0 D3 E5
                   3300
                                OUT
                                     EDH, A
07A2
                   3310 * . REPEAT
07A2
                   3320 * . . IF CTIME1=T3
07A2 DB E1
                   3330 LG3
                               IN
                                     A, E9H
07A4 BE
                   3340
                                CP
                                     (HL)
07A5 C2 A2 07
                   3350
                                JP
                                     NZ,LG3
07A8 EB
                   3360
                                EX
                                     DE, HL
07A9
                   3370 * . . THEN
07A9
                   3380 * . . . CHECK CTIMEO
07A9 7E
                   3320
                               LD
                                     A_{r}(HL)
07AA E6 3F
                   3395
                                AND
                                     3FH
07AC 47
                   3400
                                LD
                                     B,A
O7AD DB E0
                   3405 LF
                               IN
                                     A, E8H
07AF E6 3F
                   3410
                                AND
                                     3FH
07B1 B8
                   3415
                                CP
                                     В
07B2 C2 AD 07
                   3420
                                JP
                                     NZ, LF
07B5 DB E0
                   3425
                                IN
                                     A, E8H
07B7 E6 3F
                   3430
                                AND
                                     3FH
07B9 B8
                   3435
                                CP
                                     В
07BA C2 AD 07
                   3440
                                JP
                                     NZ, LF
07BD
                   3450 * . . ENDIF
O7BD
                   3451 * . UNTIL TIME REACHED
O7BD
                   3452 * . SET TO NORMAL CLOCK
07BD 3E 00
                   3453
                                LD
                                     A, OOH
07BF D3 E6
                   3454
                                OUT
                                    EEH, A
0701
                   3455 * . WAIT UNTIL CTIMEO=T1+1
07C1 DB E0
                   3456 FL
                                IN
                                     A, E8H
07C3 D6 01
                                SUB
                   3457
                                     1 D
07C5 E6 3F
                   3458
                                AND
                                     3FH
07C7 B8
                   3452
                                CP
                                     R
0708 02 01 07
                                JP
                   3460
                                     NZ,FL
O7CB DB E0
                   3461
                                IN
                                     A, E8H
07CD D6 01
                   3462
                                SUB
                                     1 D
07CF E6 3F
                   3463
                                AND
                                     3FH
07D1 B8
                   3464
                                CP
                                     В
07D2 C2 C1 07
                   3465
                                JP
                                     NZ,FL
```

```
07D5
                    3470 * . STOP TIME
07D5 3E 08
                    3480
                                 LD
                                       A,08H
07D7 D3 E6
                    3490
                                 OUT
                                       EEH, A
07D9
                    3500 * . RETURN WITH NO ERROR
07D9 3E 00
                    3510
                                 LD
                                       A, OOH
07DB C9
                    3520
                                 RET
07DC
                    3530 * ENDIF
07DC
                    3540 TIMEO
                                 DC
                                       0
  00
O7DD
                    3550 TIME1
                                 DC
                                       0
  QQ.
O7DE
                    3560 TIME2
                                 DC
                                       0
  00
O7DF
                    3570 TIME3
                                 DC
                                       O
  00
07E0
                    3580 TIME4
                                 DC
                                       O
  00
07E1
                    3590 TIME5
                                 DC
                                       0
  00
07E2
                    3600 TIME6
                                 DC
                                       O
  00
07E3
                    3610 TIME7
                                 DC
                                       0
  00
07E4
                    3620 T1
                                 DS
                                       4
07E8
                    3630 T2 🕟
                                 DS
                                       4
O7EC
                    3640 T3
                                 DS
                                       4
07F0
                    3650 E8H
                                 EQU
                                       OEOH
07F0
                    3660 E9H
                                 EQU
                                       0E1H
07F0
                    3670 EAH
                                 EQU
                                       0E2H
07F0
                    3680 EBH
                                 EQU
                                       OE3H
07F0
                    3690 ECH
                                 EQU
                                       0E4H
07F0
                    3700 EDH
                                 EQU
                                       0E5H
07F0
                    3710 EEH
                                 EQU
                                       OE6H
07F0 3E 04
                    3722 CALL
                                 LD
                                       A, 04H
07F2 D3 E6
                    3724
                                 OUT
                                       EEH, A
07F4 CD 77 06
                    3730
                                 CALL SETIME
07F7 FE 00
                    3740
                                 CP
                                       0
07F9 C2 FD 07
                    3750
                                 JP
                                       NZ, ER
07FC C7
                    3760
                                 RST
                                       0
07FD C7
                    3770 ER
                                 RST
                                       0
```

READY							
LTABL							
ADD	0605	ADDA	060A	ADDN	0607	CALL	07F0
E8H	00E0	E9H	00E1	EAH	00E2	EBH	00E3
ECH	00E4	EDH	00E5	EEH	00E6	ER	07FD
FL	0701	HF	0766	HG	0743	HG2	074D
HG3	075B	LF	07AD	LG	078A	LG2	0794
LG3	07A2	MLTADA	0624	MLTADD	0618	I ILTADN	061A
MOVE4	0637	MOVEA	063B	MOVEN	0639	SETIME	0677
SETN	O5FC	SHFT1	064C	SHFTR	0648	SHFTRB	0655
SHFTRN	064A	SUB	0664	SUBA	0669	SUBN	0666
T1	07E4	T2	07E8	ТЗ	07EC	TEMP	062F
TIMEO	O7DC	TIME1	O7DD	TIME2	07DE	TIME3	07DF
TIME4	07E0	TIME5	07E1	TIME6	07E2	TIME7	07E3
ZERO4	05F8	ZEROA	O5FD	ZERON	05FA		
FILE :	3000	4D2F					
READY							

APPENDIX D

```
10 A=14*16
20 IO=INP(A)
30 I1=INP(A+1)
0 I2=INP(A+2)
50 13=INP(A+3)
60 I9=INP(A)
70 IF IO=19 THEN 80 ELSE 20
80 T0=((64^3)*I3)+((64^2)*I2)+(64*I1)+I0
90 T1=INT(T0/(3600*24))
100 T9=T0-(T1*3600*24)
110 T2=INT(T9/3600)
120 T8=T9-(T2*3600)
130 T3=INT(T8/60)
140 T4=T8-(T3*60)
150 PRINT "DAY OF YEAR IS ";%31;T1
160 # "HOUR IS ";%2I;T2
170 # "MINUTE IS ";%2I;T3
180 # "SECOND IS "; %21; T4
190 STOP
200 OUT A+6,128
210 END
```

APPENDIX E

```
100 REM INITIALIZE THE COUNTER CONFIGURATION
110 A=14*16
120 REM INPUT OF CTRS=1 MHZ
130 REM GATE OF CTRS=PROG
140 OUT A+4, (1*8)+1
150 OUT A+3, (1*8)+1
160 OUT A+2,(1*8)+1
170 REM TURN GATES OFF
180 OUT A+5,0
190 REM SET CTRS 0-2 TO MODE 2
200 OUT A+8+0,(0*64)+(3*16)+(2*2)+0
210 OUT A+8+0,(1*64)+(3*16)+(2*2)+0
220 OUT A+8+0,(2*64)+(3*16)+(2*2)+0
230 REM LOAD CTRS WITH DATA
240 D=255
250 OUT A+8+3, D
260 OUT A+8+3,D
270 OUT A+8+2,D
280 OUT A+8+2,D
290 OUT A+8+1,D
300 OUT A+8+1,D
310 REM INPUT OF CTR 2=CTR 1
320 OUT A+4,(1*8)+6
330 REM INPUT OF CTR 1=CTR 0
340 OUT A+3,(1*8)+5
350 REM WAIT FOR INPUT TO START COUNTING
360 INPUT I
370 REM START COUNTERS
380 OUT A+5,7
390 REM WAIT FOR INPUT TO STOP COUNTING
400 INPUT I
410 REM STOP COUNTERS
420 OUT A+5,0
430 REM READ COUNTERS
440 LO=INP(A+8+3)
450 HO=INP(A+8+3)
460 L1=INP(A+8+2)
470 \text{ H1=INP}(A+8+2)
480 L2=INP(A+8+1)
490 H2=INP(A+8+1)
500 REM DISPLAY TIME
510 T2=L2+(256*H2)
520 T1=L1+(256*H1)
530 TO=LO+(256*HO)
540 T=T0+(((256^2)-1)*T1)+((((256^2)-1)^2)*T2)
550 PRINT T/1000000, "SECONDS"
560 END
```

APPENDIX F

```
10 A=14*16
20 OUT A+4,8
30 OUT A+5,4
40 OUT A+6,128+3
50 IO=INP(A+4)
60 GOSUB 1000
70 IF IO=1 THEN 50
80 IO=INP(A+4)
90 GOSUB 1000
100 IF IO=0 THEN 80
105 OUT A+8,128+48
110 M=2
115 OUT A+5,0
120 OUT A+8+1,255
122 OUT A+8+1,255
126 IF M=0 THEN 136
128 OUT A+6,1
130 OUT A+5,4
132 OUT A+5,0
134 OUT A+6,M+1
135 GOTO 145
136 OUT A+6,2
138 OUT A+5,4
140 OUT A+5,0
142 OUT A+6,1
145 OUT (A+5),4
150 0=0
155 GOSUB 1200
160 IO=INP(A+4)
170 GOSUB 1000
180 IF IO=1 THEN 160
190 IO=INP(A+4)
200 GOSUB 1000
210 IF IO=0 THEN 190
220 IF 0=0 THEN 250
230 PRINT "OVERFLOW"
235 OUT A+6,3
240 M=2
242 F=0
244 GOTO 115
250 I1=INP(A+8+1)
260 I2=INP(A+8+1)
270 IF I1=0 THEN 280 ELSE 400
280 IF I2=0 THEN 220 ELSE 400
290 IF M=0 THEN M=3
300 M=M-1
310 OUT (A+6),M+1
320 F=0
330 GOTO 115
400 CO=I1+(256*I2)
410 F=CO*(10^M)
420 IF I2>12 THEN 442
430 IF M=0 THEN 445
440 M=M-1
441 GOTO 445
442 IF I2<50 THEN 445
443 IF M=2 THEN 445
444 M=M+1
445 OUT A+5,0
446 OUT A+6,M+1
```

447 OUT A+5,4

```
450 GOTO 115
1000 FOR N=7 TO 5 STEP -1
1010 IF (2^N)<(10+1) THEN IO=IO-(2^N)
1020 NEXT N
1030 I9≔IO
1040 IF IO<16 THEN IO=0 ELSE IO=1
1050 FOR N=4 TO 3 STEP -1
1060 IF (2^N)<(19+1) THEN 19=19--(2^N)
1070 NEXT N
1080 IF I9<4 THEN 0=1
1090 RETURN
1200 IF F>=1000000 THEN 1300
1210 IF F>=1000 THEN 1280
1220 PRINT %81,F,"HZ"
1230 RETURN
1280 PRINT %8F4,F/1000, "KHZ"
1290 GOTO 1230
1300 PRINT %8F4,F/1000000,"MHZ"
1310 GOTO 1230
3000 OUT 2,24
```

3010 OUT 1,128+31 3020 OUT 1,255-32

3030 STOP

APPENDIX G

```
554F
                   0100 *** I/RTC MUSIC ROUTINES VERSION 1.0
5900
                   0110
                                ORG
                                      5900H
0900
                   0115
                                ST
                                      900H
0900 31 EF OF
                   0120 INIT
                                LD
                                      SP,STACK
0903 3E FF
                   0130
                                LD
                                      A, OFFH MASK INTERRUPTS
0905 D3 E1
                   0140
                                OUT
                                      OE1H, A
0907 3E 84
                   0150
                                      A,84H RESET INT ACKNOWLEDGE
                                LD
0909 D3 E6
                   0160
                                OUT
                                      OE6H, A
090B 3E 00
                   0170
                                LD
                                      A, 0
090D D3 E6
                   0180
                                OUT
                                      OE6H, A
090F 3E 08
                   0190
                                LD
                                      A,08H SET INT TO BASE LEVEL
0911 D3 E0
                   0200
                                      OEOH, A
                                OUT
0913 3E DF
                   0210
                                LD
                                      A, ODFH SET MASK TO ALLOW LEVEL 2
0915 32 2A OD
                   0215
                                LD
                                      (CURMSK), A
0918 D3 E1
                   0220
                                OUT
                                      OE1H, A
091A 3E OF
                   0230
                                LD
                                      A, OFH HIGH BYTE OF INTERRUPT ADDRESS
091C ED 47
                   0240
                                LD
                                      I,A SET INT MODE 2
091E ED 5E
                   0250
                                IM
0920 C3 23 09
                   0260
                                JP
                                      BASEC INTERRUPTS NOW INITIALIZED
0923
                   0270 STACK
                                EQU
                                      OFEFH
0923 3E F8
                   0280 BASEC
                                LD
                                      A, OF8H INITIALIZE PROGRAMMABLE GATES OFF
0925 32 1C OD
                   0290
                                LD
                                      (PGATES), A
0928 D3 E5
                   0300
                                OUT
                                      OE5H, A
092A 3E 09
                   0310
                                LD
                                      A,09H INIT CLOCK AND GATE SOURCES
092C D3 E2
                   0320
                                OUT
                                      OE2H, A
092E D3 E3
                   0330
                                OUT
                                      OE3H, A
0930 D3 E4
                   0340
                                OUT
                                      OE4H, A
0932 3E 36
                   0350
                                LD
                                      A,36H INIT COUNTERS
0934 D3 E8
                   0360
                                OUT
                                      OE8H, A
0936 3E 76
                   0370
                                LD
                                      A, 76H
0938 D3 E8
                   0380
                                OUT
                                      OE8H, A
093A 3E B6
                   0390
                                LD
                                      A, OB6H
093C D3 E8
                   0400
                                OUT
                                      OE8H, A
093E DD 21 00 0D
                   0410
                                LD
                                      IX, BASE SET UP INDEX TO ALL BYTES
0942 2A 25 OD
                   0420
                                LD
                                      HL, (PIECE) INIT LOCATION OF MUSIC COMMANDS
0945 ED 4B 27 OD
                   0430
                                LD
                                      BC, (FLAGS) INIT FLAGS
0949 11 00 08
                   0440
                                LD
                                      DE, FREQLU INIT NOTE-TO-COUNT XLATE TABLE PTI
094C FB
                   0450
                                EI
094D CD D2 OB
                   0460 LOOP
                                CALL INKBD LOOK FOR STOP (SPACE BAR)
0950 FE A0
                   0470
                                CF
                                      OAOH
0952 CA C2 09
                   0480
                                JP
                                      Z,STOP
0955 7E
                   0490
                                LD
                                      A, (HL) GET COMMAND
0956 E6 03
                   0500
                                AND
                                      03H
0958 DD 21 FF OC
                   0510
                                LD
                                      IX,BASE-1
095C DD 23
                   0520 LP1
                                INC
                                      IX SET INDEX TO CMD'S TIMER BITS
095E 3D
                   0530
                                DEC
                                      Α
095F C2 5C 09
                   0540
                                JP.
                                      NZ,LP1
0962 DD CB OD 46
                   0550
                                BIT
                                      O, (IX+RDYO-BASE) WAIT TILL PREV. NOTE PASSE
0966 C2 4D 09
                   0560
                                JP
                                      NZ, LOOP
0969 7E
                   0570
                                LD
                                      A, (HL) RDY FOR THIS NEW CMD
096A CB 77
                   0580
                                      6,A SET UP GATE (NOTE OR REST)
                                BIT
096C C2 76 09
                   0590
                                JP
                                      NZ,B1
096F DD CB 04 8E
                   0600
                                      1, (IX+MNXTO-BASE)
                                RES
0973 C3 7A 09
                   0610
                                JP
                                      B2
0976 DD CB 04 CE
                   0620 B1
                                SET
                                      1, (IX+MNXTO-BASE)
027A CB 6F
                   0630 B2
                                BIT
                                      5, A
097C C2 86 09
                   0640
                                JF
                                      NZ, B3
097F DD CB 04 86
                   0650
                                RES
                                      O, (IX+MNXTO-BASE)
0983 C3 8A 09
                   0660
                                JP
                                      B4
0986 DD CB 04 C6
                   0670 B3
                                SET
                                      O, (IX+MNXTO-BASE)
098A CB OF
                   0680 B4
                                RRC
```

```
098C CB OF
                   0690
                                RRC
                                     A GET LENGTH OR TIME OF NOTE (REST)
098E E6 07
                   0700
                                AND
                                      07H
0990 FE 00
                   0710
                                CP
                                      O IF LENGTH = O, DONE
                                JP
0992 CA C2 09
                   0720
                                      Z,STOP
0995 47
                   0730
                                LD
                                      B, A
0996 3E 80
                   0740
                                LD
                                      A,80H
0998 CB 07
                   0750 LP2
                                RLC
                                      A CONVERT LENGTH CODE TO A REAL VALUE
099A 05
                   0760
                                DEC
                                      В
099B C2 98 09
                   0770
                                JP
                                     NZ,LP2
099E DD 77 01
                   0780
                                LD
                                      (IX+BTLENO-BASE), A
09A1 DD CB 04 4E
                   0790
                                BIT
                                      1, (IX+MNXTO-BASE)
09A5 CA B6 09
                   0800
                                JP
                                      Z, B5 IF NOT A REST, THEN:
09A8 23
                                INC
                   0810
                                     HL
09A9 7E
                   0820
                                LD
                                      A, (HL) GET NOTE NUMBER
09AA CB 07
                   0830
                                RLC
                                     Δ
09AC 5F
                   0840
                                LD
                                      E, A TRANSLATE TO COUNTER VALUES
09AD 1A
                   0850
                                LD
                                      A, (DE) AND GET READY
09AE DD 77 13
                   0860
                                LD
                                      (IX+FNXTHO-BASE), A
09B1 13
                   0870
                                INC
                                     DE
09B2 1A
                   0880
                                LD
                                      A, (DE)
09B3 DD 77 10
                   0890
                                LD
                                      (IX+FNXTLO-BASE),A
09B6 23
                   0900 B5
                                INC
                                     HL
02B7 DD CB 04 E6
                   0910
                                SET
                                      4, (IX+MNXTO-BASE) FLAG NEW NOTE
09BB DD CB OD C6
                   0920
                                SET
                                      O, (IX+RDYO-BASE) SET READY
02BF C3 4D 09
                   0930
                                JP
                                     LOOP
09C2 C7
                   0940 STOP
                                RST
                                      0
0903
                   0945 *********************
0903 F5
                                PUSH AF TIMER INTERRUPT ROUTINE (1 MILLISECOND)
                   0950 INT2
09C4 3A 29 0D
                   0960
                                LD
                                      A, (CURLEY) SAVE INTERRUPTED LEVEL
0907 F5
                   0970
                                PUSH AF
09C8 3E 02
                   0975
                                LD
                                      A,02H TELL CONTROLLER THIS LEVEL
09CA D3 E0
                                OUT
                   0980
                                      OEOH, A
09CC 32 29 OD
                   0990
                                LD
                                      (CURLEV), A
09CF FB
                   1000
                                EI
09D0 3A 23 0D
                   1010
                                LD
                                      A, (MSCNT) INCREMENT MILLISECOND COUNTER
09D3 3C
                   1020
                                INC
09D4 32 23 0D
                   1030
                                LD
                                      (MSCNT), A
09D7 C5
                                PUSH BC
                   1040
09D8 47
                   1050
                                LD
                                      B, A
09D9 3A 1F OD
                   1060
                                LD
                                      A, (BKCNT)
09DC B8
                   1070
                                CP
                                     В
09DD C2 F0 09
                   1080
                                JP
                                     NZ, I2A
09E0 3A 20 0D
                   1090
                                LD
                                      A, (IFLAG)
09E3 E6 08
                   1100
                                AND
                                     BKACTN
09E5 CA FO 09
                                JP
                   1110
                                      Z, 12A
09E8 3A 20 OD
                   1120
                                LD
                                     A, (IFLAG)
09EB F6 04
                   1130
                                      BREAKI
                                OR
09ED 32 20 OD
                   1140
                                      (IFLAG), A
                                LD
09F0 3A 1D 0D
                   1150 I2A
                                LD
                                      A, (BTTIME) DECREMENT COUNTER OF MSEC/BEAT
09F3 3D
                   1160
                                DEC
                                      Α
09F4 32 1D 0D
                   1170
                                LD
                                      (BTTIME),A
09F7 C2 1F 0A
                                JP
                   1180
                                      NZ, I2B IF ONE BEAT'S TIME (1/64TH NOTE)
09FA 3A 24 OD
                   1190
                                LD
                                      A, (BEAT)
09FD 32 1D 0D
                                      (BTTIME),A
                   1200
                                LD
0A00 3A 22 0D
                   1210
                                LD
                                      A, (BTCNT) THEN INCREMENT BEAT COUNTER
0A03 3C
                   1220
                                INC
                                      Α
0A04 32 22 0D
                   1230
                                LD
                                      (BTCNT),A
0A07 47
                   1240
                                LD
                                      B, A
0A08 3A 21 0D
                   1250
                                LD
                                      A, (INTCNT) INTCNT=BEAT COUNT OF NEXT NOTE
OAOB BS
                                CP
                   1260
0A0C C2 1F 0A
                   1270
                                JP
                                      NZ, 12B
0A0F 3A 20 0D
                   1280
                                LD
                                      A, (IFLAG)
0A12 E6 10
                   1290
                                AND
                                      INTACN
```

```
0A14 CA 1F 0A
                 1300
                             JP
                                  Z, 12B
0A17 3A 20 OD
                                  A, (IFLAG) SET UP FOR BEAT INTERRUPT
                 1310
                             LD
0A1A F6 02
                 1320
                             OR
                                  OBEATI
OA1C 32 20 OD
                 1330
                             LD
                                  (IFLAG),A
0A1F 3A 20 0D
                1340 I2B
                             LD
                                  A, (IFLAG)
0A22 E6 06
                 1350
                             AND BNB IF INTERRUPT NEEDED
0A24 CA 2B 0A
                 1360
                             JP
                                  Z,120
OA27 DD CB 2A 9E 1370
                             RES
                                  3, (IX+CURMSK-BASE)
0A2B C1
                 1410 I2C
                             POP
                                  BC
0A2C F1
                 1420
                             POP
                                  AF RESTORE PREVIOUS INTERRUPT LEVEL
0A2D F3
                 1430
                           DТ
                                  AND RESTORE MASK
OA2E 32 29 OD
                 1440
                            LD
                                  (CURLEV), A
0A31 3A 2A 0D 🕥
                 1451
                             LD
                                  A, (CURMSK)
OA34 CB EF
                 1452
                             SET
                                  5, A
OA36 D3 E1
                 1453
                             OUT
                                  OE1H, A
OA38 CB AF
                 1454
                             RES
                                  5, A
OASA DS E1
                 1 455
                             OUT
                                  OE1H, A
0A3C 3A 29 OD
                1457
                                  A, (CURLEV)
                             LD
OASF DS EO
                 1458
                             OUT
                                  OEOH, A
0A41 F1
                 1460
                             POP
                                  AF
0A42 FB
                 1470
                             ΕI
0A43 C9
                 1480
                             RET RETURN FROM INTERRUPT
OA44
                 1485 ***********************
0A44 F5
                 1490 INT4 PUSH AF NOTE INTERRUPT ROUTINE
0A45 3A 29 0D
                1500
                             LD
                                  A, (CURLEV)
0A48 F5
                 1510
                             PUSH AF
0A49 3E 04
                1520
                            LD
                                  A, 04H
OA4B D3 E0
                 1530
                             OUT
                                  OEOH, A
OA4D 32 29 OD
                 1540
                             LD
                                  (CURLEV), A
0A50 C5
                             PUSH BC
                 1550
OA51 DD CB 2A DE 1552
                             SET
                                  3,(IX+CURMSK-BASE) TURN OFF INT
0A55 3A 2A 0D
                 1554
                             LD
                                  A, (CURMSK)
                           OUT
0A58 D3 E1
                 1556
                                  OE1H, A
0A5A 3A 23 OD
                 1540
                            LD
                                  A, (MSCNT) SET UP CURRENT VALUES
OA5D 47
                 1570
                            LD
                                  B, A BEFORE UNMASKING INTERRUPTS
0A5E 3A 22 OD
                 1580
                             LD
                                  A, (BTCNT)
0A61 4F
                 1590
                             LD
                                  C,A
                             PUSH DE
0A62 D5
                 1600
0A63 3A 20 OD
               1610
                             LD
                                  A, (IFLAG)
0A66 57
                 1620
                             LD
                                  D, A
0A67 E6 F9
                1630
                            AND BNBN RESET INTERRUPT FLAGS
OA69 32 20 OD
                 1640
                             LD
                                   (IFLAG), A
OA6C FB
                 1650
                             EI
OAGD E5
                             PUSH HL
                 1660
OA6E 7A
                 1670
                             LD
                                  A,D
0A6F E6 04
                 1680
                             AND BRKIN
OAZI CA AZ OA
                 1690
                             JP
                                  Z, 14A
0A74 DD E5
                 1700 BREAK PUSH IX
OA76 DD 21 OO OD
                 1710
                             LD
                                  IX, BASE
0A7A 1E 03
                 1720
                             LD
                                  E,3
0A7C CB 52
                 1730 BRKO
                             BIT 2,D
                             JP
OAZE CA 9F OA
                 1740
                                  Z, BRK1
0A81 DD CB 07 56
                1750
                            BIT 2,(IX+MODEO-BASE)
0A85 CA 9F 0A
                 1760
                             JP -
                                  Z, BRK1
0A88 DD CB 07 8E
                 1780
                             RES
                                  1, (IX+MODEO-BASE)
OASC DD CB O7 DE
                 1790
                            SET
                                  3, (IX+MODEO-BASE)
0A90 DD 34 0A
                 1800
                            INC
                                  (IX+BTCNTO-BASE)
OA93 DD CB O7 96
                            RES 2, (IX+MODEO-BASE)
                1810
0A97 3A 20 OD
                 1812
                             LD
                                  A, (IFLAG)
OA9A OB 9F
                             RES 3,A
                 1814
OA90 32 20 OD
                 1816
                             \BoxD
                                  (IFLAG),A
OA9F DD 23
                 1820 BRK1
                             INC
                                  ΙX
0AA1 1D
                 1830
                             DEC
                                  E
```

```
OAA2 C2 7C OA
                                 JP
                    1840
                                      NZ, BRKO
OAA5 DD E1
                    1850
                                 POP
                                      ΙX
OAA7 CB 4A
                    1860 I4A
                                 BIT
                                       1 . D
OAA9 CA 4D OB
                    1870
                                 JP.
                                       Z, 14B
OAAC DD E5
                                 PUSH IX
                    1880 BEET
OAAE DD 21 00 OD
                    1890
                                 LD
                                       IX, BASE SET UP INDEXING
OAB2 1E 03
                    1900
                                 LD
                                      E,3
OAB4 DD 7E OA
                    1910 BEATO
                                 LD
                                      A, (IX+BTCNTO-BASE)
OAB7 B9
                    1920
                                 CP
                                      C BEAT READY FOR CURRENT COUNTER?
OAB8 C2 45 OB
                                 JP
                    1930
                                      NZ, BEAT1
OABR DD CB O7 4E
                    1940
                                 BIT
                                       1, (IX+MODEO-BASE)
OABF CA E2 OA
                    1950
                                 JP
                                       Z, BEAT3
OAC2 DD CB 07 46
                    1960
                                 BIT
                                      O, (IX+MODEO-BASE)
0AC6 C2 E2 0A
                    1970
                                 JP
                                      NZ, BEATS
OAC9 78
                    1980
                                 LD
                                      A,B
OACA C6 10
                    1990
                                 ADD
                                      20
OACC DD 77 1F
                    2000
                                 LD
                                       (IX+BKCNT-BASE), A
CACE DD CB 07 D6
                    2010
                                 SET
                                      2, (IX+MODEO-BASE)
OADS DD CB O7 9E
                    2020
                                 RES
                                      3,(IX+MODEO-BASE)
OAD7 3A 20 OD
                    2022
                                 LD
                                      A, (IFLAG)
OADA CB DF
                    2024
                                 SET
                                      3,A
OADC 32 20 OD
                    2026
                                 LD
                                       (IFLAG),A
OADF C3 45 OB
                    2030
                                 JP
                                      BEAT1
OAE2 DD CB OD 46
                    2040 BEAT3
                                 BIT
                                      O, (IX+RDYO-BASE) YES. NOTE SET UP?
OAE6 CA 3D OB
                    2050
                                 JF
                                       Z, BEAT2
OAE9 DD CB OD 86
                                      O, (IX+RDYO-BASE) YES. TAKE NOTE
                    2060
                                 RES
OAED DD 7E 10
                    2070
                                 LD
                                      A, (IX+FNXTLO-BASE)
OAFO DD 77 16
                    2080
                                 LD
                                       (IX+FREQLO-BASE),A
OAES DD 7E 13
                    2090
                                 LD
                                      A, (IX+FNXTHQ-BASE)
OAF6 DD 77 19
                    2100
                                 LD
                                       (I(+FREQHO-BASE),A
OAF9 DD 7E 04
                    2110
                                 LD
                                      A, (IX+MNXTO-BASE)
OAFC DD 77 07
                    2120
                                 LD
                                       (IX+MODEO-BASE),A
OAFF DD 7E 01
                    2130
                                 LD
                                      A, IX+BTLENO-BASE)
OBO2 81
                    2140
                                 ADD
                                      C CALCULATE COUNT WHEN NOTE SHOULD BE DONE
OBOS DD 77 OA
                    2150
                                 LD
                                       (IX+BTCNTO-BASE),A
0B06 DD CB 07
               DE
                    2160
                                 SET
                                      3, (IX+MODEO-BASE)
OBOA DD CB O7 4E
                    2170
                                 BIT
                                      1, (IX+MODEO-BASE)
OBOE CA SA OB
                    2180
                                 JP.
                                       Z, BEAT4
OB11 DD CB 07 46
                    2190
                                 BIT
                                      O, (IX+MODEO-BASE)
OB15 C2 3A OB
                    2200
                                 JP.
                                      NZ, BEAT4
OB18 DD 7E OA
                    2210
                                 LD
                                      A, (IX+BTCNTO-BASE)
OB1B D6 01
                    2220
                                 SUB
OBID DD 77 OA
                    2225
                                       (IX+BTCNTO-BASE),A
                                 LD
0B20 B9
                    2230
                                 CP
OB21 C2 3A OB
                    2240
                                 JP
                                      NZ, BEAT4
0B24 78
                    2250
                                 LD
                                      A,B
OB25 C6 10
                    2260
                                 ADD
                                       20
OB27 32 1F OD
                    2270
                                 L.D
                                       (BKCNT), A
OB2A DD CB 07 9E
                    2280
                                 RES
                                       3, (IX+MODEO-BASE)
OB2E DD CB O7 D6
                    2220
                                 SET
                                       2, (IX+NODEO-BASE)
OB32 3A 20
           OD
                    2292
                                 LD
                                       A, (IFLAG)
OB35 CB DF
                    2294
                                 SET
                                      3,A
OB37 32 20 OD
                                       (IFLAG),A
                    2296
                                 LD
OB3A C3 45 OB
                                 JP
                    2300 BEAT4
                                       BEAT1
OB30 DD 7E 07
                    2310 BEAT2
                                 LD
                                       A, (IX+MODEO-BASE)
0B40 E6 F5
                    2320
                                 AND
                                       OF5H NOTE NOT READY. TURN OFF
OB42 DD 77 Q7
                    2330
                                 LD
                                       (IX+MODEO-BASE),A
OB45 DD 23
                    2340 BEAT1
                                       IX REPEAT UNTIL ALL COUNTERS SERVICED
                                 INC
OB47 1D
                    2350
                                 DEC
                                      E
OB48 C2 B4 OA
                    2360
                                 JP
                                      NZ, BEATO
OB4B DD E1
                    2370
                                 POP
                                       IX
OB4D DD E5
                    2380 I4B
                                 PUSH IX
OB4F DD 21 00 OD
                    2390
                                 LD
                                       IX, BASE
```

```
OB53 1E 03
                   2400
                                 LD
                                      E, 3
OB55 OE E9
                    2410
                                 LD
                                      C, DE9H
OB57 DD CB 07 66
                   2420 OPTO
                                 BIT
                                      4, (IX+MODEO-BASE) IF NEW NOTE,
OB5B CA 6C OB
                    2430
                                 JP
                                      Z, OPT1
OBSE DD CB O7 A6
                   2440
                                 RES
                                      4, (IX+MODEO-BASE)
OB62 DD 46 16
                    2450
                                 LD
                                      B, (IX+FREQLO-BASE)
OB65 ED 41
                   2460
                                 OUT
                                      (C),B THEN OUTPUT NEW VALUE
OB67 DD 46 19
                   2462
                                 LD
                                      B, (IX+FREQHO-BASE)
OB6A ED 41
                   2464
                                 OUT
                                      (C),B
OB6C 53
                    2470 OPT1
                                 LD
                                      D,E
OB6D 3A 10 OB
                   2480
                                 LD
                                      A, (PGATES)
                    2490 OPT4
OBZO CB OF
                                 RRC
                                      A OUTPUT REST OR NOTE
OB72 15
                    2500
                                 DEC
                                      D
OB73 C2 70 OB
                    2510
                                 JP
                                      NZ, OPT4
OB76 DD CB O7 4E
                    2520
                                 BIT
                                      1, (IX+MODEO-BASE)
OB7A C2 82 OB
                                 JP
                    2530
                                      NZ, OPT2
OB7D CB BF
                    2540
                                 RES
                                      7,A
OB7F C3 84 OB
                    2550
                                 JP.
                                      OPT3
OB82 CB FF
                    2560 OPT2
                                 SET
                                      7.A
OB84 53
                    2570 OPT3
                                 LD
                                      D,E
OB85 CB 07
                    2580 OPT5
                                 RLC
                                      Α
OB87 15
                    2590
                                 DEC
                                      D
                                 JP
OB88 C2 85 OB
                    2600
                                      NZ, OPT5
OB8B 32 1C OD
                                 LD
                    2605
                                      (PGATES), A
OBSE D3 E5
                    2610
                                 OUT
                                      OE5H, A
OB90 DD 23
                    2620
                                 INC
                                      IX REPEAT UNTIL ALL 3 COUNTERS SERVICED
0B92 OC
                    2630
                                 INC
                                      C
OB93 iD
                    2640
                                 DEC
                                      Ε
OB94 C2 57 OB
                    2650
                                 JP
                                      NZ, OPTO
OB97 DD E1
                    2660
                                 POP
                                      ΙX
0B99 OE 7F
                                      C,7FH
                    2670
                                 LD
OB9B 3A 21 OD
                    2680
                                 LD
                                      A, (INTCNT)
OB9E 47
                    2690
                                 LD
                                      B, A
OBSF DD E5
                    2700 I40
                                 PUSH IX
                                      IX, BASE
OBA1 DD 21 00 OD
                   2710
                                 LD
OBA5 1E 03
                    2720
                                 LD
                                      E,3
OBAT DD CB O7 5E
                   2730 I4E
                                 BIT
                                      3, (IX+MODEO-BASE) IF NOTE ACTIVE,
OBAB CA BD OB
                    2740
                                 JP
                                      Z, 14D
OBAE DD 7E OA
                    2750
                                 LD
                                      A, (IX+BTCNTO-BASE) THEN SEE IF NEXT EVENT T
OBB1 90
                    2760
                                 SUB
OBB2 B9
                    2770
                                 CP
                                      \mathbf{C}
OBB3 F2 BD OB
                                 JP
                    2780
                                      P, 14D
OBB6 4F
                    2790
                                 LD
                                      C,A
OBB7 DD 7E OA
                    2800
                                 LD
                                      A, (IX+BTCNTO-BASE)
OBBA 32 21 OD
                    2810
                                      (INTCNT), A IF CLOSER, MAKE THIS COUNTER NEX
                                 LD
OBBD DD 23
                    2820 I4D
                                 INC
                                      IX REPEAT UNTIL CLOSEST IS MADE NEXT
OBBF 1D
                    2830
                                 DEC
                                      E
OBCO C2 A7
                    2840
                                 JP
            OB
                                      NZ, I4E
OBC3 DD E1
                    2850
                                 POP
                                      IX
OBC5 E1
                    2860
                                 POP
                                      HL
OBC6 Dt
                    2870
                                 POP
                                      DE
OBC7 C1
                    2880
                                 POP
                                      BC
OBC8 F1
                    2890
                                 POP
                                      AF
OBC9 F3
                    2900
                                 DI
                                      RETURN FROM INTERRUPT
OBCA 32 29 OD
                   2910
                                 LD
                                      (CURLEV), A
OBCD D3 E0
                    2920
                                 OUT
                                      OEOH, A
OBCF F1
                   2930
                                 FOR
                                      AF
OBDO FB
                    2940
                                 EI
OBD1 C9
                    2950
                                 RET
OBD2
                    2955 ****************************
OBD2 ED 78
                    2960 INKBD
                                 IN
                                      A, (OOH) KEYBOARD ROUTINE TO GET CHARACTERS
OBD4 FE OO
                    2970
                                 CP'
                                      0
OBD6 FO
                   2980
                                 RET
                                      P
```

ABB7				* 6 11 2 4	***	
	ED 78		2990	INKI	IN	A, (OOH)
	FE 00	.0. 90.	3000	4	CP	0
	FA D7	OB	3010		JP	M, INK1
	F6 80		3020		OR	80H
OBEO	U9		3030		RET	
5E00			3031		ORG	5EOOH JUMP HERE TO TURN INTERRUPTS OFF
0E00			3032		ST	OEOOH
0E00			3033		DI	
0E01	U/		3034		RST	0
5D00			3035		ORG	5DOOH
ODOO			3036		ST	одоон
ODOO				BASE	DS	1
ODO1				BTLENO	DS	3
OD04			3060	MNXTO	DB	0,0,0
00	00	00		6 a .m. pm, pm .m.	94. ym.	
OD07			3070	MODEO	DB	0,0,0
00	00	00		gen, man once a some on	en. en.	
ODOA	-0.0	00	3080	BTCNTO	ПB	0,0,0
00	00	00		pm, pm, 1, 2, m,		
ODOD	20	44	3050	RDYO	DB	0,0,0
00	00	00		pm L 1 3 4 Mps 1	 .	
ODIO			3100	FNXTLO	TIE	0,0,0
00	00	00		proc g. g. c. g. reger g. g. ce.		
OD13	~~		3110	FNXTHO	DB	0,0,0
00	00	00				
OD16			3120	FREQLO	DB	0,0,0
00	00	00				
OD19			3130	FREQHO	DB	0,0,0
00	00	00	0440	P	em, em,	A.P. (0.1.)
ODIC			3140	PGATES	UB	OF8H
F8			.m. 4 pm .e.	**. *** *** ** * * * * *		m.a
OD1D 20			3150	BTTIME	LIB	20H
OD1E			21.60	DTNVT	FT: FT:	1011
18			3100	BTNXT	DB	18H
OD1F			2170	DIZONIT	r.r.	100
18			3170	BKCNT	DB	18H
OD20			2100	TEL AC	7", Y",	1011
10			3100	IFLAG	DB	10H
OD21			2100	INTONT	no	0
00			3170	TIALCIAL	nd.	V
OD22			2200	BTCNT	D.C.	4
OD23				MSCNT	DS DB	1
00			5210	MOUNT	UD	O .
OD24			2220	BEAT	DB	20H
20			OZZV	re Mac	nΦ	AVII
OD25			2220	PIECE	DW	1000H
	10		ميا الله مناه الله	1 J. L. V L	TriAA	TOOON
OD27	·'		3240	FLAGS	DW	0000Н
	00		See des 1 Se	Lanco	17.44	000011
OD29			3250	FREQLU	FOLL	овоон
OD29				CURLEY		08H
08			Tenal allows Tour Test	***********************************	40.40	CON
ODŽĀ			3265	CURMSK	DR	OFFH
FF			and the second of the second o	ecount at Pact's	ma: Au''	*****
OD2B			3270	BKACTN	EDU	08H
OD2B				BREAKI		04H
OD2B			3290		EQU	06H
OD2B				BRKIN	EQU	04H
OD2B				BEATI	EQU	01H
OD2B				INTACN		10H
OD2B				OBEATI		02H
OD2B				BNBN	EQU	OF9H
				•	-	

5800			3350	ORG	5800H
0800			3355	ST	800H
0800			3360	DB	77H, 72H, 70H, 08EH, 6AH, 6AH, 64H, 71H
77	72	70	BE 6A		
6A	64	71	.mmm	gas, gas,	, and party of the
0808	سمر س	en.	3370 70 54	DB	5EH, OCEH, 59H, 7CH, 54H, 76H, 4FH, OB8H
5E 76	CE 4F	59 B 8	/L 04		
0810	46	DO	3380	DB	4BH, 3FH, 47H, 06H, 43H, 09H, 3FH, 46H
4B	3F	47	06 43	In. In.	
09	3F	46	760° 7614°		
0818			3390	DB	0,0,0,0,0,0,0
00	00	00	00 00		
00	00	00			
0820			3400	DB	3BH, 0B9H, 38H, 5FH, 35H, 35H, 32H, 38H
3B	B9	38	5F 35		
35	32	38	~ * * * *	pm, pm,	
0828	,	,	3410	DB	2FH, 67H, 2CH, 0BEH, 2AH, 3BH, 27H, 0DCH
2F	67 07	20 20	BE 2A		
3B 0830	27	DC	3420	DB	25H, 9FH, 23H, 83H, 21H, 85H, 1FH, 0A3H
25	9F	23	83 21	LID	20n; 7rn; 20n; 00n; 21n; 00n; 1rn; 0m3n
85	1F	A3	140 A. A.		
0838		110	3430	DB	0,0,0,0,0,0,0
00	00	00	00 00	Au. Au.	
00	00	00			
0840			3440	DB	1DH,ODDH,1CH,2FH,1AH,9AH,19H,1CH
1 D	DD	10	2F 1A		
98	19	1 C			
0848			3450	DB	17H,OB3H,14H,5FH,15H,1DH,13H,OEEH
17	B3	16	5F 15		
1 D	13	EE			
0850			3460	DB	12H, ODOH, 11H, OC1H, 10H, OC2H, OFH, OD2H
12	DO	11	C1 10		
02	OF	D2	~ # T^	TO TO	
0858 00	00	00	3470 00 00	DB	0,0,0,0,0,0,0
00	00	00	00 00		
0860	CC	CACA	3 4 80	DB	OEH, OEEH, OEH, 18H, ODH, 4DH, OCH, 8EH
0E	EE	OE.	18 OD	And Bush	Solden T. F. Solden Ben T. T. F. Sand T. F. A. Sand T. F. Solden T. F. T. Sand T. F. F. Sand T. F. Sand Ben T. T. Sand Ben T. T. Sand Ben T. T. Sand Ben T. F. Sand Ben T.
4D	oc	8E	***		
0868			3490	DB	OBH, ODAH, OBH, 2FH, OAH, 8FH, O9H, OF 7H
ов	DA	OB	2F 0A		
SF	O9	F7			
0870			3500	DB	09H,68H,08H,0E1H,08H,61H,07H,0E9H
09	68	08	E1 08		
61	07	E9			
0878	,ee.	, ea, , ea.	3510	DB	0,0,0,0,0,0,0
00	00	00	00 00		
00	00	00	and the second of	T. T.	AZU ZZU AZU ACU AZU AAZU AZU AZU
0880 97	77	07	3520 OC 06	DB	07H, 77H, 07H, 0CH, 06H, 0A7H, 06H, 47H
A7	06	47	OC OO		
0888	** **	* *	3530	DB	05H, 0EDH, 05H, 98H, 05H, 47H, 04H, 0FCH
05	E.D	05	98 05	mi	and the second s
47	04	FC			
0890			3540	DB	04H,0B4H,04H,70H,04H,31H,03H,0F4H
04	B4	04	70 04		
31	03	F4			
0898	<u> </u>		3550	DB	0,0,0,0,0,0,0
00	00	00	00 00		
00	00	00	,m, gam , .m.	g#, sm.	AND ARMS AND ASSESSMENT OF THE SECOND
0840			3560	DB	03H, 0BCH, 03H, 86H, 03H, 53H, 03H, 24H

03	BC	03	86	03		
53	03	24				
08A8			357		DB	02H, 0F6H, 02H, 0CCH, 02H, 0A4H, 02H, 7EH
02	F6	02	CC	02		
A4 08B0	02	7E	ner	"", "·	D.D.	AND EAU AND AND AND AND ARM
02	5A	02	358 38	02	DB	02H,5AH,02H,38H,02H,18H,01H,0FAH
18	01	FA	·' (_3	1.7.at		
0888	\ J	. 1 173	359	20	DB	0,0,0,0,0,0,0
00	00	00	00	00	a. a.	~,~,~,~,~,~,~,~
00	00	00				
0800			360	00	DB	01H, ODEH, 01H, OC3H, 01H, OAAH, 01H, 92H
01	DE	01	C3	01		
AA	01	92				
0808			361	10	DB	01H,7BH,01H,66H,01H,52H,01H,3FH
01	7B	01	66	01		
52	01	ЗF				
ospo			362		DB	01H,2DH,01H,1CH,01H,0CH,00H,0FDH
01	2D	01	10	01		
20	00	FD	م م م ص ر		gue, gen,	
08D8	00	275.275	363		DB	0,0,0,0,0,0,0
00 00	00 00	00 00	00	00		
08E0	OO	QQ	364	n es	DB	AND AFFIL AND AFFIL AND ABELL AND ASSOCI
000	EF	00	E1	00	מע	00H, 0EFH, 00H, 0E1H, 00H, 0D5H, 00H, 0C9H
D5	00	09 09	LL	O.O		
08E8	00	*	365	50	DB	00H, 0BEH, 00H, 0B3H, 00H, 0A9H, 00H, 9FH
00	BE	00	B3	00	all all	OWN OPEN OWN OPEN OWN ON AND OWN ALL
A9	00	9F		- "		
08F0			366	50	DB	00H, 96H, 00H, 8EH, 00H, 86H, 00H, 7FH
00	96	00	8E	00		
86	00	7F				
08F8			366	55	DB	00H, 77H
00	フフ					
5FF0			367		ORG	5FFOH INTERRUPT BRANCH TABLE
OFFO			367		ST	OFFOH
OFFO	00		368	30	DW	0000H
00 0FF2	OO		369	2 0	DW	0000Н
00	00		- CO	7	TiM	oooon
OFF4	~~		370	20	DW	INT2
C3	09		**** <i>(</i> * *)		7.44	1141.2
OFF6	• •		37:	10	DW	0000Н
OO	00					
OFF8			372	20	ĽΨ	INT4
44	OA		•			
OFFA			370	30	DW	0000H
OO	00				,	
OFFC			374	40	DW	0000Н
00	00					
OFFE	OΦ		375	DO.	DW	0000Н
00	UÜ					

LTABL							
B1	0976	B2	097A	вз	0986	B4	098A
B5	02B6	BASE	ODOO	BASEC	0923	BEAT	OD24
BEATO	OAB4	BEAT1	OB45	BEAT2	OB3D	BEAT3	OAF2
BEAT4	OB3A	BEATI	0001	BEET	OAAC	BKACTN	0008
BKCNT	OD1F	BNB	0006	BNBN	00F9	BREAK	0A74

		w. m		was was a sea	, or , pag , page, green	W-8012 W & 1	
BREAKI	0004	BRKO	0A7C	BRK1	OA9F	BRKIN	0004
BTCNT	OD22	BTCNTO	ODOA	BTLENO	ODO1	BTNXT	OD1E
BTTIME	OD1D	CURLEY	OD29	CURMSK	OD2A	FLAGS	0027
FNXTHO	OD13	FNXTLO	OD10	FREQHO	OD19	FREQLO	OD16
FREQLU	0800	I2A	02F0	I2B	OAIF	120	OA2B
I4A	OAA7	I4B	OB4D	14C	OB9F	I 4D	OBBD
I4E	OBA7	IFLAG	0D20	INIT	0900	INK1	OBD7
INKBD	OBD2	INT2	0903	INT4	OA44	INTACN	0010
INTONT	OD21	LOOP	094D	LP1	0950	LP2	0998
MNXTO	OD04	MODEO	ODO7	MSCNT	OD23	OBEATI	0002
OPTO	0B57	OPT1	OB6C	OPT2	OB82	OPT3	0884
OPT4	0B70	OPT5	OB85	PGATES	OD1C	PIECE	OD25
RDYO	ODOD	STACK	OFEF	STOP	0902		

•

APPENDIX H

```
O1OO *********************
0110 *
      INITIALIZE INTERRUPTS
0120 *
0130 INIT
                SP, STACK
           LD
0140
                A, OFFH
           LD
                           CLEAR ALL PENDING INTERRUPTS
0150
           OUT
                OE1H, A
0160
           L.D
                A,84H
0170
           OUT
                OE6H, A
                           RESET PROCESSOR INTERRUPT
0180
           LD
                A, 0
0190
           OUT
                OE6H, A
                           SET INTERRUPT TO BASE LEVEL
0200
           LD
                A+08H
                OEOH, A
0210
           OUT
                           UNMASK INTERRUPTS
0220
           LD
                A, (CURMSK)
           OUT
0230
                OE1H, A
0240
           LD
                A, >TABLE
                           LOAD THE INTERRUPT VECTOR TABLE
0250
                           SET INTERRUPT MODE 2
           LD
                I.A
0260
           IM
0270
           EI
           JP
                           INITIALIZATION DONE
0280 PROG
                PROG
0290 STACK
           EQU
                57EFH
0300 *
O310 **********************
       SET UP THE INTERRUPT HANDLER VECTORS
0320 *
0330 *
0340
           ORG
                57FOH
0350 TABLE
           EQU
                $
0360
           DW
                INTO
0370
           DW
                INT1
0380
           DW
                INT2
           DW
0390
                INT3
0400
           DW
                INT4
0410
           DW
                INT5
0420
           DW
                INT6
           DW
0430
                INT7
              INTO THROUGH INT7 ARE THE STARTING ADDRESSES OF
0440 *
       NOTE:
0450 *
              THE 8 INTERRUPT ROUTINES, REPRESENTED IN THE
0460 *
              FOLLOWING SAMPLE INTERRUPT HANDLER BY "INTN".
0470 *
SAMPLE INTERRUPT HANDLER
0490 *
0500 *
0510 INTN
           PUSH AF
                           SAVE ACCUMULATOR AND FLAGS
0520
           L.D
                A, (CURLEV)
                           PUT INTERRUPTED LEVEL IN STACK
0530
           PUSH AF
                           WHERE N IS THE VALUE OF THIS LEVEL
0540
           LD
                A,N
0550
           OUT
                OEOH, A
                           TELL THE CONTROLER THE NEW LEVEL.
0560
           LD
                (CURLEY), A
                           PUT THIS LEVEL INTO CURLEY
0570
           ΕI
                           CONTINUE WITH INTERRUPT ROUTINE
0580 *
0600 *
       THE FOLLOWING ROUTINE IS USED TO END INTERRUPT HANDLER
0610 *
0620 INTOUT POP
                AF
                           REPLACE CURLEY WITH PREVIOUS LEVEL
0630
           DI
0640
           LD
                (CURLEV), A
0650
                           TOGGLE MASK BIT OF THIS LEVEL
           LD
                A, (CURMSK)
                MLVL
                           WHERE MLVL=2**(7-N), N=THIS LEVEL
0660
           OR
0670
           OUT
                OE1H, A
                           OUTPUT TO MASK
0680
           L.D
                A, (CURMSK)
                           RESTORE CURRENT MASK
0690
           OUT
                OE1H, A
```

```
0700
            LD
                  A, (CURLEV)
            OUT
0710
                  OEOH, A
                              TELL CONTROLLER PREVIOUS LEVEL
0720
            POP
                  AF
                              RESTORE ACCUMULATOR AND FLAGS
0730
            ΕI
0740
            RET
750 CURLEY DB
760 CURMSK DB
                  08H
                  HOO
0770
            END
0780 * EXAMPLE OF "N" AND "MLVL" FOR LEVEL 4:
0790 N
            EQU
                  40
0800 MLVL
            EQU
                 80
FILE 3000 3823
READY
```

APPENDIX I

```
6000
                    0100
                                  ORG
                                       140000
0660
                    0105
                                       6140
                                  ST
0660 21 OD 0A
                    0110 DIAGS
                                  LD
                                       HL, LST1
0663 CD 3D 06
                    0130
                                  CALL CLR
0666 26 00
                    0140
                                  LD
                                       H<sub>2</sub>O
0668 60
                    0150
                                  LD
                                       L., H
0669 50
                    0155
                                  LD
                                       E,H
066A DB E0
                    0160
                                  INF
                                       IRTC+0
0660 47
                    0170 DIAG1
                                  LD
                                       B,A
066D DB E0
                    0180
                                  INP
                                       IRTC+0
066F B8
                    0190
                                  CP
                                       В
0670 CA 6C 06
                                  JP.
                    0200
                                       Z, DIAG1
0673 DB E0
                    0210
                                  INP
                                       IRTC+0
0675 47
                    0220
                                  LD
                                       B,A
0676 20
                    0230 DIAG1A INC
                                       L
0677 C2 76 06
                    0240
                                  JP
                                       NZ, DIAG1A
067A DB E0
                    0250
                                  INF
                                       IRTC+0
067C B8
                    0260
                                  CP
                                       В
067D C2 91 06
                                  JP.
                    0270
                                       NZ, DIAG1D
0680 10
                    0272
                                  INC
                                       E
0681 C2 76 06
                    0274
                                  JP
                                       NZ, DIAGIA
0684 24
                    0280
                                  INC
                                       Н
0685 C2 76 06
                    0290
                                  JP
                                       NZ, DIAG1A
0688 21 2F 0A
                    0300 DIAG1B LD
                                       HL, LST2
068B CD 08 06
                    0320 DIAG1C CALL MSG
068E C3 A2 06
                    0330
                                  JP
                                       DIAG2
0691 70
                    0340 DIAG1D LD
                                       A.H
0692 FE 02
                    0350
                                  CP
                                       2D
0694 FA 88 06
                    0360
                                  JP
                                       M, DIAG1B
0697 FE 04
                    0370
                                  CP
                                       40
0699 F2 88 06
                                       P.DIAG1B
                    0380
                                  JP
069C 21 3C 0A
                    0390
                                  LD
                                       HL, LST3
069F C3 8B
            06
                    0400
                                  JP
                                       DIAG1C
06A2 CD 24 06
                    0410 DIAG2
                                 CALL KBD
06A5 21 49 0A
                    0420
                                  LD
                                       HL, LST4
06A8 CD 3D 06
                    0440
                                  CALL CLR
06AB 3E 96
                    0450
                                  LD
                                       A, 96H
06AD D3 E1
                    0460
                                  OUT
                                       IRTC+1
06AF CD 24 06
                    0470
                                  CALL KBD
06B2 21 99 0A
                    0480
                                  LD
                                       HL, LST5
06B5 CD 3D 06
                    0500
                                  CALL CLR
06B8 CD 24 06
                    0510
                                  CALL KBD
06BB 3E 00
                    0520 DIAG3
                                  LD
                                       A. 0
06BD D3 E1
                    0530
                                  OUT
                                       IRTC+1
06BF 3E 08
                    0540
                                  LD
                                       A, SH
06C1 D3 E0
                    0550
                                  OUT
                                       IRTC+0
0603 21 E8 0A
                    0560
                                  LD
                                       HL, LST6
0606 CD 3D 06
                    0580
                                  CALL CLR
0609 CD 24 06
                    0590
                                  CALL KBD
0600 07
                    0600
                                  RST
                                       0
06CD 21 19 OB
                    0610 CNTCH
                                  LD
                                       HL, LST7 COUNT CHAIN TEST
06D0 CD 3D 06
                    0620
                                  CALL CLR
06D3 3E 00
                    0630
                                  LD
                                       A, 0
06D5 D3 E6
                    0640
                                  OUT
                                       IRTC+6
06D7 CD 24
            06
                    0650 CNTCH1
                                 CALL KBD
06DA 3E 78
                    0660
                                  LD
                                       A, 78H
06DC D3 E6
                    0670
                                  OUT
                                       IRTC+6
OGDE DB E4
                    0680
                                  ΙN
                                       IRTC+4
06E0 CB 77
                    0690
                                  BIT
                                       6, A
06E2 C2 EE 06
                    0700
                                  JP.
                                       NZ, CNTCH2
06E5 21 2B 0B
                    0710
                                  LD
                                       HL, LST8 STATUS FAILURE
```

```
06E8 CD 08 06
                   0720
                               CALL MSG
06EB C3 D7 06
                   0730
                                JP
                                     CNTCH1
06EE 06 04
                   0740 CNTCH2 LD
                                     B, 4
06F0 OE E0
                   0750
                               LD
                                     C, IRTC
06F2 ED 78
                   0760 CNTCH3 IN
                                     A_{r}(C)
06F4 E6 3F
                   0770
                               AND
                                     3FH
06F6 FE 00-
                   0780
                                CF
                                     O.
                                JP
06F8 C2 09 07
                   0790
                                     NZ, CNTCH4
O6FB OC
                   0800
                                INC
06FC 05
                   0810
                                DEC
                                     В
06FD C2 F2 06
                   0820
                                JP
                                     NZ, CNTCH3
0700 21 3B 0B
                   0830
                                LD
                                     HL, LST9 STATUS AND RESET OK
0703 CD 08 06
                   0840
                                CALL MSG
0706 C3 12 07
                                JP
                   0850
                                     CNTCH5
0709 21 5A 0B
                   0860 CNTCH4 LD
                                     HL, LST10 RESET FAILURE
070C CD 08 06
                   0870
                                CALL MSG
070F C3 D7 06
                   0880
                                JP
                                     CNTCH1
0712 CD 24 06
                   0890 CNTCH5 CALL KBD
0715 3E 20
                   0200
                               LD
                                     A, 40
0717 D3 E5
                   0910
                                OUT
                                     IRTC+5
0719 3E 40
                   0920
                               LD
                                     A, 40H
071B D3 E6
                   0930
                                OUT
                                     IRTC+6
071D OE 48
                   0940
                               LD
                                     C,48H
071F DB E0
                   0950 CNTCH6 IN
                                     IRTC
0721 FE 01
                   0960
                                CP
                                     1
0723 CA 33 07
                   0970
                                JP
                                     Z, CNTCH8
0726 OD
                   0980
                                DEC
                                     C
                                JF
0727 C2 1F 07
                   0990
                                     NZ, CNTCH6
072A 21 69 OB
                   1000 CNTCH7 LD
                                     HL, LST11 TIME SET FAILURE
072D CD 08 06
                   1010
                                CALL MSG
0730 C3 57 07
                   1020
                                JP.
                                     CNTCHB
0733 DB E2
                   1030 CNTCH8 IN
                                     IRTC+2
0735 FE 01
                   1040
                                CP
                                     1
0737 C2 2A 07
                                JP
                   1050
                                     NZ - CNTCH7
073A OE 48
                   1060
                               LD
                                     C,48H
073C DB E0
                   1070 CNTCH9 IN
                                     IRTC
073E FE 02
                   1080
                                CP
0740 CA 4A 07
                   1090
                                JP
                                     Z, CNTCHA
0743 OD
                   1100
                                DEC
                                     C
0744 C2 3C 07
                                JP
                   1101
                                     NZ, CNTCH9
0747 C3 2A 07
                   1103
                                JP
                                     CNTCH7
074A DB E2
                   1105 CNTCHA IN
                                     IRTC+2
0740 FE 02
                   1107
                               CP
074E C2 2A 07
                   1110
                               JP
                                     NZ, CNTCH7
0751 21 7B 0B
                   1120
                               LD
                                     HL, LST12 TIME SET OK
0754 CD 08 06
                   1130
                                CALL MSG
0757 CD 24 06
                   1140 CNTCHB CALL KBD
075A C7
                   1150
                                RST
075B
                   1160 ******************************
075B 21 88 0B
                   1170 ADIO1
                               LD
                                     HL, LST13 ADDR + I/O TEST 1
075E CD 3D 06
                   1180
                                CALL CLR
0761 OE F6
                   1190
                                     C, OF6H
                               LD
0763 79
                   1200 ADIO1A LD
                                     A,C
0764 06 10
                   1210
                                ADD
                                     10H
0766 4F
                   1220
                               LD
                                     C,A
0767 FE E6
                   1230
                                CP
                                     OE6H
0769 CA 63 07
                               JP
                   1240
                                     Z, ADIO1A
076C ED 79
                   1250
                               OUT
                                     (C),A
076E ED 78
                   1260
                                IN
                                     A, (C)
0770 C3 63 07
                   1270
                                JP.
                                     ADIO1A
0773
                   1280 ************************
0773 16 00
                   1290 ADIO2
                              LD
                                     D_{\tau}O
0775 21 02 0A
                   1221
                               LD
                                     HL, CLEAR
```

```
0778 CD 08 06
                   1292
                                CALL MSG
077B 21 A0 0B
                   1293
                                     HL, LST14 ADDR+I/O CHK LO LEVELS
                                LD
077E CD 08 06
                   1294
                                CALL MSG
0781 06 08
                   1300 ADIO2A LD
                                     B, 8D
0783 3E DF
                   1310 ADIO2B LD
                                     A, IRTC-1
0785 80
                   1320
                                ADD
                                     В
0786 4F
                   1330
                                LD
                                     C,A
0787 7A
                   1340
                                LD
                                     A,D
0788 ED 79
                   1350
                                OUT
                                     (C)_{A}
078A ED 78
                   1355
                                IN
                                     A_{\tau}(C)
078C DB 00
                   1360
                                     KB
                                IN
078E 17
                   1370
                                RLA
078F DA 9F 07
                   1380
                                JP
                                     C,ADIO2D
0792 05
                                DEC
                   1390
                                     В
0793 C2 83 07
                   1400
                                JP
                                     NZ, ADIO2B
0796 OE 40
                   1410
                                LD
                                     C,40H
0798 OD
                   1420 ADIO2C DEC
                                     C
0799 02 98 07
                   1430
                                JP.
                                     NZ, ADIO2C
0790 03 81 07
                   1440
                                JP
                                     ADIO2A
079F CD 24 06
                   1450 ADIO2D CALL KBD
07A2 7A
                   1460
                                LD
                                     A, D
07A3 FE 00
                   1470
                                CP
07A5 C2 B3 07
                                JP
                   1480
                                     NZ, ADIOZE
07A8 21 CF 0B
                   1490
                                LD
                                     HL, LST15 CHECK FOR HIGH LEVELS
07AB CD 08 06
                   1500
                                CALL MSG
07AE 16 FF
                   1510
                                LD
                                     D, OFFH
07B0 C3 81 07
                   1520
                                JP
                                     ADIO2A
07B3 C7
                   1530 ADIO2E RST
                                     0
07B4
                   1540 *********************
5800
                   8000
                                ORG
                                     130000
0600
                   8005
                                ST
                                     6000
0600 3E A0
                   8010 TVSPC
                                LD
                                     A, SPC
0602 D3 00
                   8020 TV0UT
                                OUT
                                     TV
0604 97
                   8030
                                SUB
                                     Α
0605 D3 00
                   8040
                                OUT
                                     TV
0607 09
                   8050
                                RET
0608
                   8060
0608
                   8070 ****************************
0608 7E
                   8080 MSG
                                LD
                                     A, (HL)
0609 FE 00
                   8090
                                CP
                                     0
060B C8
                   8100
                                RET
                                     Z
060C 17
                   8110
                                RLA
050D DA 10 06
                   8120
                                JP
                                     C,MSG2
0610 1F
                                RRA
                   8130
0611 47
                   8140
                                LD
                                     B,A
0612 CD 00 06
                   8150 MSG1
                                CALL TVSPC
0615 05
                   8160
                                DEC
                                     В
0616 C2 12 06
                   8170
                                JP
                                     NZ, MSG1
0619 C3 20 06
                   8180
                                JP.
                                     MSG3
061C 1F
                   8190 MSG2
                                RRA
061D CD 02 06
                   8200
                                CALL TVOUT
0620 23
                                INC
                   8210 MSG3
                                     HL
0621 C3 08 06
                   8240
                                JP.
                                     MSG
0624
                   8250 ********************
0624 DB 00
                   8260 KBD
                                IN
                                     KB
0626 17
                   8270
                                RLA
0627 D2 24 06
                                JP
                   8280
                                     NC, KBD
062A 47
                   8300 KBD1
                                LD
                                     B, A
062B DB 00
                   8310
                                IN
                                     KB
062D 17
                   8320
                                RLA
062E DA 2A 06
                   8330
                                JP.
                                     C,KBD1
0631 78
                   8340
                                LD
                                     A,B
0632 1F
                   8350
                                RRA
```

```
0633 09
                   8360
                                RET
0634
                   8370 ***********************
0634 D3 E2
                   8380 OUTP
                                OUT
                                     IRTC+2
0636 D3 E3
                   8390
                                OUT
                                     IRTC+3
0638 D3 E4
                   8400
                                OUT
                                     IRTC+4
                                     IRTC+5
063A D3 E5
                   8410
                                OUT
063C C9
                   8420
                                RET
063D
                   8430 **************************
063D EB
                   8440 CLR
                                EX
                                     DE, HL
063E 21 02 0A
                   8450
                                LD
                                     HL, CLEAR
0641 CD 08 06
                                CALL MSG
                   8460
0644 EB
                   8470
                                EX
                                     DE, HL.
0645 CD 08 06
                   8480
                                CALL MSG
0648 C9
                   8490
                                RET
0649
                   8500 ***************************
6800
                   8980
                                ORG
                                     150000
0A00
                   8990
                                ST
                                     12000
0A00
                   9000 SPC
                                EQU
                                     HOAO
0A00
                   9010 TVLSTP DS
                                     2
0A02
                   9012 CLEAR
                                     255D
                                DB
  FF
OA03
                   9013
                                DB
                                     127D
  7F
0A04
                   9014
                                DB
                                     127D
  7F
0A05
                   9015
                                DB
                                     127D
  7F
OA06
                   9016
                                DB
                                     127D
  7F
0A07
                   9017
                                DB
                                     127D
  7F
0A08
                   9018
                                DB
                                     127D
  7F
0A09
                   9019
                                DB
                                     127D
  7F
                   9020
OAGA
                                DB
                                     127D
  7F
OAOB
                   9021
                                DB
                                     8D
  08
CACC
                   9022
                                DB
                                     0
  OO
OAOD
                   9023 LST1
                                DC
                                     "TESTING REAL TIME CLOCK COUNTING"
  D4
       05
            D3
                       09
                  114
  CE
       C7
                       05
            AO
                  D2
  C1
       CC
                  D4
                       09
            A0
  CD
       C5
            A0
                  03
                       CC
  CF
       03
            CB.
                  A0
                       03
  CF
       D5
            CE
                  D4
                       09
  CE
       C7
OA2D
                   9025
                                     32D
                                DB
  20
OA2E
                   9030
                                DB
                                     0
  00
OA2F
                   9040 LST2
                                DC
                                     TEST FAILED
  04
       05
            D3
                  D4
                       A0
  C6
       C1
            09
                  CC
                       C5
  C4
OASA
                   9050
                                DB
                                     53D
  35
OASB
                   9060
                                DR
                                     0
  00
OABC
                   9070 LST3
                                DC
                                     'TEST PASSED'
  [14
       05
            D3
                  D4
                       A0
```

DO C4	Ci	DЗ	рз	C5		
OA47 35			908	30	DB	53D
0A48			909	? 0	DB	0
00 0A49 0A49 0A49 0A49 C3 A0 C1 C8 C5 BA	C8 C6 A0 A0 CC	C5 CF C8 CC A0	911 911	DO IRTC LO KB LI TV LS LST4 CB AO C7 D6 CE	EQU EQU EQU DC	OEOH O KBD PORT O TV OUTPUT PORT ^CHECK FOR A HIGH LEVEL ON:^
0A63 26			912	50	DB	38D
0A64 09 A0 B1	C3 D0 B3	A0 C9	913 B1 CE	AC	DC	'IC 1, PIN 13'
0A70 34			914	10	DB	52D
0A71 C9 A0 B1	C3 DO	A0 C9	915 B2 CE	50 AC AO	DC	'IC 2, PIN 1'
0A7C 35			916	50	DB	53D
0A7D 07D 09 AC A0	C3 A0 B1	AO DO	917 B2 C9	70 B2 CE	DC	'IC 22, PIN 1'
OA89 34			918	30	DB	52D
OASA C9 AC AO	C3 A0 B1	A0 D0 B3	919 B2 C9	PO B3 CE	DC	'IC 23, PIN 13'
0A97 33			920	00	DB	51D
0A98 00			920)1	DB	O
0A99 C3 A0 C1 A0 CC	C8 C6 A0 CC A0	C5 CF CC C5 CF	922 C3 D2 CF D6 CE	22 LST5 CB AO D7 C5 BA	DC	'CHECK FOR A LOW LEVEL ON: /
OAB2 27			923	30	DB	39D
OAB3 C9 A0 B1	C3 DO	A0 C9	924 B1 CE	AC AO	DC	'IC 1, PIN 1'
OABE 35			925	50	DB	53D
OABF C9 A0 B1	C3 D0 B3	A0 C9	926 B2 CE	SO AC AO	DC:	'IC 2, PIN 13'

```
OACB
                      9270
                                     DB
                                           52D
  34
OACC
                      9280
                                     DC
                                           'IC 22, PIN 13'
  C9
        C3
              A0
                    B2
                           B2
  AC.
        AO.
              DO
                    09
                           CE
  \Delta 0
        B1
              B3
OADS
                      9290
                                     DB
                                           51D
  33
                      9300
OADA
                                     DC
                                           'IC 23, PIN 1'
  C9
        C3
              A0
                    B2
                           ВЗ:
  AC
        A0
              DO
                    C9
                           CE
  ΑŌ
        B1
OAE6
                      9310
                                     DB
                                           52D
  34
OAE7
                                     DB
                      9320
                                         . 0
  00
OAE8
                      9430 LST6
                                     DC
                                           "CHECK THAT PINS 13,14, AND 15 OF IC 21"
  \mathbb{C}3
              C5
        CS.
                    03
                           CB
  A0
        D4
              08
                    C1
                           D4
              09
                           D3
  A0
        DO
                    CE
  A0
              B3
                           B1
        B1
                    AC
  B4
        AC
              A0
                    C1
                           CE
  C4
        A0
              B1
                    B5
                           A0
  CF
        06
              A0
                    09
                           CЗ
  A0
              B1
        B2
OBOE
                     9440
                                     DC
                                           ' ARE LOW. '
  AO
        C1
              D2
                    C5
                           A0
  CC
        CF
              D7
                     AE
0817
                      9450
                                     DB
                                           15D
  OF
OB18
                      9460
                                     DE
                                           0
  00
OB19
                      9470 LST7
                                     DC
                                           'COUNT CHAIN TEST'
  C3
              D5
        CF
                    CE
                           D4
  A0
        \mathbb{C}\mathbb{S}
              CS
                     C1
                           09
  CE
        A0
              D4
                    C5
                           D3
  D4
OB29
                      9480
                                     DE
                                           48D
  30
OB2A
                      9490
                                     DB
                                           0
  00
OB2B
                      9500 LST8
                                     DC
                                           'STATUS FAILURE'
  DG
        D4
              C1
                    D4
                           D5
  D3
        A0
               06
                     C1
                           09
  CO
        D5
              D2
                     C5
OB39
                                     DB
                                           50D
                      9510
  32
OBSA
                      9520
                                     DB
                                           O
  00
OB3B
                      9530 LST9
                                     DC
                                           'STATUS AND RESET FUNCTIONS OK'
        D4
  D3
              C1
                    D4
                           D5
  DG
        A0
              C1
                     CE
                           C4
  AO
        02
              C5
                     DЗ
                           C5
  D4
        A0
               C6
                    D5
                           CE
  C3
        D4
              C9
                    CF
                           CE
  D3
        ΑÖ
              CF
                    CB
OB58
                      2540
                                     DB
                                           35D
  23
OB59
                      2550
                                     DB
                                           O
  QQ
OB5A
                      9560 LST10
                                     DC
                                           'RESET FAILURE'
  D2
        C5
              D3
                    05
                           []4
              C1
  A0
        06
                           \mathbb{CC}
                    C9
```

D5 OB67	D2	C5	957	70	DB	51D
33 0B68						
00 00			958	5 0	DB	0
OB69			959	PO LST11	DC:	TIME SET FAILURE
D4	C9	CD	C5	AO		
DЗ	C5	D4	AO	C6		
C1	C9	CC	D5	D2		
C5						
OB79			960	00	DB	48D
30 - 0 87A					** . ***.	
00			961	. 0	DB	0
0B7B			960	20 LST12	DC	TIME SET OK
D4	09	CD	C5	A0	And These	the time with the transfer
DЗ	C5	D4	ÃÔ	CF		
CB						
OB86			960	30	DB	53D
35						
OB87			964	1 0	DB	0
00			~			- A 40- 40- 30- 30- 30- 31- 100- 31- 31- 31- 31- 31- 31- 31- 31- 31- 31
OB88 C1	04	C4	965 D2	50 LST13 C5	DC	'ADDRESS AND I/O TEST 1'
D3	D3	A0	C1	CE		
C4	AO	C9	AF	CF		
ÃO	D4	C5	DЗ	D4		
AO	B1					
OBSE			966	50	DB	42D
2A						_
0B9F 00			967	70	DB	0
OBAO			040	30 LST14	DC	'ADDRESS AND I/O TEST 2'
C1	C4	C4	D2	C5	LIC.	HUDRESS HND IVO 1651 Z
DЗ	DЗ	AO	Ci	CE		
C4	AO	C9	AF	BO		
AO	D4	C5	DЗ	Π4		
AO	B2					
OBB6			969	90	DB	42D
2A OBB7			970	3/4	F-1	and the second of the second o
022	C8	C5	C3	CB	DC.	'CHECK FOR GIVEN LEVELS'
AO	C6	CF	D2	AO		
C7	Ċ9	D6	C5	CE		
AO	CC	C5	D6	C5		
CC	DЗ					
OBCD			97:	LO	DB	42D
2A OPCE			وسه رسار	72	To To	0
OBCE OO			97:	2U	DB	0
OBCF			97:	30 LST15	DC	'CHECK FOR OPPOSITE LEVELS'
СЗ	C8	C5	СЗ	СВ	A	the first that the first the first first that the first the first
AO,	C6	CF	D2	AO		
CF	DO	DO	CF	D3		
C9 C5	D4	C5	AO CO	CC		
اليه ميا	D6	C5	CC	D3		
OBE8			974	i O	DB	39D
27						
OBE9			975	50	DB	0
OO OBEA			07	AN LOTAL	Tree:	A CALL CONTROL OF EXPERIENCES IN THE PROPERTY OF THE PROPERTY
C3	C8	C5	- 03 - AV	60 LST16 CB	DC	1CHECK INTERRUPT REQUESTS LOW1
		····	•••			

```
C9
  A0
              CE
                    D4
                          C5
  D2
        D2
              D5
                    DO
                          D4
  AO
        D2
              C5
                          D5
                    D1
  05
        D3
              D4
                    D3
                          ΑÖ
  CC
        CF
              D7
0006
                     9770
                                   DB
                                         36D
  24
0007
                     9780
                                   DB
                                         O
  00
0008
                     9790 LST17
                                   DC
                                         *CHECK INTERRUPT REQUESTS HIGH*
  C3
        C8
              C5
                    03
                          CB
  A0
        C9
              CE
                    D4
                          05
  D2
        D2
                          D4
              D5
                    DO
  AO
        D2
              C5
                          D5
                    D1
  C5
        DЗ
              D4
                    D3
                          A0
  C8
        C9
              C7
                    C8
0025
                     9800
                                   DB
                                         35D
  23
0026
                     9810
                                   DB
                                         0
  00
0027
                                         CHECK "INT" LOW
                     9820 LST18
                                   DC
  C3
        C8
              C5
                    C3
                          CB
  A0
        A2
              09
                    CE
                          D4
  A2
        A0
              CC
                    CF
                          D7
0036
                     9830
                                   DB
                                         49D
  31
0037
                     9840
                                   DB
                                         O
  00
0038
                     9850 LST19
                                   DC
                                          'PRIORITY FAILURE'
  DO
        D2
              C2
                    CF
                          D2
  C9
        D4
              D9
                    A0
                          C6
  C1
        09
              CC
                    D5
                          D2
  05
0048
                     9860
                                   DB
                                         48D
  30
OC49
                     9870
                                   DB
                                         0
  OQ.
OC4A
                     9880 LST20
                                   DC
                                          'PRIORITY OK'
  DO
        D2
              09
                    CF
                          D2
  09
        D4
              D9
                    A0
                          CF
  CB
0055
                     9890
                                   DB
                                         53D
  35
0056
                     9900
                                   DB
                                         0
  00
OC57
                     9910 LST21
                                   DIC:
                                         'INTERRUPT ACKNOWLEDGE TEST'
  09
        CE
              D4
                    C5
                          02
  D2
        D5
              DO
                    D4
                          A0
  C1
        C3
              CB
                          CF
                    CE
  D7
        CC
              C5
                          C7
                    C4
  C5
        A0
              D4
                    C5
                          D3
  D4
0071
                     9920
                                   DB
                                         38D
  26
0072
                     9930
                                   DB
                                         0
  QQ.
0073
                     9940 LST22
                                   DC
                                         'SELECTORS AND DECODERS TEST #4
  D3
        05
              CC
                    C5
                          C3
  D4
        CF
              D2
                    D3
                          AO
  C1
        CE
              C4
                    A0
                          04
  C5
        СЗ
              CF
                          C5
                    C4
  D2
        D3
              AO
                    D4
                          C5
```

D3	D4	AO	АЗ		
0090	r	HU	нэ 9941	DB	35D
23			77 4 1	מע	33D
0091			9942	DC	<1 ×
B1	Ao		/ / TA	8 V ·	*
0093	710		9943	DB	o
00			//TO	1	O .
0094			9946 LST23	DC	/2 /
B2	AO		ZZTW LWIALW	ш.	.c. .
0096	110		9948	DB	0
00			777 0	A' &'	
0097			9950 LST24	DC	/3 /
B3	AO		ANDO LOTAT	A	5
0099	110		9952	DB	o
00			7702	E., E.,	V
009A			9954 LST25	DC	44 / 1
B4	AO		ZZOT EUIZU	DC.	"
0090	MQ/		9956	DB	0
00			77.00	A' A'	· ·
009D			9958 LST26	DC	′ 5 ′
B5	AO		2700 maran	A., (S
009F	110		9960	DB	o
00			7700	T., T.,	V
OCAO			9962 LST27	DC	76 7
B6	AO		A A Salata Santal 1 Ato F	1.00.	0
OCA2	,		9964	DB	0
00			//WT	DD	
OCA3			9966 LST28	DC	77 /
B7	AO		7700 moraco	au 'u.	,
OCA5			9968	DB	o
00			× × • • • • • • • • • • • • • • • • • •	A., 5., 1	U.
OCA6			9970 LST29	DC	′8 ′
B8	AO		AAAA MATAA	L.C.	0
OCA8	110		9972	DB	0
00			2 2 7 Am	A A	
OCA9			9974 LST30	DC	19 /
B9	AO		>>>	And the	
OCAB			9976	DB	0
00				A A	•
OCAC			9978 LST31	DC	<10 <
Bi	BO	AO			- -
OCAF			9980	DB	o
00					•
OCBO			9982 LST32	DC	×11 ×
B1	B1	AO	e e en emper marie (mar a emp allem	w-	
OCB3			9984	DB	0
00			•		
OCB4			9986 LST33	DC:	112
B1	B2	AO			
OCB7			9988	DB	0
00					

LTABL							
ADIO1	075B	ADIO1A	0763	ADI02	0773	ADIO2A	0781
ADIO2B	0783	ADIO2C	0728	ADIO2D	079F	ADIO2E	07B3
CLEAR	0A02	CLR	063D	CNTCH	O6CD	CNTCH1	06D7
CNTCH2	06EE	CNTCH3	06F2	CNTCH4	0709	CNTCH5	0712
CNTCH6	071F	CNTCH7	072A	CNTCH8	0733	CNTCH9	0730
CNTCHA	074A	CNTCHB	0757	DIAG1	066C	DIAGIA	0676

DIAG1B	0688	DIAGIC	068B	DIAGID	0691	DIAG2	06A2
DIAGS	06BB	DIAGS	0660	IRTC	00E0	KB	0000
KBD	0624	KBD1	062A	LST1	OAOD	LST10	OB5A
LST11	OB69	LST12	OB7B	LST13	0888	LST14	OBAO
LST15	OBCF	LST16	OBEA	LST17	0008	LST18	0027
LST19	0032	LST2	OA2F	LST20	0044	LST21	0051
LST22	OCAD	LST23	OC8E	LST24	0091	LST25	OC94
LST26	0097	LST27	OC9A	LST28	OC9D	LST29	OCAO
LST3	OABC	LST30	OCA3	LST31	OCA6	LST32	OCAA
LST33	OCAE	LST4	0A49	LST5	0A99	LST6	OAE8
LST7	0B19	LST8	OB2B	LST9	овзв	MSG	0608
MSG1	0612	MSG2	0610	11 863	0620	OUTP	0634
SPC	00A0	TV	0000	TVLSTP	0A00	TVOUT	0602
TVSPC	0600						

.

```
600Q
                   0100
                                 ORG
                                      140000
0800
                   0110
                                 ST
                                      10000
0800 21 EA OB
                   1550 INTST
                                LD
                                      HL, LST16
                                                 CHK INT REQUESTS LOW
0803 CD 3D 06
                   1560
                                CALL CLR
0806 3E 00
                   1570
                                LD
                                      A, 0
0808 D3 E6
                   1580
                                OUT
                                      IRTC+6
080A 3E FF
                   1590
                                LD
                                      A, OFFH
080C D3 E1
                   1600
                                OUT
                                      IRTC+1
080E 3E 08
                   1602
                                LD
                                      A, 08H
0810 D3 E0
                   1604
                                OUT
                                      IRTC
0812 3E 00
                   1610
                                LD
                                      A. 0
0814 D3 E1
                   1620
                                OUT
                                      IRTC+1
0816 CD 24 06
                   1630
                                CALL KBD
0819 3E FF
                   1640
                                LD
                                      A, OFFH
081B D3 E1
                   1650
                                OUT
                                      IRTC+1
081D 21 08 OC
                   1660
                                LD
                                      HL, LST17
                                                 CHK INT REQUESTS HI
0820 CD 08 06
                   1670
                                CALL MSG
0823 CD 24 06
                   1680
                                CALL KBD
0826 3E 04
                   1690
                                LD
                                      A, 4
0828 D3 E6
                   1700
                                OUT
                                      IRTC+6
082A 3E 00
                   1702
                                LD
                                      A, 0
082C D3 E6
                   1704
                                OUT
                                      IRTC+6
082E 21 27 OC
                   1710
                                LD
                                      HL,LST18
                                                 CHK INT LOW
0831 CD 08 06
                   1720
                                CALL MSG
0834 CD 24 06
                   1730
                                CALL KBD
0837 3E 00
                   1740 INTSTO LD
                                      A, 0
0839 D3 E6
                   1750
                                OUT
                                      IRTC+6
083B 3E 03
                   1760
                                LD
                                      A,3
083D D3 E0
                   1770
                                OUT
                                      IRTC
083F 3E F0
                   1780
                                LD
                                      A, OFOH
0841 D3 E1
                   1790
                                OUT
                                      IRTC+1
0843 DB E4
                   1800
                                IN
                                      IRTC+4
0845 CB 7F
                   1810
                                BIT
                                      7, A
0847 C2 56 08
                   1820
                                JP
                                      NZ, INTST1
084A 21 38 OC
                   1830
                                LD
                                      HL, LST19 PRIORITY FAILURE
084D CD 08 06
                   1840
                                CALL MSG
0850 CD 24 06
                   1850
                                CALL KBD
0853 C3 37 08
                   1860
                                JF
                                      INTSTO
0856 21 4A OC
                   1870 INTST1 LD
                                      HL,LST20
                                                 PRIORITY OK
0859 CD 08 06
                   1880 INTST2 CALL MSG
085C CD 24 06
                   1890 INTST3 CALL KBD
085F 21 57 OC
                   1900
                                LD
                                      HL, LST21
                                                 INT ACKNOWLEDGE TEST
0862 CD 08 06
                   1910
                                CALL MSG
0865 3E FF
                   1920
                                LD
                                      A, OFFH
0867 D3 E1
                   1930
                                OUT
                                      IRTC+1
0869 3E 08
                   1932
                                LD
                                      A, 08H
086B D3 E0
                   1934
                                OUT
                                      IRTC
086D 3E 00
                   1940
                                LD
                                      A, 0
086F D3 E1
                   1950
                                OUT
                                      IRTC+1
0871 C3 5C 08
                   1960
                                JF
                                      INTST3
0874
                   1970 ****************************
0874 21 73 00
                   1980 SELD
                                LD
                                      HL, LST22 SEL AND DEC TEST 1
0877 CD 3D 06
                   1990
                                CALL CLR
087A 3E 00
                   2000
                                LD
                                      A, 0
087C CD 34 06
                   2010
                                CALL OUTP
087F CD 24 06
                   2020
                                CALL KBD
0882 21 94 OC
                   2030
                                LD
                                      HL, LST23
                                                 2
0885 CD 08 06
                   2040
                                CALL MSG
0888 3E 09
                   2050
                                LD
                                      A, 11
088A D3 E2
                   2060
                                OUT
                                      IRTC+2
088C D3 E3
                   2070
                                OUT
                                      IRTC+3
```

```
088E D3 E4
                   2080
                                OUT
                                     IRTC+4
0890 3E 08
                   2090
                                LD
                                     A, 10
0892 D3 E5
                   2100
                                OUT
                                     IRTC+5
0894 CD 24 06
                   2110
                                CALL KBD
0827 21 97 00
                   2120
                                LD
                                     HL, LST24
089A CD 08 06
                   2130
                                CALL MSG
089D 3E OF
                   2140
                                LD
                                     A, 17
089F D3 E5
                   2150
                                OUT
                                     IRTC+5
08A1 CD 24 06
                   2160
                                CALL KBD
08A4 21 9A OC
                   2170
                                LD
                                     HL, LST25 4
08A7 CD 08 06
                                CALL MSG
                   2180
08AA 3E 12
                   2190
                                LD
                                     A, 22
08AC CD 34 06
                   2200
                                CALL OUTP
08AF CD 24 06
                   2210
                                CALL KBD
08B2 21 9D 0C
                   2220
                                LD
                                     HL,LST26 5
08B5 CD 08 04
                   2230
                                CALL MSG
08B8 3E 1B
                   2240
                                     A,33
                                LD
08BA - CD 34 06
                   2250
                                CALL OUTP
08BD CD 24 06
                   2260
                                CALL KBD
08C0 21 A0 0C
                   2270
                                LD
                                     HL, LST27
0803 CD 08 06
                   2280
                                CALL MSG
08C6 3E 24
                   2290
                                LD
                                     A, 44
0808 CD 34 06
                   2300
                                CALL OUTP
08CB CD 24 06
                   2310
                                CALL KBD
08CE 21 A3 OC
                   2320
                                LD
                                     HL,LST28
                                               7
08D1 CD 08 06
                   2330
                                CALL MSG
08D4 3E 2D
                   2340
                                LD
                                     A,55
08D6 CD 34 06
                   2350
                                CALL OUTP
08D9 CD 24 06
                   2360
                                CALL KBD
08DC 21 A6 0C
                   2370
                                LD
                                     HL, LST29
                                                8
08DF CD 08 06
                   2380
                                CALL MSG
08E2 3E 36
                   2390
                                LD
                                     A, 66
08E4 CD 34 06
                   2400
                                CALL OUTP
08E7 CD 24 06
                   2410
                                CALL KBD
08EA 21 A9 OC
                   2420
                                LD
                                     HL, LST30
08ED CD 08 06
                   2430
                                CALL MSG
08F0 3E 3F
                   2440
                                LD
                                     A,77
08F2 CD 34 06
                   2450
                                CALL OUTP
08F5 CD 24 06
                   2460
                                CALL KBD
08F8 21 AC OC
                   2470
                                LD
                                     HL, LST31
                                                10
08FB CD 08 06
                   2480
                                CALL MSG
08FE 3E 00
                   2490
                                LD
                                     A, 0
0900 D3 E4
                   2500
                                OUT
                                     IRTC+4
0902 3E 01
                   2510
                                     A. 1
                                LD
0904 D3 E6
                   2520
                                OUT
                                     IRTC+6
0906 CD 24 06
                   2530
                                CALL KBD
0902 21 BO OC
                   2540
                                LD
                                     HL, LST32
                                                11
090C CD 08
            06
                   2550
                                CALL MSG
020F 3E 02
                   2560
                                LD
                                     A,2
0911 D3 E6
                   2570
                                OUT
                                     IRTC+6
0213 CD 24 06
                   2580
                                CALL KBD
0916 21 B4 OC
                   2590
                                LD
                                     HL, LST33
                                                12
0919 CD 08 06
                   2600
                                CALL MSG
091C 3E 03
                   2610
                                LD
                                     A, 3
091E D3 E6
                   2620
                                OUT
                                     IRTC+6
0920 CD 24 06
                   2630
                                CALL KBD
0923 07
                   2640
                                RST
                                     О
0924
                   2650 ****************************
5800
                   8000
                                ORG
                                     130000
0600
                   8005
                                ST
                                     6000
0600 BE A0
                   8010 TVSPC
                                LD
                                     A,SPC
0602 D3 00
                   8020 TV0UT
                                OUT
                                     TV
0604 97
                   8030
                                SUB
                                     Α
```

```
0605 D3 00
                  8040
                               OUT
                                   TV
0607 09
                  8050
                               RET
0608
                  8060
0608
                  8070 ********************
                              LD
0608 7E
                  8080 MSG
                                    A, (HL)
0609 FE 00
                  8090
                               CP
                                    0
060B C8
                  8100
                               RET
                                    Z
060C 17
                  8110
                               RLA
060D DA 10 06
                  8120
                               JP
                                    C,MSG2
0610 1F
                  8130
                               RRA
0611 47
                  8140
                               LD
                                    B,A
0612 CD 00 06
                  8150 MSG1
                               CALL TVSPC
0615 05
                  8160
                              DEC
                                   В
0616 C2 12 06
                  8170
                               JP.
                                    NZ, MSG1
0619 C3 20 06
                  8180
                               JP
                                    MSG3
061C 1F
                  8190 MSG2
                               RRA
061D CD 02 06
                  8200
                               CALL TVOUT
0620 23
                  8210 MSG3
                               INC
                                   HL.
0621 C3 08 06
                              JP
                  8240
                                   MSG
0624
                  8250 ***********************
0624 DB 00
                  8260 KBD
                               IN
                                   KB
0626 17
                  8270
                               RLA
0627 D2 24 06
                  8280
                               JP
                                   NC, KBD
062A 47
                  8300 KBD1
                               LD
                                    B,A
062B DB 00
                  8310
                               IN
                                   KB
062D 17
                  8320
                               RLA
062E DA 2A 06
                  8330
                               JP.
                                   C, KBD1
0631 78
                  8340
                               LD
                                    A,B
0632 1F
                  8350
                              RRA
0633 09
                  8360
                              RET
0634
                  8370 **********************
0634 D3 E2
                  8380 OUTP
                               OUT
                                    IRTC+2
0636 D3 E3
                  8320
                              OUT
                                    IRTC+3
0638 D3 E4
                  8400
                               OUT
                                    IRTC+4
063A D3 E5
                  8410
                              OUT
                                    IRTC+5
063C C9
                  8420
                              RET
063D
                  8430 ***********************
063D EB
                              EX
                  8440 CLR
                                   DE, HL
063E 21 02 0A
                  8450
                              LD
                                   HL, CLEAR
0641 CD 08 06
                  8460
                               CALL MSG
0644 EB
                  8470
                              ΕX
                                   DE, HL
0645 CD 08 06
                  8480
                               CALL MSG
0648 C9
                  8490
                              RET
0649
                  8500 ***************************
6800
                  8980
                              ORG
                                   150000
0A00
                  8990
                               ST
                                    12000
0A00
                  9000 SPC
                              EQU
                                   OAOH
OAGO
                  9010 TVLSTP DS
                                    2
0A02
                  2012 CLEAR
                                    255D
                              DB
  FF
0A03
                  9013
                               DB
                                    127D
  7F
0A04
                  9014
                               DB
                                    127D
  7F
0A05
                  9015
                               DB
                                    127D
  7F
OA06
                  9016
                               DB
                                    127D
  7F
0A07
                  9017
                               DB
                                    127D
  7F
0A08
                  9018
                               DB
                                    127D
  7F
OAOS
                  9019
                               DB
                                    127D
```

7F					
0A0A 7F			9020	DB	127D
OAOB			9021	DB	ap
08 0A00			9022	DB	o
OO OAOD D4 CE C1 CD CF CF	C5 C7 CC C5 C3 D5 C7	D3 A0 A0 A0 CB CE	9023 LST1 D4 C9 D2 C5 D4 C9 C3 CC A0 C3 D4 C9	DC	TESTING REAL TIME CLOCK COUNTING!
OA2D	₩./		9025	DB	32D
20 · 0A2E			9030	DB	0
00 0A2F D4 C6	C5 C1	D3 C9	9040 LST2 D4 A0 CC C5	DC	TEST FAILED
C4 OA3A			9050	DB	53D
35 0A3B			9060	DB	o
OO OABC			9070 LST3	DC	TEST PASSED
D4 D0	C5 C1	D3 D3	D4 A0 D3 C5		
C4 OA47			9080	DB	53D
35 0A48			9090	DB	0
00 0A49 0A49 0BEA 0BEA 0BEA 0BEA 03 A0 D2 A0 C5	C8 C9 D2 D2 D3 CF	C5 CE D5 C5 D4 D7	9100 IRTC 9110 KB 9111 TV 9750 9760 LST16 C3 CB D4 C5 D0 D4 D1 D5 D3 A0	EQU EQU EQU ST DC	OEOH O KBD PORT O TV OUTPUT PORT 13352 'CHECK INTERRUPT REQUESTS LOW'
0006	LF	D/	9770	DB	36D
24 0007			9780	DB	o
00 0C08 C3 A0 D2 A0 C5 C8	C8 C9 D2 D2 D3 C9	C5 CE D5 C5 D4 C7	9790 LST17 C3 CB D4 C5 D0 D4 D1 D5 D3 A0 C8	DC	'CHECK INTERRUPT REQUESTS HIGH'
0C25 23	**** **	**** <i>F</i>	9800	DB	35D
0026 00			9810	DB	o
00 0027 03	C8	C5	9820 LST18 C3 CB	DC	*CHECK INT LOW *

```
AO
        C9
              CE
                    D4
                          A0
  CC
        CF
              D7
                    A0
                          AO
0036
                      9830
                                    DB
                                          49D
  31
0037
                      9840
                                    DB
                                          O
  00
0038
                      9850 LST19
                                    DC
                                          'PRIORITY FAILURE'
        \Pi 2
              C9
  DO
                    CF
                          D2
  09
        D4
              D9
                    A0
                          06
  C1
        09
              CC
                    D5
                          D2
  C5
OC48
                      9860
                                    DB
                                          48D
  30
OC49
                      9870
                                    DB
                                          0
  00
OC4A
                      9880 LST20
                                    DC
                                          TPRIORITY OKT
  DO
        D2
              09
                    CF
                          D2
  09
                          CF
        D4
              D۶
                    AO
  CB
0055
                      9890
                                    DB
                                          53D
  35
0056
                      9900
                                    DB
                                          0
  00
0057
                      9910 LST21
                                    DC
                                          'INTERRUPT ACKNOWLEDGE TEST'
  09
        CE
              D4
                    C5
                          D2
  D2
        D5
              DO
                    D4
                          A0
  C1
        03
                          CF
              CB
                    CE
  D7
              C5
                          C7
        \mathbb{C}\mathbb{C}
                    C4
  05
        A0
              D4
                    C5
                          D3
  D4
0071
                      9920
                                    DB
                                          380
  26
0072
                      9930
                                    DB
                                          O
  00
0073
                      9940 LST22
                                    DC
                                          'SELECTORS AND DECODERS TEST #'
  D3
        05
              CC
                    C5
                          C3
  D4
        CF
              D2
                    D3
                          A0
  C1
        CE
              04
                    A0
                          C4
  C5
        03
              CF
                    C4
                          C5
  D2
        D3
              A0
                    D4
                          C5
  D3
        D4
              A0
                    ΑЗ
0090
                      9941
                                    DB
                                          35D
  23
0091
                      9942
                                    DC
                                          1 1
        AO
  B1
0093
                      9943
                                    DB
                                          0
  00
0094
                      9946 LST23
                                    DC
                                           12 /
  B2
        A0
0096
                      9948
                                    DB
                                          0
  00
0097
                      9950 LST24
                                    DC
                                           73 /
  B3
        A0
                      9952
0099
                                    DB
                                          Ø
  00
OC9A
                      9954 LST25
                                           14 1
                                    DC
        AO
  B4
0090
                      9956
                                    DB
                                          0
  00
OC9D
                      9958 LST26
                                    DC
                                           75 /
  B5
        A0
OC9F
                      9960
                                    DB
                                          0
```

00					
OCAO			9962 LST27	DC	16 1
B6	A0				
OCA2			9964	DB	O
00					
OCA3			9966 LST28	DC	77 /
B7	AO				
OCA5			9968	DB	O
00					
OCA6			9970 LST29	DC	18
B 8	ΑO				
OCA8			9972	DB	0
00					
OCAS			9974 LST30	DC	79 7
B 9	A0				
OCAB			9976	DB	O
00					
OCAC			9978 LST31	DC	<10 <
B1	BO	AO			
OCAF			9980	DB	0
00					_
OCBO			9982 LST32	DC	111
B1	Bi	ΑO			
OCB3			9984	DB	O
00					-
OCB4			9986 LST33	DC	112
B1	B2	AO	or or tour tour dead tour & tour tour	Aur 'un'	
OCB7	Au' dan	1174	9988	DB	O
0007			or or surface	Au' Au'	~ ′
O.O					

LTABL							
CLEAR	0A02	CLR	063D	INTST	0800	INTSTO	0837
INTST1	0856	INTST2	0859	INTST3	0850	IRTC	00E0
KB	0000	KBD	0624	KBD1	062A	LST1	OAOD
LST16	OBEA	LST17	0008	LST18	0027	LST19	0038
LST2	OA2F	LST20	OC4A	LST21	0057	LST22	0073
LST23	0094	LST24	0097	LST25	OC9A	LST26	009D
LST27	OCAO	LST28	OCA3	LST29	OCAC	LST3	OABC
LST30	OCA9	LST31	OCAC	LST32	OCBO	LST33	OCB4
MSG	0608	MSG1	0612	MSG2	0610	MSG3	0620
OUTP	0634	SELD	0874	SPC	00A0	TV	0000
TVLSTP	0A00	TVOUT	0602	TVSPC	0600		
FILE 3	3000	40D7					
READY							
						•	

APPENDIX J

CONNECTOR PINOUT

DUAL 36 PIN CONNECTOR:

1	IRQO	19	EXCL2
2	IRQ1	20	XGA2
3	IRQ2	21	TOUT2
4	IRQ3	22	1SG
5	IRQ4	23	
6	IRQ5	24	GND
7	IRQ6	25	
8	IRQ7	26	BAT2
9	INT	27	
10	INT	28	
11	FINT	29	BATTERY
12	FXCL2	30	GND
13	XCLO	31	
14	XG AO	32	
15	TOUTO	33	SETIME
16	XCL1	34	
17	XGA1	35	FSTAN
18	TOUT1	36	XFI


DUAL 22 PIN CONNECTOR:

1.	+5V	A.	+5₹	
2.	GROUND	В.	Man	
3.	MSB	C.	MSB	
4.	MSB-1	D.	MSB-1	
5.	MSB-2 DATA TO	Ε.	MSB-2	DATA FROM
6.	MSB-3 CPU	F.	MSB-3	CPU
7.	LSB+3	H.	LSB+3	
8.	LSB+2	J.	LSB+2	
9.	LSB+1	K.	LSB+1	
10.	LSB	L.	LSB	
11.	INPUT STROBE	M.		
12.		N.	LSB	
13.		P.	LSB+1	
14.		R.	LSB+2	PORT
15.		s.	LSB+3	ADDRESS
16.		T.	LSB+4	LINES
17.		U.	LSB+5	
18.		V.	LSB+6	
19.		W.	LSB+7	
20.		х.	OUTPUT	STROBE
21.	i	Y.		
22.	+12V	Z.		
	· • — ·			


APPENDIX K

PARTS LIST


DESCRIPTION QUA		CIRCUIT REFERENCE
7400	1	IC50
7402	i	IC 5 5
7404	5	IC3,48,53,56,59
7406	1	IC52
7410	• 1	IC57
7414	2	IC11,36
7420	1	IC58
74 30	1	IC10
7442	1	IC21
7474	5	IC1,2,22,23,24
7475	4	IC4,6,12,13
74151	8	IC15,37,38,39,40,41,42,49
74155	2	IC14,47
74174	4	IC26,27,28,29
74196	2	IC25,51
4009A	2	IC16,34
4011A	1	IC7
4040A	2	IC9,32
4081A	1.	IC8
4416A	1	IC33
4502A	4	IC17,18,19,20
4518A	3	IC30,31,35
81LS97	4	IC43,45,46,44 IC5
8214 8253	1 1	1054
0203 1N4148	9	CR1,2,4,5,6,7,8,9,10
1N5231	1	CR3
5.6 K R-PAK (8 pin sip)	1	Z3
2.2K R-PAK (16 pin dip)	2	71,2
180 Ohm 1/2 W	1	R12
1.2K Ohm 1/4 W 5%	1	Ri
2.2K Ohm 1/4 W 5%	ŝ	R2,3,4,6,8,9,10,11
5.6K Ohm 1/4 W 5%	1	R13
100K Ohm 1/4 W 5%	1	R5
8.2 MEG Ohm 1/4 W 5%	1	R7
5-37 PF TRIMMER CAPACITOR	? 1	
220 PF AG MICA CAPACITOR	1	C9
O.O1 MFD CAPACITOR	10	C1,2,3,4,5,6,10,11,12,13
1.0 MFD TANTULUM	2	C7,14
CRYSTAL SOCKET	1.	(MAY BE OPTIONAL)
1.00000 MHz CRYSTAL	ĭ	Y1
24 PIN DIP SOCKET	2	
20 PIN DIP SOCKET	4	
16 PIN DIP SOCKET	33	
14 PIN DIP SOCKET	29	
14 PIN HEADERS	6	
16 PIN HEADERS	1	
16 PIN DIP TO 16 PIN DIP	1	
RIBBON CABLE ASSEMBLY		




** U21 USED WITH 8080 ONLY





SHEET 1




SHEET 2









SHEET 5




SHEET 6



SHEET 7





SHEET 9