

ELTEC-68K-SYSTEM

Specification
WRAP-1/68K

Revision C
November 1985

ELTEC elektronik mainz

ELTEC-68K-SYSTEM

Specification
WRAP-1/68K
Rev. C 11/85
Page 2

(C) 1985 ELTEC Elektronik GmbH, Mainz

This document contains copyrighted information. All rights including those of translation, reprint, broadcasting, photomechanical or similar reproduction and storage or processing in computer systems, in whole or in part, are reserved. If single copies are made for professional purposes with written approval of ELTEC, an allowance will have to be paid in accordance with para. 54.2 of Urh.G. For details please contact ELTEC.

ELTEC reserves the right to modify without notice the product described herein in keeping with state-of-the-art technology at any time. Although this document has been reviewed carefully ELTEC refuses any liability due to misprints and detriments caused thereby.

This document is edited and printed by: ELTEC Elektronik GmbH, Mainz

R.M.

ELTEC elektronik mainz

ELTEC-68K-SYSTEM

Specification
WRAP-1/68K
Rev. C 11/85
Page 3

SCOPE OF DELIVERY

The scope of delivery comprises:

Description

Order No.

WRAP/68K

FE .68 05158

Operating Manual

DO .68 05159

N O T E

If not otherwise specified, addresses are written in hexadecimal notation and identified by a leading dollar sign ("\$").

Names of voltage-level signals preceded by a slash ("/") indicate that this signal is active low.

Names of edge-controlled signals preceded by a slash ("/") indicate that this signal becomes active with the trailing edge.

TABLE OF CONTENTS	Page
1.0 General Description	6
2.0 VME-Eurocard specification	9
3.0 Address decoding	10
4.0 DTACK generation	14
4.1 Choosing local time delay signals for VMEbus DTACK	16
5.0 Interrupt request and acknowledgement	18
5.1 Generating interrupts using the 68901 internal request sources	19
5.2 User generated interrupts	24
6.0 VMEbus control signals	27
7.0 Wire wrap connection areas	29
8.0 Using the digital wrap area	30
9.0 Example	32
ANNEXE	35
Block diagram	
Circuit diagrams	
Part list	
Jumper location diagram	
IC location diagram	
PAL equations	
MK68901 data sheet	

1.0 General Description

Eltec's experimental board WRAP-1/68K was created to free the design-engineer from VMEbus-interface development and implementation of interrupt-handling on hardware level.

The VMEbus is fully buffered and all signals are available on wire-wrap-pin's within specified wrap-areas. The address-decoder section creates 7 select-signals for interfacing user-defineable devices.

Each device can chain its own "end of data transfer-signal" ($\overline{\text{DTACK}}_x$) to the VMEbus DTACK-signal or one of the timing-signals "DL1" to "DL8" can be used if there is no device dependent DTACK-signal available. The signals "DL1" ... "DL8" forms the VMEbus-signal $\overline{\text{DTACK}}$ within a time interval from 0 ns to 330 ns. For more information see chapter 3.0 .

Addressbus (standard 24 bit) and databus (32 bit) are fully buffered. Because a 32 bit databus is implemented, the WRAP-1/68K can fit onto 68020-based systems and supports true longword data transfers for future use.

Address-decoding is fully 24 bit standard-address-space including Addressmodifiers Am2, 3, 4, 5. To select local devices, 512 byte or alternatively 64k-byte address gaps are divided into 8 equal sections, 64 byte respectively 8k-byte long. By this way, it is possible to connect devices like serial- or parallel- I/O that need small address-gaps and ROM, EPROM or others that need a large address-gap.

Card-Base-address- and address-modifier-selection is done by setting rotating-hex-switches.

For local usage clock-signals are generated in time slices between 0.0325 μ s (16 MHz) and 16 μ s (62.6 kHz) derived from the VMEbus-SYSCLOCK-signal.

To make use of the wide interrupt-facilities of VMEbus systems a 68901-device is on board the WRAP-1/68K. The MK68901 is a multifunction peripheral device with interrupt-vector facilities. 16 Interrupt sources, 8 internal ones (like timers, serial-I/O) and 8 external sources can trigger an interrupt.

The possible interrupt service modes are :

polling status-bits reports the state of interrupt sources

vectoring all 16 possible interrupt sources generate an unique interrupt vector by changing the lower 4 bits of the programmed interrupt-vector-base,

The MK 68901 includes an 8 bit parallel port with programmable data direction or individual interrupt source inputs with programmable edge selection.

A full-duplex serial-port, supporting all asynchronous-formats up to 62.5 kbps and synchronus up to 1Mbps with software-selectable sync-word, supports a serial-communication-line. The transmit- and receive-channels are independent and can be supplied with separated clock-signals. For handshaking "receiver-ready"- and "transmitter-ready"-signals are provided. Baud-rate generation can be done external or internal using the on-chip timers.

4 timers with individually programmable prescaling and independent clock-inputs give the ability of generating square-wave-signals, interrupt-clock-signals, event-counting and so on. Two of the 4 timers are multimode-timers, the others are delay-timers only. The multimode-timers are capable of doing tasks like pulse width measurement, waveform generation, event counting and basic delay functions.

They might also be used to generate a programmable baud-rate for serial I/O-devices.

The WRAP-1/68K board is prepared to install up to 7 user definable devices with full interrupt vector support and without additional decoding. The MK68901 is the 8th device, static mounted on the WRAP board.

All signals to handle interrupt request and acknowledgement and also DTACK generation for the 7 devices are prepared on the WRAP-1/68K board.

The unused space on the right-half of the board is prepared to hold digital-IC's and has a special hole-pattern with support of Vcc and GND.

The front side of the WRAP-1/68K board is prepared for insertion of one connector with D-Sub-layout (from 9 to 36 pins, similar to RS232-connectors) and one 96-pin VG-connector or a 50-pin flat-cable connector.

2.0 VME-Eurocard specification

Slave data transfer options :

A24:D32

Interrupter options :

any one of I(x)

where $1 \leq x \leq 7$

Environmental options :

Operating temperature : 0 - 70 degrees celsius

Storage temperature : -55 - 85 degrees celcius

Maximum operating humidity : 85 per cent

Power options :

without user defined expansions

1.2 A max. at +5VDC

Physical configuration options :

EXP

3.0 Address-decoding on the WRAP-board

Current VMEbus systems have typically 23 address-lines and either short addressing mode (15 bit, 64kByte) or standard (23 bit, 16MByte). Address line A0 does not exist because two signals /DS0 and /DS1, the odd and even data-strobes, are used to distinguish between even and odd byte locations.

To access peripherals via the VMEbus, an address or address-gap must be defined for communication between master and slave. Regarding the WRAP-board, the beginning of the address-gap can be selected with hex-coded rotating switches. This begin-address is called "card-base-address".

After setting the card-base-address, a global decision must be done whether to use a 512-byte address-area divided into 8 separate 64-byte long parts or to use a 64k-byte area divided into 8 8k-byte blocks.

The default card-base-address when delivered is \$FE0000.

In case of 512 byte address-gap :

Jumper "J1" and "J2" in position I

"S1" to "S4" select the base-address between

00 00xx and FF FFxx

"S5" assigns the address-modifier, see below : Table 1

In case of 64k byte address-gap :

Jumper "J1" and "J2" in position II

"S3" and "S4" select the base-address between

00 xxxx and FF xxxx

"S5" assigns the address-modifier, see below : Table 1

The following address-modifier-settings are possible and valid for both address-gap-lengths :

AM5	AM4	AM3	AM2	AM1	AM0		Switch S5
H	H	H	H	d	d	Standard Access Supervisor	\$F
H	H	H	L	d	d	Standard Access User	\$E
H	L	H	H	d	d	Short Access Supervisor	\$B
H	L	H	L	d	d	Short Access User	\$A
L	L	H	H	d	d	Extended Access Supervisor	\$3
L	L	H	L	d	d	Extended Access User	\$2

Table 1 : Address-modifier-setting

The selected address-area is divided into 8 equal parts, 64-byte or 8k-byte long. For each part exists an associated enable signal. These enable-signals are /CSMFC and /CS1 to /CS7. /CSMFC enables the MK68901, /CS1 to /CS7 enable the user definable devices.

Table 2 (see next page) shows the 8 enable-signals /CSMFC and /CS1 to /CS7 in relation with their activ address-areas within the possible address gaps. In addition, the pin-numbers and connection areas on the WRAP board are listed. For more information regarding the /DTACKx pins see chapter 3.

Signal	512 byte gap	64k byte gap	/CSx pin no. con.area "E"	/DTACKx pin no. con.area "DTACK"	Fan Out Iol Ioh
/CSMFC	BASE+\$0 ... BASE+\$3F	BASE+\$0 ... BASE+\$1FFF	-	-	-
/CS1	BASE+\$40 ... BASE+\$7F	BASE+\$2000 ... BASE+\$3FFF	7	1	8mA -400uA
/CS2	BASE+\$80 ... BASE+\$BF	BASE+\$4000 ... BASE+\$5FFF	6	2	8mA -400uA
/CS3	BASE+\$C0 ... BASE+\$FF	BASE+\$6000 ... BASE+\$7FFF	5	3	8mA -400uA
/CS4	BASE+\$100 .. BASE+\$13F	BASE+\$8000 ... BASE+\$9FFF	4	4	8mA -400uA
/CS5	BASE+\$140 .. BASE+\$17F	BASE+\$A000 ... BASE+\$BFFF	3	5	8mA -400uA
/CS6	BASE+\$180 .. BASE+\$1BF	BASE+\$C000 ... BASE+\$EFFF	2	6	8mA -400uA
/CS7	BASE+\$1C0 .. BASE+\$1FF	BASE+\$E000 ... BASE+\$FFFF	1	7	8mA -400uA

Table 2 : Chip select signals and valid address areas
"con.area" means connection area

4.0 Data-Transfer-Acknowledge (DTACK) generation

/DTACK is an VMEbus signal driven by slave-units to indicate that the data was successfully received on a write cycle. On a read cycle the slave-unit uses /DTACK to indicate that the data has been read from memory and has been placed on the data bus.

DTACK must be generated for the 68901 and the 7 prepared user-definable devices on the WRAP-1/68K board.

The 68901 produces its own data transfer acknowledge signal. This is named /DTACKMFC. Two ways are possible for the other 7 prepared local devices to generate the VMEbus /DTACK.

The first way is to use the DTACK-signal that is produced by the user defined device. In this case the device dependent DTACK-signal has to be connected to one of the "/DTACK1" to "/DTACK7" pins on connection area "DTACK". The number of the "/DTACKx"-pin must correspond to the number of the chip select pin "/CSx" that was chosen to enable the device. See table 3.

The second way is to use one of the time delay signals "DL2" to "DL8", available on connection area "DL". One of these has to be connected to the "/DTACKx"-pin that corresponds to the selected chip-enable-signal (/CSx-signal). See Table 3.

To select the proper time delay signal read the following chapter 4.1.

used /CSx signal	corresponding /DTACKx signal	pin number con.area "DTACK"
/CS1	/DTACK1	1
/CS2	/DTACK2	2
/CS3	/DTACK3	3
/CS4	/DTACK4	4
/CS5	/DTACK5	5
/CS6	/DTACK6	6
/CS7	/DTACK7	7

Table 3 : chip select and data-acknowledge signals

4.1 Choosing local time-delay signals for VMEbus /DTACK

To support devices that do not generate their own /DTACK-signals, the local time-delay signals "DL2" to "DL8" can be used on the connection area "DL". Table 4 shows the selectable time intervalls. This time intervalls give the minimal and maximal access time that a device needs to end its internal operation on read and write cycles.

The maximum access time of a user defined device must reside within one of the 7 time intervalls listed in table 4.

	from ns	to ns	con.area "DL"
DL2	0	80	2
DL3	80	205	3
DL4	205	330	4
DL5	330	455	5
DL6	455	580	6
DL7	580	705	7
DL8	705	830	8

Table 4 : possible DTACK-Time-Delays

Example :

We assume that chip-select-signal /CS3 enables a user defined device. Its own DTACK-signal or an appropriate "DLx"-signal must be connected to the "DTACK3" pin at the "DTACK" connection area on the WRAP board to end the VMEbus-data-transfer.

If no on-chip-DTACK-signal is available, a local time-delay-signal "DLx" must be choosen, whose minimum time-value

exceeds the necessary time for the device to finish the internal operations to read data or pass data onto its data-bus-pins.

Comparing the maximum device access time against the time values given in table 4 on the right column you have to use the "DLx" signal whose time value is equal or greater than the maximum device access time.

Let us assume that the device needs a maximum of 260 ns after the chip select signal goes active to pass valid data onto the local data-bus or to read the data available on the local bus. Then "DL4" must be chosen to be sure that the maximum time of 260 ns is always kept ready. "DL4" gives a minimum time delay of 330 ns, which is greater than the maximum processing time of the chosen device.

The delay-time starts with the active edge of the local /IOEN (I/O-enable) signal. All address decoding processing times are not involved and the chip-select-signals are valid simultaneously with starting the delay time. On write cycles the local data-bus is valid 15 ns maximum after the select signals.

5.0 VMEbus interrupt-request and interrupt-acknowledgement

On VMEbus systems, 7 interrupt-request-levels are available with increasing priority from level 1 to level 7.

For interrupt-requesting the interrupt requester has to drive one of the 7 VMEbus interrupt-request-lines with a "low" signal.

After requesting an interrupt, a special interrupt acknowledge cycle is initiated from the interrupt-handler, usually a CPU-board. The active /IACK-signal indicates the beginning of the interrupt acknowledge cycle. All possible interrupt-requesters in the actual system have to check whether they have requested an interrupt or not. To do this check, the interrupt-handler passes the decoded interrupt-request-level on address-lines A1 to A3 and the interrupt-requesters compare the value against their own request level. If there is a match and the daisy-chain /IACKIN-signal is valid, the interrupt-requester passes its interrupt-vector-number to start the interrupt-service-routine.

The /IACKIN-/IACKOUT-daisy-chaining gives a prioritisation scheme. The interrupt requester that is located at the lowest slot-number has the highest priority on one and the same interrupt request level.

5.1 Generating interrupts using the MK68901 internal request sources

For interrupt-requesting on the WRAP-1/68K-board, the interrupt request level jumper "J3" must be set to the appropriate request level you want to use. Position 1 of jumper "J3" means level 1, position 7 means level 7.

The same interrupt-level, jumpered at VMEbus IRQ level jumper "J3", has to be jumpered at the interrupt acknowledge level jumper "J4".

Both jumpers can be moved simultaneously and must be plugged at position-groupings listed in Table 5 for proper operation.

VMEbus-IRQ-Level	(J3) position	VMEbus-IACK-Level	(J4) position
1	1	1	1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6
7	7	7	7

Table 5 : Jumper "J3", "J4" positions and interrupt levels

For proper interrupt-operation the MK68901 must be programmed in the right manner. See the following example programm. It shows you all necessary steps to do.

CP/M 68000 Assembler
Source File: b:demo1.s

Revision 04.03

Page 1

```

1          XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
2          X
3          X general demo programm for interrupt
4          X requesting and interrupt service with
5          X the 68901
6          X
7          XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
8          X
9          WRAPBase equ $fe0000 Card Base Address
10         X
11         X this is the Card Base Address that must be
12         X selected on the WRAP board
13         X
14         X address-modifier setting is standard supervisor mode
15         X that means $7 at hex-switch J15
16         X when using IRQ's supervisor mode must be used
17         X
18         X
19         X 68901 Register Equates
20         X
21         GPIP equ $1 General Purose I/O
22         AER equ $3 Activ Edge Register
23         DDR equ $5 Data Diection Register
24         X
25         IERA equ $7 Interrupt Enable Register A
26         IERB equ $9 " " " B
27         IPRA equ $b " Pending " A
28         IPRB equ $d " " " B
29         ISRA equ $f " In-Service " A
30         ISRB equ $11 " " " B
31         IMRA equ $13 " Mask " A
32         IMRB equ $15 " " " B
33         X
34         VR equ $17 Interrupt Vector Register
35         X
36         TACR equ $19 Timer A Control Register
37         TBCR equ $1b " B " "
38         TCD CR equ $1d " C and D Control Register
39         TADR equ $1f " A Data Register
40         TBDR equ $21 " B " "
41         TCDR equ $23 " C " "

```

Specification
 WRAP-1/68K
 Rev. C 11/85
 Page 21

```

42 X
43 X special equates
44 X
45 WVEC equ ($200>>2) 68901 base vector number
46 TaPrio equ ($dX4) internal Interrupt priority Timer A
47 TbPrio equ (8X4) " " " " B
48 X
49 TIRQen equ $21 value for Timer interrupt enable
50 IRQdis equ $00 value to disable or mask all interrupts
51 ResetT equ $10 value to reset a timer
52 X
53 TIMaCONST equ $40 Timer A Data register start value
54 TIMbCONST equ $20 " B " " " "
55 X
56 TaMode equ $6
57 TbMode equ $7
58 X
59 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
60 X
61 X INIT setup's the interrupt service routines
62 X and interrupt vector number
63 X
64 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
65 X
66 00000000 2C7C00FE0000 INIT move.l #WRAPBase,a6 pointer to WRAP and 68901
67 X
68 X switch to supervisor mode
69 X this is done here using an system command
70 X of the CP/M-68K operating system
71 X
72 00000006 703E moveq #$3e,d0 system command code
73 00000008 4E42 trap #2
74 0000000A 224F move.l a7,a1 save a7
75 0000000C 2E7C00027000 move.l #$27000,a7 setup new stack start address
76 X
77 X
78 X WVEC contains the interrupt vector number you want to use
79 X This number must be multiplied by 4 ( shift 2 times left
80 X to get the right entry into the interrupt address table
81 X
82 00000012 203C00000080 move.l #WVEC,d0 get interrupt vector number
83 00000018 1D400017 move.b d0,VR(a6) write vector number into VR-register
84 0000001C E580 asl.l #2,d0 shift two times left
85 0000001E 2040 move.l d0,a0 setup pointer to interrupt address table
86 X

```

Specification
 WRAP-1/68K
 Rev. C 11/85
 Page 22

```

87      XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
88      X
89      X The actual interrupt service routines are setup in
90      X the interrupt address table.
91      X The contense of Register a0 is the main pointer to this
92      X area.
93      X Because the 68901 varies his interrupt vector number in
94      X relation to the requesting event, (a0) is modified by the
95      X interrupt priority level.
96      X
97      XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
98      X
99      00000020 217C0000005A0034      move.l #TaIRQ,TaPrio(a0) setup IR-service-routine Timer A
100     00000028 217C000000880020      move.l #TbIRQ,TbPrio(a0) " " " " " B
101     X
102     X
103     XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
104     X
105     X TimTest starts the two Timers A and B for free running
106     X and interrupt requesting on 1 to 0 transition in their
107     X data registers
108     X
109     XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
110     X
111     00000030 1D7C0040001F      TimTest move.b #TIMaCONST,TADR(a6) setup Timer A Data reg
112     00000036 1D7C00200021      move.b #TIMbCONST,TBDR(a6) setup Timer B Data Register
113     X
114     0000003C 1D7C00060019      move.b #TaMode,TACR(a6) setup Timer A operation mode
115     00000042 1D7C0007001B      move.b #TbMode,TBCR(a6) " " B " "
116     X
117     00000048 1D7C00210013      move.b #TIRQen,IMRA(a6) unmask Timer A, B interrupts
118     X
119     0000004E 1D7C00210007      move.b #TIRQen,IERA(a6) enable Timer A, B interrupts
120     X
121     X
122     X from now on, only interrupt activity will take place
123     X
124     X
125     00000054 4E71      Loop nop
126     00000056 4E71      nop
127     00000058 60FA      bra Loop
128     X
  
```

```

129
130 0000005A 48E70002      X
131 0000005E 2C7C00FE0000    TaIRQ movem.l a6,-(a7)
132 00000064 1D7C00100019    move.l #WRAPBase,a6
133 0000006A 1D7C00000013    move.b #ResetT,TACR(a6) Timer A RESET
134 00000070 1D7C0040001F    move.b #IRQdis,IMRA(a6) mask interrupt Timer A
135 00000076 1D7C00060019    move.b #TINaCONST,TADR(a6) set new start value
136 0000007C 1D7C00210013    move.b #TIRQen,IMRA(a6) unmask interrupt Timer A
137 00000082 4CDF4000    movem.l (a7)+,a6
138 00000086 4E73      rte
139
140
141
142 00000088 48E70002      X
143 0000008C 2C7C00FE0000    X Timer B interrupt service routine
144 00000092 1D7C0010001B    X
145 00000098 1D7C00000015    TbIRQ movem.l a6,-(a7)
146 0000009E 1D7C00200021    move.l #WRAPBase,a6
147 000000A4 1D7C0007001B    move.b #ResetT,TBCR(a6)
148 000000AA 1D7C00210015    move.b #IRQdis,IMRB(a6)
149 000000B0 4CDF4000    move.b #TINbCONST,TBDR(a6)
150 000000B4 4E73      move.b #TbHode,TBCR(a6)
151 000000B6      move.b #TIRQen,IMRB(a6)
      movem.l (a7)+,a6
      rte
      end
  
```

S y m b o l T a b l e

ABR	00000003	ABS	DDR	00000005	ABS
IERB	00000009	ABS	IMRA	00000013	ABS
IPRA	0000000B	ABS	IPRB	0000000D	ABS
ISRB	00000011	ABS	Loop	00000054	TEXT
TADR	0000001F	ABS	TBCR	0000001B	ABS
TCDR	00000023	ABS	TINaCONS	00000040	ABS
TaIRQ	0000005A	TEXT	TaHode	00000006	ABS
TbHode	00000007	ABS	TbPrio	00000020	ABS
WRAPBase	00FE0000	ABS	VVEC	00000080	ABS

GPIP	00000001	ABS	IERA	00000007
IMRB	00000015	ABS	INIT	00000000
IRQdis	00000000	ABS	ISRA	0000000F
ResetT	00000010	ABS	TACR	00000019
TBDR	00000021	ABS	TCDCR	0000001D
TINbCONS	00000020	ABS	TIRQen	00000021
TaPrio	00000034	ABS	TbIRQ	00000088
TinTest	00000030	TEXT	VR	00000017

5.2 User generated interrupts

For WRAP users, who want to service their devices with vectored interrupt routines, the second example program shows how the 68901 has to be initialized.

One pin of the 8-bit I/O-port is configured as an input. The active edge to trigger an interrupt-request is a "1" to "0" level transition at this pin. See the following program for details.

CP/M 68000 Assembler
Source File: b:demo2.s

Revision 04.03

Page 1

```

1      X demo program for interrupt
2      X requesting and interrupt service with
3      X interrupt requests on the 68901 parallel
4      X port
5      X
6      X
7      X Init and setup of the 68901
8      X to request vectored interrupts when
9      X receiving an active negative edge on
10     X one of the 8 input pins
11     X
12     X
13     WRAPBase equ $fe0000  Wrap Base Address
14     X
15     X Register Equates
16     X
17     GPIIP equ $1 General Purpose I/O
18     AER equ $3 Active Edge Register
19     DDR equ $5 Data Direction Register
20     X
21     IERA equ $7  Interrupt Enable      Register A
22     IERB equ $9  "          "         "      B
23     IPRA equ $b  "          Pending   "      A
24     IPRB equ $d  "          "         "      B
25     ISRA equ $f  "          In-Service "      A
26     ISRB equ $11 "          "         "      B
27     IMRA equ $13 "          Mask      "      A
28     IMRB equ $15 "          "         "      B
29     X
30     VR equ $17  Interrupt Vector Register

```

```

31 X
32 X special equates
33 X
34 WVEC equ ($200>>2) 68901 base vector number
35 X
36 PinIRQb equ $01
37 GPIO equ (0x4)
38 X
39 X
40 X INIT setup's the interrupt service routines
41 X and interrupt vector number
42 X
43 00000000 2C7C00FE0000 INIT move.l #WRAPBase,a6 pointer to WRAP and 68901
44 X
45 X WVEC contains the interrupt vector number you want to use
46 X This number must be multiplied by 4 ( shift 2 times left
47 X to get the right entry into the interrupt address table
48 X
49 00000006 203C00000080 move.l #WVEC,d0 get interrupt vector number
50 0000000C 1D400017 move.b d0,VR(a6) write vector number into VR-register
51 00000010 E580 asl.l #2,d0 shift two times left
52 00000012 2040 move.l d0,a0 setup pointer to interrupt address table
53 X
54 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
55 X
56 X Now the actual interrupt service routines are setup in
57 X the interrupt address table.
58 X The contents of Register a0 is the main pointer to this
59 X area.
60 X Because the 68901 varies his interrupt vector number in
61 X relation to the requesting event, (a0) is modified by the
62 X internal interrupt priority level.
63 X
64 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
65 X
66 00000014 217C0000003A0000 move.l #IRQ0,GPIO(a0) setup IR-service-routine for Input
67 X
68 X
69 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
70 X
71 X PinIRQ initializes the 68901 for interrupt
72 X requesting when an 1 to 0 transition occurs at the
73 X I/O-pin 0
74 X
75 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
76 X
77 0000001C 1D7C00000005 PinIRQ move.b #$0,DDR(a6) all I/O-Lines are Inputs
78 00000022 1D7C00000003 move.b #$0,AER(a6) active transition is 1 to 0
79 X
80 00000028 1D7C00010015 move.b #PinIRQb,IMRB(a6) unmask interrupt for I/O-pin 0
81 0000002E 1D7C00010009 move.b #PinIRQb,IERB(a6) enable interrupt on I/O-pin 0
82 X
83 00000034 4E71 Loop nop
84 00000036 4E71 nop
85 00000038 60FA bra Loop
86 X

```

```

87      XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
88      X
89      X Interrupt service routine
90      X
91      XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
92      X
93      X reset the external event clear the interrupt
94      X pending- and interrupt in-service bit if no
95      X automatic end of interrupt mode is used.
96      X For "end of interrupt modes" see page 6 of
97      X the 68901 data sheet.
98      X These program steps are not shown in this demo
99      X program.
100     X
101     0000003A 4E73      IRQ0 rte
102     0000003C          end
  
```

S y m b o l T a b l e

AER	00000003	ABS	DDR	00000005	ABS
IERA	00000007	ABS	IERB	00000009	ABS
INIT	00000000	TEXT	IPRA	0000000B	ABS
ISRA	0000000F	ABS	ISRB	00000011	ABS
PinIRQb	00000001	ABS	VR	00000017	ABS

GPI0	00000000	ABS	GPIP	00000001
IMRA	00000013	ABS	IMRB	00000015
IPRB	0000000D	ABS	IRQ0	0000003A
Loop	00000034	TEXT	PinIRQ	0000001C
WRAPBase	00FE0000	ABS	WVEC	00000080

6.0 VMEbus control and information signals

All VMEbus control signals that give the state of valid or invalid address- and data-lines, that mark read or write cycles and that determine the data transfer-mode (8bit, 16bit, 32bit) are buffered and available to the user at connection area "G".

/AS	address strobe, if low the address-lines A1 to A23 keep an valid address Ioh = -15mA, Iol = 24mA
/DS0	odd data byte strobe, Ioh = -15mA, Iol = 24mA
/DS1	even data byte strobe, Ioh = -15mA, Iol = 24mA
/LWORD	longword select, Ioh = -15mA, Iol = 24mA
/WRITE	if low, an write cycle is indicated, Ioh = -15mA, Iol = 24mA
/SYSRESET	system reset, activ low signal to force all hardware devices to their initialisation state. Ioh = -15mA, Iol = 24mA
/SYSCLOCK S/2 to S/256	main clock signal (16MHz) and divisors in powers of 2 Ioh = -800uA, Iol = 16mA

VMEbus information signals

A1..A15 available address-bus signals, $I_{oh} = -15\text{mA}$, $I_{ol} = 24\text{mA}$

D0..D32 available data-bus signals, $I_{oh} = -15\text{mA}$, $I_{ol} = 48\text{mA}$

7.0 Wire wrap connection areas

10 wrap-pin connection areas are marked on the WRAP board. The following chapter gives an overview of the purposes of this areas.

Connection area

- "A" all signals of the 68901 to interface the serial port, see 68901 data sheet
- "B" all signals for interfacing the parallel port and the timer signals of the 68901, see 68901 data sheet
- "C" interrupt enable daisy chain signals of 68901, see 68901 data sheet
- "D" data-bus lines D0 to D31
- "E" local chip select signals /CS1 to /CS7
- "F" address-bus A1 to A15
- "G" VMEbus control signals, see chapter 6.0
- "H" clock signals, time intervall from 0.0625 us to 16us

special areas

- "DTACK" see chapter 4.0
- "DL" see chapter 4.0


Specification
WRAP-1/68K
Rev. C 11/85
Page 30

8.0 Usage of the digital wrap area

The digital hole-pattern is assigned to fit with all integrated circuit pin layouts starting with 4 X 0.1 inch width to a 60 pin dual-in-line-package with 10 X 0.1 inch width.


A symmetric grouping in regard of the +5V and GND lines can be used for all pin-layouts with 4 X 0.1 inch width. See figure 1.

For IS's with greater widths than these ones, an unsymmetrical grouping has to be used. See figure 2 and 3.




4 x 0,1 INCH
INTERVALLS

Figure 1



7 x 0,1 INCH
INTERVALLS

Figure 2



10 x 0,1 INCH
INTERVALLS

Figure 3

9.0 Example

A little problem should be solved as an example how to use the WRAP-1/68K-Board. An MB8128 static memory device should be interfaced to the VMEbus. The 8128 contains an 2K X 8 organisation and is addressable on the WRAP-board using the 8k-byte address-gap mode. That means jumper "J1" and jumper "J2" have to be plugged at position II.

Address-lines A1 to A11 from the VMEbus (connection area "F", pin 1 to pin 11) have to be wrapped to the address-bus pins A0 to A10 at the 8128 device.

We use chip select signal /CS1 (connection area "E") to enable the device and the /WE (connection area "G") line to determine the data transfer direction. The 8 data-bus-lines of the device are connected to the VMEbus data-bus-lines D0 to D7 (connection area "D"). Hence it follows that all odd byte locations mean the memory-cells of the 8128 device that can be read and written. All even byte locations are on the VMEbus termination voltage level and a cpu read cycle will read "ff".

The 8128 device has a maximum access time of 140ns for read and write cycles. Regarding table 4 of this manual, we choose "DL3" to form the /DTACK signal for access cycles on the 8128. The maximum access time of 140ns is within the time intervall "DL3" that ranges from 80ns to 205ns

The simple way to use only /CS1 for chip enable results in an reflected image of the memory-contents in the 8k-byte address gap.

Figure 4 shows you the electrical circuit-diagram. To have the usuall word-access on memory, two 8128-devices must be used and the second 8 data-bits have to be connected to databus-lines D8 to D15.

Signal /CS1 was chosen to enable the memory device. Hence it follows that the MEMORY_BASE_ADDRESS is the CARD_BASE_ADDRESS+\$2000. The useable memory address space ist CARD_BASE_ADDRESS+\$2000 to CARD_BASE_ADDRESS+\$2FFF. The reflected memory image starts at CARD_BASE_ADDRESS+\$3000 and continues to CARD_BASE_ADDRESS+\$3FFF.






Figure 4: example circuit-diagram

Annexe



Pos.	St.-Z.	Benennung	Werkstoff	DIN - Nr.	Zeichnungs - Nr.
		Werkstoff / Gerätetype:			
a	neue Zeich.	19.3.85	WRAP-1./68K		ELTEC
Zust.	Aenderung	Datum/Name			
Maßstab	Datum	Name	Benennung:	Zchn.-Nr.	
/	19.3.85		BLOCK DIAGRAM	68K/D/4020	
				Ersatz für Zeich. - Nr. ②	



Weitergabe und Ver-
vielfältigung nur mit
unserer Genehmigung



Pos	St-Z	Benennung	Werkstoff	DIN - Nr.	Zeichnungs - Nr.
			Werkstoff / Gerätetype: PAGE 1 of 5		ELTEC
			WRAP - 1. /68K		
Zust.	Anderung	Datum	Name	Zchnng. - Nr. 68K/E/ 3942	
Maßstab	Datum	Name	Benennung: WIRING DIAGRAM 1		
			Ersatz für		


Weitergabe und Ver-
 vielfältigung nur mit
 unserer Genehmigung

17.12.84
 [Signature]
 [Signature]



Weitergabe und Ver-
vielfältigung nur mit
unserer Genehmigung


Pos.	St.-Z.	Benennung	Werkstoff	DIN - Nr.	Zeichnungs - Nr.
a	1 - 32 D-BUS	26.2.85	Werkstoff / Gerätetype PAGE 2 of 5		
Zust.	Änderung	Datum	Name	ELTEC	
Maßstab	Datum	Name	Benennung		
/	17.12.84			Zchn.-Nr.	68K / E / 3942
				Ersatz für	
			WRAP - 1. / 68K		
			WIRING DIAGRAM 2		



Pos	St.-Z	Benennung	Werkstoff	DIN - Nr.	Zeichnungs - Nr.
			Werkstoff / Gerätetype PAGE 3 of 5		
			WRAP -1. /68K		ELTEC
Zust.	Anderung	Datum/Name	Benennung:	Zchnng. - Nr.:	
			WIRING DIAGRAM 3	68K / E / 3942	
Maßstab	Datum	Name	Ersatz für		
/	17. 12. 84	<i>Woh</i>			


Weitergabe und Ver-
vielfältigung nur mit
unserer Genehmigung

1,3 ADDRESS - BUS AND CONTROL - BUS



Pos.	St.-Z.	Benennung	Werkstoff	DIN-Nr.	Zeichnungs-Nr.
			Werkstoff / Gerätetype: PAGE 4 of 5		
			WRAP - 1. / 68K		ELTEC
Zust	Anderung	Datum	Name	Benennung:	Zchnng.-Nr.
		17.12.84	glt	WIRING DIAGRAM 4	68K/E/ 3942
Maßstab					Ersatz für

Weitergabe und Ver-
 vielfältigung nur mit
 unserer Genehmigung









Weitergabe und Ver- vielfältigung nur mit unserer Genehmigung	Pos.	St.-Z.	Benennung	Werkstoff	DIN - Nr.	Zeichnungs - Nr.
				Werkstoff / Gerätetype PAGE 5 of 5		
				WRAP - 1. /68K		ELTEC
	Maßstab	Datum	Name	Benennung:	Zchnng. - Nr.:	
/	18.12.84	<i>[Signature]</i>	WIRING DIAGRAM 5	68K/E/3962	Ersatz für	

PARTS - LIST


ITEM - No. :	DISCRIPTION :	NOTES :
R 1	KS 2K7	
R 2	KS 3K9	
R 3	KS 2K7	
R 4	KS 3K9	
R 5	KS 2K7	
RN 1	Network 8x 3K3	
RN 2	" 8x 3K3	
RN 3	" 4x 3K3	
C 1	33 μ F/10V	
C 2	4,7 μ F/35V	
C 3	4,7 μ F/35V	
⊙ C 4	33 μ F/10V	
⊙ Cn	47nF/50V 14x	
J 1	1 x 3 pin	
J 2	1 x 3 pin	
J 3	2 x 7 pin	
J 4	2 x 7 pin	
B	2 x 7 pin	

DATE:	NAME:	CHANGES:			
DATE:	NAME:	DATE:	NAME:	DATE:	NAME:
9. 1.	Holz				
PAGE:					
2 of 3.		a	C4 Cn	26.2.85	HOLZ

<p>TYPE:</p> <p align="center">WRAP - 1. / 68K</p>	
--	---



Weitergabe und Ver- vielfältigung nur mit unserer Genehmigung	Pos.	St.-Z.	Benennung	Werkstoff	DIN - Nr.	Zeichnungs - Nr.
				Werkstoff / Gerätetype		ELTEC
	a	POS. J 1	26.2.85 <i>tbl</i>	WRAP - 1. / 68K		Zchnng. - Nr.:
	Maßstab	Datum	Name	Benennung:	Zchnng. - Nr.:	
✓	5. 1. 85	<i>tbl</i>	JUMPER LOCATIONS DIAGR.	68K / D / 4022		
				Ersatz für		



Weitergabe und Ver-
vielfältigung nur mit
unserer Genehmigung

Pos.	St.-Z.	Benennung	Werkstoff	DIN - Nr.	Zeichnungs - Nr.
a	neue Zchnng.	26.2.85	Werkstoff / Gerätetype	ELTEC	
Zust.	Änderung	Datum Name	WRAP - 1. / 68K		
Maßstab	Datum	Name	Benennung:	Zchnng.-Nr.:	68K / D / 4023
1/1	27. 2. 85		LAYOUT DIAGRAM	Ersatz für ZCHNG. GL. NR.	

PAL16C1
PATTERN NR.0
PAL 2 FOR WRAP/68K 1.2

RAME 27.11.84

/DTACKMFC /CSMFC DTACK1 /CS1 DTACK2 /CS2 DTACK3 /CS3 DTACK4 GND
/CS4 DTACK5 /CS5 DTACK6 /DTACK NC /CS6 DTACK7 /CS7 VCC

DTACK = DTACKMFC
+ DTACK1 X CS1
+ DTACK2 X CS2
+ DTACK3 X CS3
+ DTACK4 X CS4
+ DTACK5 X CS5
+ DTACK6 X CS6
+ DTACK7 X CS7

DESCRIPTION: PAL GENERIERT DTACK AUS DEN 8 MOEGLICHEN
QUELLEN AUF DER WRAP/68K 1.0

PAL16L8

PATTERN NR.0

RAME 3.12.84

PAL 1 FOR WRAP/68K 1.2

/CARDBASE /DS0 /IACKIN IIND /ILM /ICHECK /DS1 /LWORD /IACK GND
A1 /IOEN /IACKOUT /IIN /DBUFEN0 /DBUFEN1 /DBUFENH /ILACK /BERR VCC

IF(VCC) IOEN = /CARDBASE
+ /DS0 X /DS1
+ /DS0 X /DS1 X /LWORD

IF(VCC) IACKOUT = /ILM X IACKIN X IIND X /ICHECK

IF(VCC) IIN = /IACK

IF(VCC) DBUFEN0 = CARDBASE X DS0
+ ILM X IACKIN X IIND X DS0
+ CARDBASE X LWORD X DS0 X DS1

IF(VCC) DBUFEN1 = CARDBASE X DS1
+ CARDBASE X LWORD X DS0 X DS1

IF(VCC) DBUFENH = CARDBASE X /A1 X DS0 X DS1 X LWORD

IF(VCC) ILACK = ILM X IACKIN X IIND

IF(VCC) BERR = LWORD X A1
+ LWORD X /DS0 X DS1
+ LWORD X DS0 X /DS1

DECRPTION:

TS68901

ADVANCE INFORMATION

MULTI-FUNCTION PERIPHERAL

The TS68901 multi-function peripheral (MFP) is a member of the 68000 Family of peripherals. The MFP directly interfaces to the 68000 processor via an asynchronous bus structure. Both vectored and polled interrupt schemes are supported, with the MFP providing unique vector number generation for each of its 16 interrupt sources. Additionally, handshake lines are provided to facilitate DMAC interfacing.

The TS68901 performs many of the functions common to most micro-processor-based systems. The resources available to the user include :

- Eight Individually Programmable I/O Pins with Interrupt Capability
- 16-Source Interrupt Controller with Individual Source Enabling and Masking
- Four Timers, Two of which are Multi-Mode Timers
- Timers May Be Used as Baud Rate Generators for the Serial Channel
- Single-Channel Full-Duplex Universal Synchronous/Asynchronous Receiver-Transmitter (USART) that Supports Asynchronous and with the Addition of a Polynomial Generator Checker Supports Byte Synchronous Formats.


By incorporating multiple functions within the MFP, the system designer retains flexibility while minimizing device count.

HMOS

MULTI-FUNCTION PERIPHERAL

CASES


CB-229



P SUFFIX
PLASTIC PACKAGE


ALSO AVAILABLE
C SUFFIX
CERAMIC PACKAGE

CB-509



FN SUFFIX
PLCC

BLOCK DIAGRAM



PIN ASSIGNMENT

R/W	1	O	48	CS
RS1	2		47	DS
RS2	3		46	DTACK
RS3	4		45	IACK
RS4	5		44	D7
RS5	6		43	D6
TC	7		42	D5
SO	8		41	D4
SI	9		40	D3
RC	10		39	D2
VCC	11		38	D1
NC	12		37	DO
TAO	13		36	GND
TBO	14		35	CLK
TCO	15		34	IEI
TDO	16		33	IEO
XTAL1	17		32	IRQ
XTAL2	18		31	RR
TAI	19		30	TR
TBI	20		29	I7
RESET	21		28	I6
I0	22		27	I5
I1	23		26	I4
I2	24		25	I3

TABLE OF CONTENTS

Paragraph Number	Title	Page Number
	Section 1	1-1
	Introduction	
	Section 2	
	Signal and Bus Operation Description	
2.1	Signal Description	2-1
2.1.1	VCC and GND	2-2
2.1.2	Clock (CLK)	2-2
2.1.3	Asynchronous Bus Control	2-2
2.1.3.1	Chip Select (\overline{CS})	2-2
2.1.3.2	Data Strobe (\overline{DS})	2-2
2.1.3.3	Read/Write (R/ \overline{W})	2-2
2.1.3.4	Data Transfer Acknowledge (\overline{DTACK})	2-2
2.1.3.5	Register Select Bus (RS1 Through RS5)	2-2
2.1.3.6	Data Bus (D0 Through D7)	2-2
2.1.3.7	Reset (\overline{RESET})	2-3
2.1.4	Interrupt Control	2-3
2.1.4.1	Interrupt Request (\overline{IRQ})	2-3
2.1.4.2	Interrupt Acknowledge (\overline{IACK})	2-3
2.1.4.3	Interrupt Enable In (\overline{IEI})	2-3
2.1.4.4	Interrupt Enable Out (\overline{IEO})	2-3
2.1.5	General Purpose I/O Interrupt Lines (I0 Through I7)	2-3
2.1.6	Timer Control	2-4
2.1.6.1	Timer Clock (XTAL1 and XTAL2)	2-4
2.1.6.2	Timer Inputs (TAI and TBI)	2-4
2.1.6.3	Timer Outputs (TAO, TBO, TCO, and TDO)	2-4
2.1.7	Serial I/O Control	2-4
2.1.7.1	Serial Input (SI)	2-4
2.1.7.2	Serial Output (SO)	2-4
2.1.7.3	Receiver Clock (RC)	2-5
2.1.7.4	Transmitter Clock (TC)	2-5
2.1.8	DMA Control	2-5
2.1.8.1	Receiver Ready (\overline{RR})	2-5
2.1.8.2	Transmitter Ready (\overline{TR})	2-5
2.1.9	Signal Summary	2-5
2.2	Bus Operation	2-6
2.2.1	Data Transfer Operations	2-6

TABLE OF CONTENTS (Continued)

Paragraph Number	Title	Page Number
2.2.1.1	Read Cycle	2-6
2.2.1.2	Write Cycle	2-7
2.2.2	Interrupt Acknowledge Operation	2-7
2.2.3	Reset Operation	2-8
Section 3		
Interrupt Structure		
3.1	Interrupt Processing	3-1
3.1.1	Interrupt Channel Prioritization	3-1
3.1.2	Interrupt Vector Number Format	3-2
3.2	Daisy-Chaining MFPs	3-2
3.3	Interrupt Control Registers	3-3
3.3.1	Interrupt Enable Registers	3-3
3.3.2	Interrupt Pending Registers	3-5
3.3.3	Interrupt Mask Registers	3-5
3.4	Nesting MFP Interrupts	3-6
3.4.1	Selecting The End-Of-Interrupt Mode	3-6
3.4.2	Automatic End-Of-Interrupt	3-6
3.4.3	Software End-Of-Interrupt	3-6
Section 4		
General Purpose Input/Output Interrupt Port		
4.1	6800 Interrupt Controller	4-1
4.2	GPIP Control Registers	4-1
4.2.1	GPIP Data Register	4-1
4.2.2	Active Edge Register	4-1
4.2.3	Data Direction Register	4-2
Section 5		
Timers		
5.1	Operation Modes	5-1
5.1.1	Delay Mode Operation	5-1
5.1.2	Pulse Width Measurement Operation	5-2
5.1.3	Event Count Mode Operation	5-3
5.2	Timer Registers	5-4
5.2.1	Timer Data Registers	5-5
5.2.2	Timer Control Registers	5-5
Section 6		
Universal Synchronous/Asynchronous Receiver-Transmitter		
6.1	Character Protocols	6-1
6.1.1	Asynchronous Format	6-1
6.1.2	Synchronous Format	6-2

TABLE OF CONTENTS (Concluded)

Paragraph Number	Title	Page Number
6.1.3	USART Control Register	6-2
6.2	Receiver	6-2
6.2.1	Receiver Interrupt Channels	6-4
6.2.2	Receiver Status Register	6-4
6.2.3	Special Receive Considerations	6-5
6.3	Transmitter	6-6
6.3.1	Transmitter Interrupt Channels	6-6
6.3.2	Transmitter Status Register	6-6
6.4	DMA Operation	6-8
 Section 7 Electrical Characteristics		
7.1	Maximum Ratings	7-1
7.2	Thermal Characteristics	7-1
7.3	Power Considerations	7-1
7.4	DC Electrical Characteristics	7-2
7.5	Capacitance	7-2
7.6	Clock Timing	7-3
7.7	AC Electrical Characteristics	7-4
7.7.1	Read Cycles	7-6
7.7.2	write Cycles	7-7
7.7.3	Interrupt Acknowledge Cycles	7-8
7.8	Timer AC Characteristics	7-10
 Section 8 Mechanical Data and Ordering Information		
8.1	Pin Assignments	8-1
8.2	Package Dimensions	8-2
8.3	Ordering Information	8-3
8.3.1	Standard Versions	8-3
8.3.2	Military and Hi-Rel Versions	8-3

LIST OF ILLUSTRATIONS

Figure Number	Title	Page Number
1-1	MFP Block Diagram	1-1
2-1	Input and Output Signals	2-1
2-2	Read Cycle Timing	2-6
2-3	Write Cycle Timing	2-7
2-4	$\overline{\text{IACK}}$ Cycle Timing	2-8
3-1	Interrupt Vector Format	3-2
3-2	Vector Register Format (VR)	3-2
3-3	Daisy-Chained Interrupt Structure	3-3
3-4	Interrupt Control Registers	3-4
4-1	GPIP Control Registers	4-2
5-1	Conceptual Circuit of Timers A and B in Pulse Width Measurement Mode ...	5-2
5-2	Timer Data Registers	5-4
5-3	Timer Control Registers	5-5
6-1	Synchronous Character Register (SCR)	6-2
6-2	USART Control Register (UCR)	6-3
6-3	Receiver Status Register (RSR)	6-4
6-4	Transmitter Status Register (TSR)	6-7
7-1	$\overline{\text{IRQ}}$ Test Load	7-2
7-2	Typical Test Load	7-2
7-3	MFP External Oscillator Components	7-3
7-4	Read Cycle Timing	7-6
7-5	Write Cycle Timing	7-7
7-6	Interrupt Acknowledge Cycle ($\overline{\text{IEI}}$ Low)	7-9
7-7	Interrupt Acknowledge Cycle ($\overline{\text{IEI}}$ High)	7-9

LIST OF TABLES

Table Number	Title	Page Number
1-1	MFP Register Map	1-2
2-1	Signal Summary	2-5
3-1	Interrupt Channel Prioritization	3-1

SECTION 1 INTRODUCTION

The TS68901 multi-function peripheral (MFP) is a member of the 68000 Family of peripherals. The MFP directly interfaces to the 68000 processor via an asynchronous bus structure. Both vectored and polled interrupt schemes are supported, with the MFP providing unique vector number generation for each of its 16 interrupt sources. Additionally, handshake lines are provided to facilitate DMAC interfacing. Refer to Figure 1-1 for a block diagram of the TS68901.




Figure 1-1. MFP Block Diagram

The TS68901 performs many of the functions common to most microprocessor-based systems. The resources available to the user include:

- Eight Individually Programmable I/O Pins with Interrupt Capability
- 16-Source Interrupt Controller with Individual Source Enabling and Masking
- Four Timers, Two of which are Multi-Mode Timers
- Timers May Be Used as Baud Rate Generators for the Serial Channel
- Single-Channel Full-Duplex Universal Synchronous/Asynchronous Receiver-Transmitter (USART) that Supports Asynchronous and with the Addition of a Polynomial Generator Checker Supports Byte Synchronous Formats

By incorporating multiple functions within the MFP, the system designer retains flexibility while minimizing device count.

From a programmer's point of view, the versatility of the MFP may be attributed to its register set. The registers are well organized and allow the MFP to be easily tailored to a variety of applications. All of the 24 registers are also directly addressable which simplifies programming. The register map is shown in Table 1-1.

Table 1-1. MFP Register Map

Address						Abbreviation	Register Name
Hex	Binary						
	RS5	RS4	RS3	RS2	RS1		
01	0	0	0	0	0	GPIP	General Purpose I/O Register
03	0	0	0	0	1	AER	Active Edge Register
05	0	0	0	1	0	DDR	Data Direction Register
07	0	0	0	1	1	IERA	Interrupt Enable Register A
09	0	0	1	0	0	IERB	Interrupt Enable Register B
0B	0	0	1	0	1	IPRA	Interrupt Pending Register A
0D	0	0	1	1	0	IPRB	Interrupt Pending Register B
0F	0	0	1	1	1	ISRA	Interrupt In-Service Register A
11	0	1	0	0	0	ISRB	Interrupt In-Service Register B
13	0	1	0	0	1	IMRA	Interrupt Mask Register A
15	0	1	0	1	0	IMRB	Interrupt Mask Register B
17	0	1	0	1	1	VR	Vector Register
19	0	1	1	0	0	TACR	Timer A Control Register
1B	0	1	1	0	1	TBCR	Timer B Control Register
1D	0	1	1	1	0	TCDCR	Timers C and D Control Register
1F	0	1	1	1	1	TADR	Timer A Data Register
21	1	0	0	0	0	TBDR	Timer B Data Register
23	1	0	0	0	1	TCDR	Timer C Data Register
25	1	0	0	1	0	TDDR	Timer D Data Register
27	1	0	0	1	1	SCR	Synchronous Character Register
29	1	0	1	0	0	UCR	USART Control Register
2B	1	0	1	0	1	RSR	Receiver Status Register
2D	1	0	1	1	0	TSR	Transmitter Status Register
2F	1	0	1	1	1	UDR	USART Data Register

NOTE : Hex addresses assume that RS1 connects with A1, RS2 connects with A2, etc... and that DS is connected to LDS on the 68000 or DS is connected to DS on the 68008.

SECTION 2 SIGNAL AND BUS OPERATION DESCRIPTION

This section contains a brief description of the input and output signals. A discussion of bus operation during the various operations is also presented.

NOTE

The terms **assertion** and **negation** will be used extensively. This is done to avoid confusion when dealing with a mixture of "active low" and "active high" signals. The term assert or assertion is used to indicate that a signal is active or true, independent of whether that level is represented by a high or low voltage. The term negate or negation is used to indicate that a signal is inactive or false.

2.1 SIGNAL DESCRIPTION

The input and output signals can be functionally organized into the groups shown in Figure 2-1. The following paragraphs provide a brief description of the signal and a reference (if applicable) to other sections that contain more detail about its function.




Figure 2-1. Input and Output Signals

2.1.1 VCC and GND

These inputs supply power to the MFP. The VCC is power at +5 volts and GND is the ground connection.

2.1.2 Clock (CLK)

The clock input is a single-phase TTL-compatible signal used for internal timing. This input should not be gated off at any time and must conform to minimum and maximum pulse width times. The clock is not necessarily the system clock in frequency nor phase.

2.1.3 Asynchronous Bus Control

Asynchronous data transfers are controlled by chip select, data strobe, read/write, and data transfer acknowledge. The low order register select lines, RS1-RS5, select an internal MFP register for a read or write operation. The reset line initializes the MFP registers and the internal control signals.

2.1.3.1 CHIP SELECT (\overline{CS}). This input activates the MFP for internal register access.

2.1.3.2 DATA STROBE (\overline{DS}). This input is part of the internal chip select and interrupt acknowledge functions. The MFP must be located on the lower portion of the 16-bit data bus so that the vector number passed to the processor during an interrupt acknowledge cycle will be located in the low byte of the data word. As a result, \overline{DS} must be connected to the processor's lower data strobe if vectored interrupts are to be used. Note that this forces all registers to be located at odd addresses and latches data on the rising edge for writes.

2.1.3.3 READ/WRITE (R/\overline{W}). This input defines a data transfer as a read (high) or a write (low) cycle.

2.1.3.4 DATA TRANSFER ACKNOWLEDGE (\overline{DTACK}). This output signals the completion of the operation phase of a bus cycle to the processor. If the bus cycle is a processor read, the MFP asserts \overline{DTACK} to indicate that the information on the data bus is valid. If the bus cycle is a processor to the MFP, \overline{DTACK} acknowledges the acceptance of the data by the MFP. \overline{DTACK} will be asserted only by an MFP that has \overline{CS} or \overline{IACK} (and \overline{IEI}) asserted.

2.1.3.5 REGISTER SELECT BUS (RS1 THROUGH RS5). The lower five bits of the register select bus select an internal MFP register during a read or write operation.

2.1.3.6 DATA BUS (D0 THROUGH D7). This bidirectional bus is used to receive data from or transmit data to the MFP's internal registers during a processor read or write cycle. During an interrupt acknowledge cycle, the data bus is used to pass a vector number to the processor. Since the MFP is an 8-bit peripheral, the MFP could be located on either the upper or lower portion of the 16-bit data bus (even or odd address). However, during an interrupt acknowledge cycle, the vector number passed to the processor must be located in the low byte of the data word. As a result, D0-D7 of the MFP must be connected to the low order eight bits of the processor data bus, placing MFP registers at odd addresses if vectored interrupts are to be used.

2.1.3.7 RESET ($\overline{\text{RESET}}$). This input will initialize the MFP during power up or in response to a total system reset. Refer to **2.2.3 Reset Operation** for further information.

2.1.4 Interrupt Control

The interrupt request and interrupt acknowledge signals are handshake lines for a vectored interrupt scheme. Interrupt enable in and the interrupt enable out implement a daisy-chained interrupt structure.

2.1.4.1 INTERRUPT REQUEST ($\overline{\text{IRQ}}$). This output signals the processor that an interrupt is pending from the MFP. There are 16 interrupt channels that can generate an interrupt request. Clearing the interrupt pending registers (IPRA and IPRB) or clearing the interrupt mask registers (IMRA and IMRB) will cause $\overline{\text{IRQ}}$ to be negated. $\overline{\text{IRQ}}$ will also be negated as the result of an interrupt acknowledge cycle, unless additional interrupts are pending in the MFP. Refer to **SECTION 3 INTERRUPT STRUCTURE** for further information.

2.1.4.2 INTERRUPT ACKNOWLEDGE ($\overline{\text{IACK}}$). If both $\overline{\text{IRQ}}$ and $\overline{\text{IEI}}$ are active, the MFP will begin an interrupt acknowledge cycle when $\overline{\text{IACK}}$ and $\overline{\text{DS}}$ are asserted. The MFP will supply a unique vector number to the processor which corresponds to the interrupt handler for the particular channel requiring interrupt service. In a daisy-chained interrupt structure, all devices in the chain must have a common $\overline{\text{IACK}}$. Refer to **2.2.2 Interrupt Acknowledge Operation** and **3.1.2 Interrupt Vector Number Format** for additional information.

2.1.4.3 INTERRUPT ENABLE IN ($\overline{\text{IEI}}$). This input, together with the $\overline{\text{IEO}}$ signal, provides a daisy-chained interrupt structure for a vectored interrupt scheme. $\overline{\text{IEI}}$ indicates that no higher priority device is requesting interrupt service. So, the highest priority device in the chain should have its $\overline{\text{IEI}}$ pin tied low. During an interrupt acknowledge cycle, an MFP with a pending interrupt is not allowed to pass a vector number to the processor until its $\overline{\text{IEI}}$ pin is asserted. When the daisy-chain option is not implemented, all MFPs should have their $\overline{\text{IEI}}$ pin tied low. Refer to **3.2 DAISY-CHAINING MFPs** for additional information.

2.1.4.4 INTERRUPT ENABLE OUT ($\overline{\text{IEO}}$). This output, together with the $\overline{\text{IEI}}$ signal, provides a daisy-chained interrupt structure for a vectored interrupt scheme. The $\overline{\text{IEO}}$ of a particular MFP signals lower priority devices that neither the MFP nor any other higher-priority device is requesting interrupt service. When a daisy-chain is implemented, $\overline{\text{IEO}}$ is tied to the next lower priority device's $\overline{\text{IEI}}$ input. The lowest priority device's $\overline{\text{IEO}}$ is not connected. When the daisy-chain option is not implemented, $\overline{\text{IEO}}$ is not connected. Refer to **3.2 DAISY-CHAINING MFPs** for additional information.

2.1.5 General Purpose I/O Interrupt Lines (I0 Through I7)

This is an 8-bit pin-programmable I/O port with interrupt capability. The data direction register (DDR) individually defines each line as either a high-impedance input or a TTL-compatible output. As an input, each line can generate an interrupt on the user selected transition of the input signal. Refer to **SECTION 4 GENERAL PURPOSE I/O INTERRUPT PORT** for further information.

2.1.6 Timer Control

These lines provide internal timing and auxiliary timer control inputs required for certain operating modes. Additionally, the timer outputs are included in this group.

2.1.6.1 TIMER CLOCK (XTAL1 AND XTAL2). This input provides the timing signal for the four timers. A crystal can be connected between the timer clock inputs, XTAL1 and XTAL2, or XTAL1 can be driven with a TTL-level clock while XTAL2 is not connected. The following crystal parameters are suggested:

- a) Parallel resonance, fundamental mode AT-cut
- b) Frequency tolerance measured with 18 picofarads load (0.1% accuracy) – drive level 10 microwatts
- c) Shunt capacitance equals 7 picofarads maximum
- d) Series resistance:
 $2.0 < f < 2.7 \text{ MHz}; R_S \leq 300 \Omega$
 $2.8 < f < 4.0 \text{ MHz}; R_S \leq 150 \Omega$

2.1.6.2 TIMER INPUTS (TAI AND TBI). These inputs are control signals for timers A and B in the pulse width measurement mode and event count mode. These signals generate interrupts at the same priority level as the general purpose I/O interrupt lines I4 and I3, respectively. While I4 and I3 do not have interrupt capability when the timers are operated in the pulse width measurement mode or the event count mode, I4 and I3 may still be used for I/O. Refer to **5.1.2 Pulse Width Mode Operation** and **5.1.3 Event Count Mode Operation** for further information.

2.1.6.3 TIMER OUTPUTS (TAO, TBO, TCO, AND TDO). Each timer has an associated output which toggles when its main counter counts through 01 (hexadecimal), regardless of which operational mode is selected. When in the delay mode, the timer output will be a square wave with a period equal to two timer cycles. This output signal may be used to supply the universal synchronous/asynchronous receiver-transmitter (USART) baud rate clocks. Timer outputs TAO and TBO may be cleared at any time by writing a one to the reset location in timer control registers A and B. Also, a device reset forces all timer outputs low. Refer to **5.2.2 Timer Control Registers** for additional information.

2.1.7 Serial I/O Control

The full duplex serial channel is implemented by a serial input and output line. The independent receive and transmit sections may be clocked by separate timing signals on the receiver clock input and the transmitter clock input.

2.1.7.1 SERIAL INPUT (SI). This input line is the USART receiver data input. This input is not used in the USART loopback mode. Refer to **6.3.2 Transmitter Status Register** for additional information.

2.1.7.2 SERIAL OUTPUT (SO). This output line is the USART transmitter data output. This output is driven high during a device reset.

2.1.7.3 RECEIVER CLOCK (RC). This input controls the serial bit rate of the receiver. This signal may be supplied by the timer output lines or by any external TTL-level clock which meets the minimum and maximum cycle times. This clock is not used in the USART loopback mode. Refer to 6.3.2 Transmitter Status Register for additional information.

2.1.7.4 TRANSMITTER CLOCK (TC). This input controls the serial bit rate of the transmitter. This signal may be supplied by the timer output lines or by an external TTL-level clock which meets the minimum and maximum cycle times.

2.1.8 DMA Control

The USART supports DMA transfers through its receiver ready and transmitter ready status lines.

2.1.8.1 RECEIVER READY (\overline{RR}). This output reflects the receiver buffer full status for DMA operations.

2.1.8.2 TRANSMITTER READY (\overline{TR}). This output reflects the transmitter buffer empty status for DMA operations.

2.1.9 Signal Summary

Table 2-1 is a summary of all the signals discussed in the previous paragraphs.

Table 2-1. Signal Summary

Signal Name	Mnemonic	I/O	Active
Power Input	VCC	Input	High
Ground	GND	Input	Low
Clock	CLK	Input	N/A
Chip Select	\overline{CS}	Input	Low
Data Srobe	\overline{DS}	Input	Low
Read/Write	R/ \overline{W}	Input	Read – High, Write – Low
Data Transfer Acknowledge	\overline{DTACK}	Output	Low
Register Select Bus	RS1-RS5	Input	N/A
Data Bus	D0-D7	I/O	N/A
Reset	\overline{RESET}	Input	Low
Interrupt Request	\overline{IRQ}	Output	Low
Interrupt Acknowledge	\overline{IACK}	Input	Low
Interrupt Enable In	\overline{IEI}	Input	Low
Interrupt Enable Out	\overline{IEO}	Output	Low
General Purpose I/O – Interrupt Lines	I0-I7	I/O	N/A
Timer Clock	XTAL1, XTAL2	Input	High
Timer Inputs	TAI, TBI	Input	N/A
Timer Outputs	TAO, TBO, TCO, TD0	Output	N/A
Serial Input	SI	Input	N/A
Serial Output	SO	Output	N/A
Receiver Clock	RC	Input	N/A
Transmitter Clock	TC	Input	N/A
Receiver Ready	\overline{RR}	Output	Low
Transmitter Ready	\overline{TR}	Output	Low

2.2 BUS OPERATION

The following paragraphs explain the control signals and bus operation during data transfer operations and reset.

2.2.1 Data Transfer Operations

Transfer of data between devices involves the following pins:

Register Select Bus – RS1 through RS5

Data Bus – D0 through D7

Control Signals

The address and data buses are separate parallel buses used to transfer data using an asynchronous bus structure. In all cycles, the bus master assumes responsibility for deskewing all signals it issues at both the start and end of a cycle. Additionally, the bus master is responsible for deskewing the acknowledge and data signals from the peripheral devices.

2.2.1.1 READ CYCLE. To read an MFP register, \overline{CS} and \overline{DS} must be asserted, and R/\overline{W} must be high. The MFP will place the contents of the register which is selected by the register select bus (RS1 through RS5) on the data bus (D0 through D7) and then assert \overline{DTACK} . The register addresses are shown in Table 1-1.

After the processor has latched the data, \overline{DS} is negated. The negation of either \overline{CS} or \overline{DS} will terminate the read operation. The MFP will drive \overline{DTACK} high and place it in the high-impedance state. Also, the data bus will be in the high-impedance state. The timing for a read cycle is shown in Figure 2-2. Refer to 7.7 AC ELECTRICAL CHARACTERISTICS for actual timing numbers.




Figure 2-2. Read Cycle Timing

2.2.1.2 WRITE CYCLE. To write a register, \overline{CS} and \overline{DS} must be asserted, and R/\overline{W} must be low. The MFP will decode the address bus to determine which register is selected (the register map is shown in Table 1-1). Then the register will be loaded with the contents of the data bus and \overline{DTACK} will be asserted.

When the processor recognizes \overline{DTACK} , \overline{DS} will be negated. The write cycle is terminated when either \overline{CS} or \overline{DS} is negated. The MFP will drive \overline{DTACK} high and place it in the high-impedance state. The timing for a write cycle is shown in Figure 2-3. Refer to **7.7 AC ELECTRICAL CHARACTERISTICS** for actual numbers.




Figure 2-3. Write Cycle Timing

2.2.2 Interrupt Acknowledge Operation

The MFP has 16 interrupt sources, eight internal sources, and eight external sources. When an interrupt request is pending, the MFP will assert \overline{IRQ} . In a vectored interrupt scheme, the processor will acknowledge the interrupt request by performing an interrupt acknowledge cycle. \overline{IACK} and \overline{DS} will be asserted. The MFP responds to the \overline{IACK} signal by placing a vector number on the lower eight bits of the data bus. This vector number corresponds to the \overline{IRQ} handler for the particular interrupt requesting service. The format of this vector number is given in Figure 3-1.

When the MFP asserts \overline{DTACK} to indicate that valid data is on the bus, the processor will latch the data and terminate the bus cycle by negating \overline{DS} . When either \overline{DS} or \overline{IACK} are negated, the MFP will terminate the interrupt acknowledge operation by driving \overline{DTACK} high and placing it in the high-impedance state. Also, the data bus will be placed in the high-impedance state. \overline{IRQ} will be negated as a result of the \overline{IACK} cycle unless additional interrupts are pending.

The MFP can be part of a daisy-chain interrupt structure which allows multiple MFPs to be placed at the same interrupt level by sharing a common \overline{IACK} signal. A daisy-chain priority scheme is implemented with signals \overline{IEI} and \overline{IEO} . \overline{IEI} indicates that no higher priority device is requesting interrupt

service. \overline{IEO} signals lower priority devices that neither this device nor any higher priority device is requesting service. To daisy-chain MFPs, the highest priority MFP has its \overline{IEI} tied low and successive MFPs have their \overline{IEI} connected to the next higher priority device's \overline{IEO} . Note that when the daisy-chain interrupt structure is not implemented, the \overline{IEI} of all MFPs must be tied low. Refer to **3.2 DAISY-CHAINING MFPs** for additional information.

When the processor initiates an interrupt acknowledge cycle by driving \overline{IACK} and \overline{DS} , the MFP whose \overline{IEI} is low may respond with a vector number if an interrupt is pending. If this device does not have a pending interrupt, \overline{IEO} is asserted which allows the next lower priority device to respond to the interrupt acknowledge. When an MFP propagates \overline{IEO} , it will not drive the data bus nor \overline{DTACK} during the interrupt acknowledge cycle. The timing for an \overline{IACK} cycle is shown in Figure 2-4. Refer to **7.6 CLOCK TIMING** for further information.




Figure 2-4. \overline{IACK} Cycle Timing

2.2.3 Reset Operation

The reset operation will initialize the MFP to a known state. The reset operation requires that the \overline{RESET} input be asserted for a minimum of two microseconds. During a device reset condition, all internal MFP registers are cleared except for the timer data registers (TADR, TBDR, TCDR, and TDDR), the USART data register (UDR), the transmitter status register (TSR) and the interrupt vector register. All timers are stopped and the USART receiver and transmitter are disabled. The interrupt channels are also disabled and any pending interrupts are cleared. In addition, the general purpose interrupt I/O lines are placed in the high-impedance input mode and the timer outputs are driven low. External MFP signals are negated. The interrupt vector register is initialized to a \$0F.

SECTION 3 INTERRUPT STRUCTURE

In a 68000 system, the MFP will be assigned to one of the seven possible interrupt levels. All interrupt service requests from the MFP's 16 interrupt channels will be presented at this level. Although, as an interrupt controller, the MFP will internally prioritize its 16 interrupt sources. Additional interrupt sources may be placed at the same interrupt level by daisy-chaining multiple MFPs. The MFPs will be prioritized by their position in the chain.

3.1 INTERRUPT PROCESSING

Each MFP provides individual interrupt capability for its various functions. When an interrupt is received on one of the external interrupt channels or from one of the eight internal sources, the MFP will request interrupt service. The 16 interrupt channels are assigned a fixed priority so that multiple pending interrupts are serviced according to their relative importance. Since the MFP can internally generate 16 vector numbers, the unique vector number which corresponds to the highest priority channel that has a pending interrupt is presented to the processor during an interrupt acknowledge cycle. This unique vector number allows the processor to immediately begin execution of the interrupt handler for the interrupting source, decreasing interrupt latency time.

3.1.1 Interrupt Channel Prioritization


The 16 interrupt channels are prioritized as shown in Table 3-1. General purpose interrupt 7 (I7) is the highest priority interrupt channel and I0 is the lowest priority channel. Pending interrupts are presented to the CPU in order of priority unless they have been masked off. By selectively masking interrupts, the channels are in effect re-prioritized.

Table 3-1. Interrupt Channel Prioritization

Priority	Channel	Description
Highest	1111	General Purpose Interrupt 7 (I7)
	1110	General Purpose Interrupt 6 (I6)
	1101	Timer A
	1100	Receiver Buffer Full
	1011	Receive Error
	1010	Transmit Buffer Empty
	1001	Transmit Error
	1000	Timer B
	0111	General Purpose Interrupt 5 (I5)
	0110	General Purpose Interrupt 4 (I4)
	0101	Timer C
	0100	Timer D
	0011	General Purpose Interrupt 3 (I3)
	0010	General Purpose Interrupt 2 (I2)
	0001	General Purpose Interrupt 1 (I1)
	Lowest	0000


3.1.2 Interrupt Vector Number Format

During an interrupt acknowledge cycle, a unique 8-bit vector number is presented to the system which corresponds to the specific interrupt source which is requesting service. The format of the vector is shown in Figure 3-1. The most significant four bits of the interrupt vector number are user programmable. These bits are set by writing the upper four bits of the vector register which is shown in Figure 3-2. The low order bits are generated internally by the TS68901. Note that the binary channel number shown in Table 3-1 corresponds to the low order bits of the vector number associated with each channel.



- V7-V4 The four most significant bits are copied from the vector register.
- IV3-IV0 These bits are supplied by the MFP. They are the binary channel number of the highest priority channel that is requesting interrupt service.

Figure 3-1. Interrupt Vector Format



* Unused bits are read as zero.

- V7-V4 The upper four bits of the vector register are written by the user. These bits become the most significant four bits of the interrupt vector number.
 - SET a) MPU writes a one
 - CLEARED a) MPU writes a zero
 - b) Reset
- S In-Service Register Enable. When the S bit is zero, the MFP is in the automatic end-of-interrupt mode and the in-service register bits are forced low. When the S bit is a one, the MFP is in the software end-of-interrupt mode and the in-service register bits are enabled. Refer to **3.4.2 Automatic End-of-Interrupt** and **3.4.3 Software End-of-Interrupt** for additional information.
 - SET a) MPU writes a one
 - CLEARED a) MPU writes a zero
 - b) Reset

Figure 3-2 Vector Register Format (VR)

3.2 DAISY-CHAINING MFPs

As an interrupt controller, the TS68901 MFP will support eight external interrupt sources in addition to its eight internal interrupt sources. When a system requires more than eight external interrupt sources to be placed at the same interrupt level, sources may be added to the prioritized structure by daisy-chaining MFPs. Interrupt sources are prioritized internally within each MFP and the MFPs are prioritized by their position in the chain. Unique vector numbers are provided for each interrupt source.

The \overline{IEI} and \overline{IEO} signals implement the daisy-chained interrupt structure. The \overline{IEI} of the highest priority MFP is tied low and the \overline{IEO} output of this device is tied to the next highest priority MFP's \overline{IEI} . The \overline{IEI} and \overline{IEO} signals are daisy-chained in this manner for all MFPs in the chain, with the lowest priority MFP's \overline{IEO} left unconnected. A diagram of an interrupt daisy-chain is shown in Figure 3-3.




Figure 3-3. Daisy-Chained Interrupt Structure

Daisy-chaining requires that all parts in the chain have a common \overline{IACK} . When the common \overline{IACK} is asserted during an interrupt acknowledge cycle, all parts will prioritize interrupts in parallel. When the \overline{IEI} signal to an MFP is asserted, the part may respond to the \overline{IACK} cycle if it requires interrupt service. Otherwise, the part will assert \overline{IEO} to the next lower priority device. Thus, priority is passed down the chain via \overline{IEI} and \overline{IEO} until a part which has a pending interrupt is reached. The part with the pending interrupt passes a vector number to the processor and does not propagate \overline{IEO} .

3.3 INTERRUPT CONTROL REGISTERS

MFP interrupt processing is managed by the interrupt enable registers A and B, interrupt pending registers A and B, and interrupt mask registers A and B. These registers allow the programmer to enable or disable individual interrupt channels, mask individual interrupt channels, and access pending interrupt status information. In-service registers A and B allow interrupts to be nested as described in 3.4 NESTING MFP INTERRUPTS. The interrupt control registers are shown in Figure 3-4.


3.3.1 Interrupt Enable Registers

The interrupt channels are individually enabled or disabled by writing a one or zero, respectively, to the appropriate bit of interrupt enable register A (IERA) or interrupt enable register B (IERB). The processor may read these registers at any time.

When a channel is enabled, interrupts received on the channel will be recognized by the MFP and \overline{IRQ} will be asserted to the processor, indicating that interrupt service is required. On the other hand, a disabled channel is completely inactive; interrupts received on the channel are ignored by the MFP.

Writing a zero to a bit of interrupt enable register A or B will cause the corresponding bit of interrupt pending register A or B to be cleared. This will terminate all interrupt service requests for the channel and also negate \overline{IRQ} , unless interrupts are pending from other sources. Disabling a channel, however, does not affect the corresponding bit in interrupt in-service registers A or B. So, if the MFP is in the software end-of-interrupt mode (see 3.4.3 Software End-Of-Interrupt) and an interrupt is in service when a channel is disabled, the in-service status bit for that channel will remain set until cleared by software.


(a) Interrupt Enable Registers (IERA and IERB)



When a bit is a zero, the associated interrupt channel is disabled. When a bit is a one, the associated interrupt channel is enabled.

- SET a) MPU writes a one
 CLEARED a) MPU writes a zero
 b) Reset


(b) Interrupt Pending Registers (IPRA and IPRB)



When a bit is a zero, no interrupt is pending on the associated interrupt channel. When a bit is a one, an interrupt is pending on the associated interrupt channel.

- SET a) Interrupt is received on an enabled interrupt channel
 CLEARED a) Interrupt vector for the associated interrupt channel is passed during an $\overline{\text{IACK}}$ cycle
 b) Associated interrupt channel is disabled
 c) MPU writes a zero
 d) Reset

(c) Interrupt In-Service Registers (ISRA and ISRB)




When a bit is a zero, no interrupt processing is in progress for the associated interrupt channel. When a bit is a one, interrupt processing is in progress for the associated interrupt channel.

- SET a) Interrupt vector number for the associated interrupt channel is passed during an $\overline{\text{IACK}}$ cycle and the S bit of the vector register is a zero
 CLEARED a) Interrupt service is completed for the associated interrupt channel
 b) The S bit of the vector register is set
 c) MPU writes a zero
 d) Reset

Figure 3-4. Interrupt Control Registers (Sheet 1 of 2)

(d) Interrupt Mask Registers (IMRA and IMRB)



When a bit is zero, interrupts are masked for the associated interrupt channel. When a bit is a one, interrupts are not masked for the associated interrupt channel.

- SET a) MPU writes a one
- CLEARED a) MPU writes a zero
- b) Reset

Figure 3-4. Interrupt Control Registers (Sheet 2 of 2)

3.3.2 Interrupt Pending Registers

When an interrupt is received on an enabled channel, the corresponding interrupt pending bit is set in interrupt pending register A or B (IPRA or IPRB). In a vectored interrupt scheme, this bit will be cleared when the processor acknowledges the interrupting channel and the MFP responds with a vector number. In a polled interrupt system, the interrupt pending registers must be read to determine the interrupting channel and then the interrupt pending bit is cleared by the interrupt handling routine without performing an interrupt acknowledge sequence.

A single bit of the interrupt pending registers is cleared in software by writing ones to all bit positions except the bit to be cleared. Note that writing ones to IPRA and IPRB has no effect on the contents of the register. A single bit of the interrupt pending registers is also cleared when the corresponding channel is disabled by writing a zero to the appropriate bit of IERA or IERB.

3.3.3 Interrupt Mask Registers

Interrupts are masked for a channel by clearing the appropriate bit in interrupt mask register A or B (IMRA or IMRB). Even though an enabled channel is masked, the channel will recognize subsequent interrupts and set its interrupt pending bit. However, the channel is prevented from requesting interrupt service (\overline{IRQ} to the processor) as long as the \overline{IRQ} mask bit for that channel is cleared.

If a channel is requesting interrupt service at the time that its corresponding bit in IMRA or IMRB is cleared, the request will cease and \overline{IRQ} will be negated, unless another channel is requesting interrupt service. Later, when the mask bit is set, any pending interrupt on the channel will be processed according to the channel's assigned priority. IMRA and IMRB may be read at any time.

3.4 NESTING MFP INTERRUPTS

In a 68000 vectored interrupt system, the MFP is assigned to one of seven possible interrupt levels. When an interrupt is received from the MFP, an interrupt acknowledge for that level is initiated. Once an interrupt is recognized at a particular level, interrupts at that same level or below are

masked by 68000. As long as the processor's interrupt mask is unchanged, the 68000 interrupt structure will prohibit the nesting of interrupts at the same interrupt level. However, additional interrupt requests from the MFP can be recognized before a previous channel's interrupt service routine is completed by lowering the processor's interrupt mask to the next lower interrupt level within the interrupt handler.

When nesting MFP interrupts, it may be desirable to permit interrupts on any MFP channel, regardless of its priority, to preempt or delay interrupt processing of an earlier channel's interrupt service request. Or, it may be desirable to only allow subsequent higher priority channel interrupt requests to supercede previously recognized lower priority interrupt requests. The MFP interrupt structure provides this flexibility by offering two end-of-interrupt options for vectored interrupt schemes. Note that the end-of-interrupt modes are not active in a polled interrupt scheme.

3.4.1 Selecting The End-Of-Interrupt Mode

In a vectored interrupt scheme, the MFP may be programmed to operate in either the automatic end-of-interrupt mode or the software end-of-interrupt mode. The mode is selected by writing the S bit of the vector register (see Figure 3-2). When the S bit is programmed to a one, the MFP is placed in the software end-of-interrupt mode and when the S bit is a zero, all channels operate in the automatic end-of-interrupt mode.

3.4.2 Automatic End-Of-Interrupt

When an interrupt vector number is passed to the processor during an interrupt acknowledge cycle, the corresponding channel's interrupt pending bit is cleared. In the automatic end-of-interrupt mode, no further history of the interrupt remains in the MFP. The in-service bits of the interrupt in-service registers (ISRA and ISRB) are forced low. Subsequent interrupts which are received on any MFP channel will generate an interrupt request to the processor, even if the current interrupt's service routine has not been completed.

3.4.3 Software End-Of-Interrupt

In the software end-of-interrupt mode, the channel's associated interrupt pending bit is cleared and in addition, the channel's in-service bit of in-service register A or B is set when its vector number is passed to the processor during an $\overline{\text{TACK}}$ cycle. A higher priority channel may subsequently request interrupt service and be acknowledged, but as long as the channel's in-service bit is set, no lower priority channel may request interrupt service nor pass its vector during an interrupt acknowledge sequence.

While only higher priority channels may request interrupt service, any channel can receive an interrupt and set its interrupt pending bit. Even the channel whose in-service bit is set can receive a second interrupt. However, no interrupt service request is made until its in-service bit is cleared.

The in-service bit for a particular channel can be cleared by writing a zero to its corresponding bit in ISRA or ISRB and ones to all other bit positions. Since bits in the in-service registers can only be cleared in software and not set, writing ones to the registers does not alter their contents. ISRA and ISRB may be read at any time.

SECTION 4

GENERAL PURPOSE INPUT/OUTPUT INTERRUPT PORT

The general purpose interrupt input/output (I/O) port (GPIP) provides eight I/O lines (I0 through I7) that may be operated as either inputs or outputs under software control. In addition, these lines may optionally generate an interrupt on either a positive transition or a negative transition of the input signal. The flexibility of the GPIP allows it to be configured as an 8-bit I/O port or for bit I/O. Since interrupts are enabled on a bit-by-bit basis, a subset of the GPIP could be programmed as handshake lines or the port could be connected to as many as eight external interrupt sources, which would be prioritized by the MFP interrupt controller for interrupt service.

4.1 6800 INTERRUPT CONTROLLER

The MFP interrupt controller is particularly useful in a system which has many 6800-type devices. Typically, in a vectored 68000 system, 6800-type peripherals use the autovector which corresponds to their assigned interrupt level since they do not provide a vector number in response to an $\overline{\text{IACK}}$ cycle. The autovector interrupt handler must then poll all 6800-type devices at that interrupt level to determine which device is requesting service. However, by tying the $\overline{\text{IRQ}}$ output from a 6800-type device to the general purpose I/O interrupt port (GPIP) of an MFP, a unique vector number will be provided to the processor during an interrupt acknowledge cycle. This interrupt structure will significantly reduce interrupt latency for 6800-type devices and other peripheral devices which do not support vector-by-device.

4.2 GPIP CONTROL REGISTERS

The GPIP is programmed via three control registers shown in Figure 4-1. These registers control the data direction, provide user access to the port, and specify the active edge for each bit of the GPIP which will produce an interrupt. These registers are described in detail in the following paragraphs.

4.2.1 GPIP Data Register

The general purpose I/O data register is used to input or output data to the port. When data is written to the GPIP data register, those pins which are defined as inputs will remain in the high-impedance state. Pins which are defined as outputs will assume the state (high or low) of their corresponding bit in the data register. When the GPIP is read, data will be passed directly from the bits of the data register for pins which are defined as outputs. Data from pins defined as inputs will come from the input buffers.

4.2.2 Active Edge Register

The active edge register (AER) allows each of the GPIP lines to produce an interrupt on either a one-to-zero or a zero-to-one transition. Writing a zero to the appropriate edge bit of the active edge




Figure 4-1. GPIP Control Registers

register causes the associated input to generate an interrupt on the one-to-zero transition. Writing a one to the edge bit will produce an interrupt on the zero-to-one transition of the corresponding GPIP line.

NOTE

The transition detector is an exclusive-OR gate whose inputs are the edge bit and the input buffer. As a result, writing the AER may cause an interrupt-producing transition, depending upon the state of the input. So, the AER should be configured before enabling interrupts via the interrupt enable registers (IERA and IERB). Also, changing the edge bit while interrupts are enabled may cause an interrupt on the corresponding channel.

4.2.3 Data Direction Register

The data direction register (DDR) allows the programmer to define I0 through I7 as inputs or outputs by writing the corresponding bit. When a bit of the data direction register is written as a zero, the corresponding interrupt I/O pin will be a high-impedance input. Writing a one to any bit of the data direction register will cause the corresponding pin to be configured as a push-pull output.

SECTION 5 TIMERS

The MFP contains four 8-bit timers which provide many functions typically required in microprocessor systems. The timers can supply the baud rate clocks for the on-chip serial I/O channel, generate periodic interrupts, measure elapsed time, and count signal transitions. In addition, two timers have waveform generation capability.

All timers are prescaler/counter timers with a common independent clock input (XTAL1 or XTAL2) and are not required to be operated from the system clock. Each timer's output signal toggles when the timer's main counter times out. Additionally, timers A and B have auxiliary control signals which are used in two of the operation modes. An interrupt channel is assigned to each timer and when the auxiliary control signals are used, a separate interrupt channel will respond to transitions on these inputs.

5.1 OPERATION MODES

Timers A and B are full function timers which, in addition to the delay mode, operate in the pulse width measurement mode and the event count mode. Timers C and D are delay timers only. A brief discussion of each of the timer modes follows.

5.1.1 Delay Mode Operation

All timers may operate in the delay mode. In this mode, the prescaler is always active. The prescaler specifies the number of timer clock cycles which must elapse before a count pulse is applied to the main counter. A count pulse causes the main counter to decrement by one. When the timer has decremented down to 01 (hexadecimal), the next count pulse will cause the main counter to be reloaded from the timer data register and a time out pulse will be produced. This time out pulse is coupled to the timer's interrupt channel and, if the channel is enabled, an interrupt will occur. The time out pulse also causes the timer output pin to toggle. The output will remain in this new state until the next time out pulse occurs.

For example, if delay mode with a divide-by-10 prescaler is selected and the timer data register is loaded with 100 (decimal), the main counter will decrement once every 10 timer clock cycles. After 1,000 timer clocks, a time out pulse will be produced. This time out pulse will generate an interrupt if the channel is enabled (IERA, IERB) and in addition, the timer's output line will toggle. The output line will complete one full period every 2,000 cycles of the timer clock.

If the prescaler value is changed while the timer is enabled, the first time out pulse will occur at an indeterminate time no less than one nor more than 200 timer clock cycles. Subsequent time out pulses will then occur at the correct interval.

If the main counter is loaded with 01 (hexadecimal), a time out pulse will occur every time the prescaler presents a count pulse to the main counter. If the main counter is loaded with 00, a time out pulse will occur every 256 count pulses.

5.1.2 Pulse Width Measurement Operation

Besides the delay mode, timers A and B may be programmed to operate in the pulse width measurement mode. In this mode an auxiliary control input is required; timers A and B auxiliary input lines are TAI and TBI. Also, in the pulse width measurement mode, interrupt channels normally associated with I4 and I3 will respond to transitions on TAI and TBI, respectively. General purpose lines I3 and I4 may still be used for I/O. A conceptual circuit of the timers in the pulse width measurement mode is shown in Figure 5-1.




Figure 5-1. Conceptual Circuit of Timers A and B in Pulse Width Measurement Mode

The pulse width measurement mode functions similarly to the delay mode, with the auxiliary control signal acting as an enable to the timer. When the control signal is active, the prescaler and main counter are allowed to operate. When the control signal is negated, the timer is stopped. So, the width of the active pulse on TAI or TBI is measured by the number of timer counts which occur while the timer is allowed to operate.

The active state of the auxiliary input line is defined by the associated interrupt channel's edge bit in the active edge register (AER). GPIP4 of the AER is the edge bit associated with TAI and GPIP3 is associated with TBI. When the edge bit is a one, the auxiliary input will be active high, enabling the timer while the input signal is at a high level. If the edge bit is low, the auxiliary input will be active low and the timer will operate while the input signal is at a low level.

The state of the active edge bit also specifies whether a zero-to-one transition or a one-to-zero transition of the auxiliary input pin will produce an interrupt when the interrupt channel is enabled. In normal operation, programming the active edge bit to a one will produce an interrupt on the zero-to-one transition of the associated input signal. Alternately, programming the edge bit to a zero will produce an interrupt on the one-to-zero transition of the input signal. However, in the pulse width measurement mode, the interrupt generated by a transition on TAI or TBI will occur on the opposite transition as that normally defined by the edge bit.

For example, in the pulse width measurement mode, if the edge bit is a one, the timer will be allowed to run while the auxiliary input TAI is high. When TAI transitions from high to low, the timer will stop and, if the interrupt channel is enabled, an interrupt will occur. By having the interrupt occur on the one-to-zero transition instead of the zero-to-one transition, the processor will be interrupted when the pulse being measured has terminated and the width of the pulse is available from the timer. Therefore, the timers act like a divide-by-prescaler that can be programmed by the timer data register and the timers' C and D control register.

After reading the contents of the timer, the main counter must be reinitialized by writing to the timer data register to allow consecutive pulses to be measured. If the timer is written after the auxiliary input signal is active, the timer will count from the previous contents of the timer data register until it counts through 01 (hexadecimal). At that time, the main counter is loaded with the new value from the timer data register, a time out pulse is generated which will toggle the timer output, and an interrupt may be optionally generated on the timer interrupt channel. Note that the pulse width measured will include counts from before the main counter was reloaded. If the timer data register is written while the pulse is transitioning to the active state, an indeterminate value may be written into the main counter.

Once the timer is reprogrammed for another mode, interrupts will again occur as normally defined by the edge bit. Note that an interrupt may be generated as the result of placing the timer into the pulse width measurement mode or by reprogramming the timer for another mode. Also, an interrupt may be generated by changing the state of the edge bit while in the pulse width measurement mode.

5.1.3 Event Count Mode Operation

In addition to the delay mode and the pulse width measurement mode, timers A and B may be programmed to operate in the event count mode. Like the pulse width measurement mode, the event count mode also requires an auxiliary input signal, TAI or TBI, and the interrupt channels normally associated with I4 and I3 will respond to transitions on TAI and TBI, respectively. General purpose lines I3 and I4 still function normally.

In the event count mode the prescaler is disabled, allowing each active transition on TAI and TBI to produce a count pulse. The count pulse causes the main counter to decrement by one. When the timer counts through 01 (hexadecimal), a time out pulse is generated which will cause the output signal to toggle and may optionally produce an interrupt via the associated timer interrupt channel. The timer's main counter is also reloaded from the timer data register. To count transitions reliably, the input signal may only transition once every four timer clock periods. For this reason, the input signal must have a maximum frequency equal to one-fourth that of the timer clock.


The active edge of the auxiliary input signal is defined by the associated interrupt channel's edge bit. GPIP4 of the AER specifies the active edge for TAI and GPIP3 defines the active edge for TBI. When the edge bit is programmed to a one, a count pulse will be generated on the zero-to-one transition of the auxiliary input signal. When the edge bit is programmed to a zero, a count pulse will be generated on the one-to-zero transition. Also, note that changing the state of the edge bit while the timer is in the event count mode may produce a count pulse.

Besides generating a count pulse, the active transition of the auxiliary input signal will also produce an interrupt on the I3 or I4 interrupt channel, if the interrupt channel is enabled. Typically, in the event count mode, these channels are not enabled since the timer is automatically counting transitions on the input signal. If the interrupt channel were enabled, the number of transitions could be counted in the interrupt routine without requiring the use of the timer.


5.2 TIMER REGISTERS

The four timers are programmed via three control registers and four timer data registers. Control registers TACR and TBCR and timer data registers TADR and TBDR (refer to Figure 5-1) are associated with timers A and B respectively. Timers C and D are controlled by the control register TCDCR and the data registers TCDR and TDDR (refer to Figure 5-2).


(a) Timer A Data Register (TADR)



(b) Timer B Data Register (TBDR)



(c) Timer C Data Register (TCDR)



(d) Timer D Data Register (TDDR)




Figure 5-2. Timer Data Registers


5.2.1 Timer Data Registers

Each timer's main counter is an 8-bit binary down counter. The value of the main counter may be read at any time by reading the timer's data register. The information read is the value of the counter which was captured on the last low-to-high transition of the \overline{DS} pin.

The main counter is initialized by writing to the timer's data register. If the timer is stopped, data is loaded simultaneously into both the timer data register and the main counter. If the timer data register is written while the timer is enabled, the value is not loaded into the timer until the timer counts through 01 (hexadecimal). Writing the timer data register while the timer is counting through 01 (hexadecimal) will cause an indeterminate value to be loaded into the timer's main counter. The four data registers are shown in Figure 5-2.

5.2.2 Timer Control Registers

Bits in the timer control registers select the operation mode, select the prescale value, and disable the timers. Timer control registers TACR and TBCR also have bits which allow the programmer to reset output lines TAO and TBO. These control registers are shown in Figure 5-3.



Reset TAO/TBO Timer's A and B output lines (TAO and TBO) may be forced low at any time by writing a one to the reset location in TACR and TBCR, respectively. The output will be held low only during the write operation; at the conclusion of the operation, the output will be allowed to toggle in response to a time-out pulse. When resetting TAO and TBO, the remaining bits in the control register must be written with their previous value to avoid altering the operating mode.

SET a) End of write cycle which clears the bit
 CLEARED a) MPU writes a zero
 b) Reset

AC3-AC0, BC3-BC0 These bits are decoded to determine the timer operation mode.

Figure 5-3. Timer Control Registers (Sheet 1 of 2)

AC3 BC3	AC2 BC2	AC1 BC1	AC0 BC0	Operation Mode
0	0	0	0	Timer Stopped*
0	0	0	1	Delay Mode, ÷ 4 Prescaler
0	0	1	0	Delay Mode, ÷ 10 Prescaler
0	0	1	1	Delay Mode, ÷ 16 Prescaler
0	1	0	0	Delay Mode, ÷ 50 Prescaler
0	1	0	1	Delay Mode, ÷ 64 Prescaler
0	1	1	0	Delay Mode, ÷ 100 Prescaler
0	1	1	1	Delay Mode, ÷ 200 Prescaler
1	0	0	0	Event Count Mode
1	0	0	1	Pulse Width Mode, ÷ 4 Prescaler
1	0	1	0	Pulse Width Mode, ÷ 10 Prescaler
1	0	1	1	Pulse Width Mode, ÷ 16 Prescaler
1	1	0	0	Pulse Width Mode, ÷ 50 Prescaler
1	1	0	1	Pulse Width Mode, ÷ 64 Prescaler
1	1	1	0	Pulse Width Mode, ÷ 100 Prescaler
1	1	1	1	Pulse Width Mode, ÷ 200 Prescaler

* Regardless of the operation mode, counting is inhibited when the timer is stopped. The contents of the timer's main counter is not affected, although any residual count in the prescaler is lost.

- SET a) MPU writes a one
 CLEARED a) MPU writes a zero
 b) Reset

(c) Timers C and D Control Register (TCDCCR)

	7	6	5	4	3	2	1	0
Address 1D (Hex)	*	CC2	CC1	CC0	*	DC2	DC1	DC0

* Unused bits read as zero

CC2-CC0, DC2-DC0 The bits are decoded to determine the timer operation mode.

CC2 DC2	CC1 DC1	CC0 DC0	Operation Mode
0	0	0	Timer Stopped*
0	0	1	Delay Mode, ÷ 4 Prescaler
0	1	0	Delay Mode, ÷ 10 Prescaler
0	1	1	Delay Mode, ÷ 16 Prescaler
1	0	0	Delay Mode, ÷ 50 Prescaler
1	0	1	Delay Mode, ÷ 64 Prescaler
1	1	0	Delay Mode, ÷ 100 Prescaler
1	1	1	Delay Mode, ÷ 200 Prescaler

* When the timer is stopped, counting is inhibited. The contents of the timer's main counter is not affected, although any residual count in the prescaler is lost.

- SET a) MPU writes a one
 CLEARED a) MPU writes a zero
 b) Reset

Figure 5-3. Timer Control Registers (Sheet 2 of 2)

SECTION 6

UNIVERSAL SYNCHRONOUS/ASYNCHRONOUS RECEIVER-TRANSMITTER

The universal synchronous/asynchronous receiver-transmitter (USART) is a single full-duplex serial channel with a double-buffered receiver and transmitter. There are separate receive and transmit clocks and separate receive and transmit status and data bytes. The receive and transmit sections are also assigned separate interrupt channels. Each section has both a normal condition interrupt channel and an error condition interrupt channel. These channels can be optionally disabled from interrupting the processor and instead, DMA transfers can be performed using the receiver ready and transmitter ready external MFP signals.

6.1 CHARACTER PROTOCOLS

The MFP USART supports asynchronous and with the aid of a polynomial generator checker (PGC) supports byte synchronous character formats. These formats are selected independently of the divide-by-one and divide-by-16 clock modes.

When the divide-by-one clock mode is selected, synchronization must be accomplished externally. The receiver will sample the serial data on the rising edge of the receiver clock. In the divide-by-16 clock mode, the data is sampled at mid-bit time to increase transient noise rejection.

Also, when the divide-by-16 clock mode is selected, the USART resynchronization logic is enabled. This logic increases the channel's clock skew tolerance. When a valid transition is detected, an internal counter is reset to state zero. Transition checking is then inhibited until state four. Then at state eight, the previous state of the transition checking logic is clocked into the receive shift register.

6.1.1 Asynchronous Format

Variable word length and start/stop bit configurations are available under software control for asynchronous operation. The word length can be five to eight bits and one, one and one-half, or two stop bits can be selected. The user can also select odd, even, or no parity. For character lengths of less than eight bits, the assembled character will consist of the required number of data bits followed by zeros in the unused bit positions and a parity bit, if parity is enabled.

In the asynchronous format, start bit detection is always enabled. New data is not shifted into the receive shift register until a zero bit is received. When the divide-by-16 clock mode is selected, the false start bit logic is also active. Any transition must be stable for three positive receive clock edges to be considered valid. Then a valid zero-to-one transition must not occur for at least eight additional positive clock edges.

6.1.2 Synchronous Format

When the synchronous character format is selected, the 8-bit synchronous character loaded into the synchronous character register is compared to received serial data until a match is found. Once synchronization is established, incoming data is clocked into the receiver. The synchronous word will be continuously transmitted during an underrun condition. All synchronous characters can be optionally stripped from the receive buffer. Figure 6-1 shows the synchronous character register.




Figure 6-1. Synchronous Character Register (SCR)

The synchronous character is typically written after the data word length is selected, since unused bits in the synchronous character register are zeroed out. When parity is enabled, synchronous word length is the data word length plus one. The MFP will compute and append the parity bit for the synchronous word when a word length of eight is selected. However, if the word length is less than eight, the user must determine the synchronous word parity and write it into the synchronous character register along with the synchronous character. The MFP will then transmit the extra bit in the synchronous word as a parity bit.

6.1.3 USART Control Register

The USART control register (UCR) selects the clock mode and the character format for the receive and transmit sections. This register is shown in Figure 6-2.

6.2 RECEIVER

As data is received on the serial input line (SI), it is clocked into an internal 8-bit shift register until the specified number of data bits have been assembled. This character will then be transferred to the receive buffer, assuming that the last word in the receiver buffer has been read. This transfer produces a buffer full interrupt to the processor.

Reading the receive buffer satisfies the buffer full condition and allows a new data word to be transferred to the receive buffer when it is assembled. The receive buffer is accessed by reading the USART data register (UDR). The UDR is simply an 8-bit data register used when transferring data from the MFP and the CPU.

Each time a word is transferred to the receive buffer, its status information is latched into the receiver status register (RSR). The RSR is not updated again until the data word in the receive buffer has been read. When a buffer full condition exists, the RSR should always be read before the receive buffer (UDR) to maintain the correct correspondance between data and flags. Otherwise, it is possible that after reading the UDR and prior to reading the RSR, a new word could be received and transferred to the receive buffer. Its associated flags would be latched into the RSR, overwriting the flags for the previous data word. Then when the RSR were read to access the status information for the first data word, the flags for the new word would be retrieved.


6.2.1 Receiver Interrupt Channels

The USART receive section is assigned two interrupt channels. One indicates the buffer full condition, while the other channel indicates an error condition. Error conditions include overrun, parity error, synchronous found, and break. These interrupting conditions correspond to the BF, OE, PE, and F/S or B bits of the receiver status register. These flags will function as described in 6.2.2 Receiver Status Register whether the receiver interrupt channels are enabled or disabled.

While only one interrupt is generated per character received, two dedicated interrupt channels allow separate vector numbers to be assigned for normal and abnormal receiver conditions. When a received word has an error associated with it and the error interrupt channel is enabled, an interrupt will be generated on the error channel only. However, if the error channel is disabled, an interrupt for an error condition will be generated on the buffer full interrupt channel along with interrupts produced by the buffer full condition. The receiver status register must always be read to determine which error condition produced the interrupt.

6.2.2 Receiver Status Register

The receiver status register contains the receive buffer full flag, the synchronous strip enable, the receiver enable, and various status information associated with the data word in the receive buffer. The RSR is latched each time a data word is transferred to the receive buffer. RSR flags cannot change again until the data word has been read. The exception is the character in progress flag which monitors when a new word is being assembled in the asynchronous character format. The receiver status register is shown in Figure 6-3.



- BF** **Buffer Full.** This bit is set when a received word is transferred to the receive buffer. This bit is cleared when the receive buffer is read by accessing the USART data register (UDR). This bit is read only.

SET a) Received word transferred to buffer

CLEARED a) Receive buffer read

 b) Reset

- OE** **Overrun Error.** An overrun error occurs when a received word is due to be transferred to the receive buffer, but the receive buffer is full. Neither the receive buffer nor the RSR is overwritten. The OE bit is set after the receive buffer full condition is satisfied by reading the UDR. This error condition will generate an interrupt to the processor. The OE bit is cleared by reading the RSR. New data words will not be assembled until the RSR is read.

SET a) Incoming word received and receive buffer full

CLEARED a) Receiver status register read

 b) Reset

- PE** **Parity Error.** This bit is set when the word transferred to the receive buffer has a parity error. This bit is cleared when the word transferred to the receive buffer does not have a parity error.

SET a) Word in receive buffer has a parity error

CLEARED a) Word in receive buffer does not have a parity error

 b) Reset

- FE** **Frame Error.** A frame error exists when a non-zero data word is not followed by a stop bit in the asynchronous character format. The FE bit is set when the word transferred to the receive buffer has a frame error. The FE bit is cleared when the word transferred to the receive buffer does not have a frame error.

SET a) Word in receive buffer has a frame error

CLEARED a) Word in receive buffer does not have a frame error

 b) Reset

Figure 6-3. Receiver Status Register (RSR) (Sheet 1 of 2)

F/S or B	<p>Found/Search or Break Detect. In the synchronous character format this bit can be set or cleared in software. When the bit is a zero, the USART receiver is placed in the search mode. The incoming data is compared to the synchronous character register (SCR) and the word length counter is disabled. The F/S bit will automatically be set when a match is found and the word length counter will be enabled. An interrupt will also be produced on the receive error channel.</p> <p>SET a) Incoming word matches synchronous character</p> <p>CLEARED a) MPU writes a zero</p> <p> b) Incoming word does not match synchronous character</p> <p> c) Reset</p> <p>In the asynchronous character format, this flag indicates a break condition. A break is detected when an all zero data word with no stop bit is received. The break condition continues until a non-zero data bit is received. The B bit is set when the word transferred to the receive buffer is a break indication. A break condition generates an interrupt to the processor. This bit is cleared when a non-zero data bit is received and the break condition has been acknowledged by reading the RSR at least once. An end of break interrupt will be generated when the bit is cleared.</p> <p>SET a) Word in receive buffer is a break</p> <p>CLEARED a) Break terminates and receiver status register read since beginning of break condition</p> <p> b) Reset</p>
M or CIP	<p>Match/Character in Progress. In the synchronous character format, this flag indicates that a synchronous character has been received. The M bit is set when the word transferred to the receive buffer matches the synchronous character register. The M bit is cleared when the word transferred to the receive buffer does not match the synchronous character register.</p> <p>SET a) Word transferred to receive buffer matches the synchronous character</p> <p>CLEARED a) Word transferred to receive buffer does not match synchronous character</p> <p> b) Reset</p> <p>In the asynchronous character format, this flag indicates that a word is being assembled. The CIP bit is set when a start bit is detected. The CIP bit is cleared when the final stop bit has been received.</p> <p>SET a) Start bit is detected</p> <p>CLEARED a) End of word detected</p> <p> b) Reset</p>
SS	<p>Synchronous Strip Enable. When this bit is a one, data words that match the synchronous character register will not be loaded into the receive buffer and no buffer full condition will be produced. When this bit is a one, data words that match the synchronous character register will be transferred to the receive buffer and a buffer full condition will be produced.</p> <p>SET a) MPU writes a one</p> <p>CLEARED a) MPU writes a zero</p> <p> b) Reset</p>
RE	<p>Receiver Enable. When this bit is a zero, the receiver will be immediately disabled. All flags will be cleared. When this bit is a one, normal receiver operation is enabled. This bit should not be set to a one until the receiver clock is active.</p> <p>SET a) MPU writes a one</p> <p> b) Transmitter is disabled in auto-turnaround mode</p> <p>CLEARED a) MPU writes a zero</p> <p> b) Reset</p>

Figure 6-3. Receiver Status Register (RSR) (Sheet 2 of 2)

6.2.3 Special Receive Considerations

Certain receive conditions relating to the overrun error flag and the break detect flag require further explanation. Consider the following examples:

- 1) A break is received while the receive buffer is full.
This does not produce an overrun condition. Only the B flag will be set after the receiver buffer is read.
- 2) A new word is received and the receive buffer is full. A break is received before the receive buffer is read.
Both the B and OE flags will be set when the buffer full condition is satisfied.

6.3 TRANSMITTER

The transmit buffer is loaded by writing to the USART data register (UDR). The data word will be transferred to an internal 8-bit shift register when the last word in the shift register has been transmitted. This will produce a buffer empty condition. If the transmitter completes the transmission of the word in the shift register before a new word is written to the transmit buffer, an underrun error will occur. In the asynchronous character format, the transmitter will send a mark until the transmit buffer is written. In the synchronous character format, the transmitter will continuously send the synchronous character.

The transmit buffer can be loaded prior to enabling the transmitter. After the transmitter is enabled, there is a delay before the first bit is output. The serial output line (SO) should be programmed to be high, low, or high impedance when the transmitter is enabled to force the output line to the desired state until the first bit is shifted out. Note that a one bit will always be transmitted prior to the word in the transmit shift register when the transmitter is first enabled.

When the transmitter is disabled, any word currently being transmitted will continue to completion. However, any word in the transmit buffer will not be transmitted and will remain in the buffer. So, no buffer empty condition will occur. If the buffer is empty when the transmitter is disabled, the buffer empty condition will remain, but no underrun condition will be generated when the word in transmission is completed. If no word is being transmitted when the transmitter is disabled, the transmitter will stop at the next rising edge of the internal shift clock.

In the asynchronous character format, the transmitter can be programmed to send a break. The break will be transmitted once the word currently in the shift register has been sent. If the shift register is empty, the break command will be effective immediately. An END interrupt will be generated at every normal character boundary to aid in timing the break transmission. The break will continue until the break command is cleared.

Any character in the transmit buffer at the start of a break will be transmitted when the break is terminated. If the transmit buffer is empty at the start of a break, it may be written at any time during the break. If the buffer is still empty at the end of the break, an underrun condition will exist.


Disabling the transmitter during a break condition causes the transmitter to cease transmission of the break character at the end of the current character. No end of break stop bit will be transmitted. Even if the transmit buffer is empty, no buffer empty condition will occur nor will an underrun condition occur. Also, any word in the transmit buffer will remain.

6.3.1 Transmitter Interrupt Channels

The USART transmit section is assigned two interrupt channels. One channel indicates a buffer empty condition and the other channel indicates an underrun or end condition. These interrupting conditions correspond to the BE, UE, and END flag bits of the transmitter status register (TSR). The flag bits will function as described in **6.3.2 Transmitter Status Register** whether their associated interrupt channel is enabled or disabled.

6.3.2 Transmitter Status Register

The transmitter status register contains various transmitter error flags and transmitter control bits for selecting auto-turnaround and loopback mode. The TSR is shown in Figure 6-4.



- BE** Buffer Empty. This bit is set when the word in the transmit buffer is transferred to the transmit shift register. This bit is cleared when the transmit buffer is reloaded by writing to the USART data register (UDR).
 SET a) Transmit buffer contents transferred to transmit shift register
 CLEARED a) Transmit buffer written
- UE** Underrun Error. This bit is set when the word in the transmit shift register has been transmitted before a new word is loaded into the transmit buffer. This bit is cleared by reading the TSR or by disabling the transmitter. This bit does not need to be cleared before writing to the UDR.
 SET a) Transmit shift register contents transmitted before transmit buffer written
 CLEARED a) Transmitter status register read
 b) Transmitter disabled
- AT** Auto-Turnaround. When this bit is set, the receiver will be enabled automatically after the transmitter has been disabled and the last character being transmitted is completed. This bit is cleared at the end of the transmission.
 SET a) MPU writes a one
 CLEARED a) Transmitter disabled
- END** End of Transmission. When the transmitter is disabled while a character is being transmitted, the END will be set after the character transmission is complete. If no word is being transmitted when the transmitter is disabled, the END bit will be set immediately. The END bit is cleared by reenabling the transmitter.
 SET a) Transmitter disabled
 CLEARED a) Transmitter enabled
- B** Break. This bit has no function in the synchronous character format. In the asynchronous character format, when this bit is set to a one, a break will be transmitted upon the completion of the transmission of any word in the transmit shift register. A break consists of an all zero data word with no stop bit. When this bit is cleared by software, the break indication will cease and normal transmission will resume. Note that when B is set, BE cannot be set.
 SET a) MPU writes a one
 CLEARED a) MPU writes a zero
- H, L** High and Low. These control bits configure the transmitter output (SO) when the transmitter is disabled. These bits also force the transmitter output after the transmitter is enabled until END is cleared.
- | <u>H</u> | <u>L</u> | <u>Output State</u> |
|----------|----------|---------------------|
| 0 | 0 | High Impedance |
| 0 | 1 | Low |
| 1 | 0 | High |
| 1 | 1 | Loopback Mode |
- Loopback mode internally connects the transmitter output to the receiver input and the transmitter clock to the receiver clock internally. The receiver clock (RC) and the serial input (SI) are not used. When the transmitter is disabled, SO is forced high.
 SET a) MPU writes a one
 CLEARED a) MPU writes a zero
- TE** Transmitter Enable. When this bit is cleared, the transmitter is disabled. The UE bit will be cleared and the END bit will be set. When this bit is set, the transmitter is enabled. The transmitter output will be driven according to the H and L bits until transmission begins. A one bit will be transmitted before the transmission of the word in the transmit shift register is begun.
 SET a) MPU writes a one
 CLEARED a) MPU writes a zero
 b) Reset

Figure 6-4. Transmitter Status Register (TSR)

6.4 DMA OPERATION

USART error conditions are only valid for each character boundary. When the USART performs block data transfers by using the DMA handshake lines \overline{RR} (receiver ready) and \overline{TR} (transmitter ready), errors must be saved and checked at the end of a block. This is accomplished by enabling the error channel for the receiver or transmitter and by masking interrupts for this channel. Once the transfer is complete, interrupt pending register A is read. Any pending receiver or transmitter error indicates an error in the data transfer.

SECTION 7 ELECTRICAL CHARACTERISTICS

This section contains the electrical specifications and associated timing information for the TS68901 multi-function peripheral.

7.1 MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 to 7.0	V
Input Voltage	V _{in}	-0.3 to 7.0	V
Operating Temperature Range	T _A	0 to 70	°C
Storage Temperature	T _{stg}	-65 to 150	°C
Power Dissipation	P _D	1.5	W

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{CC} or GND).

7.2 THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Rating
Thermal Resistance Ceramic Plastic	θ_{JA}	40 TBD	°C/W

7.3 POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_J = T_A + (P_D \circ \theta_{JA}) \quad (1)$$

Where:

T_A = Ambient Temperature, °C

θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W

P_D = P_{INT} + P_{I/O}

P_{INT} = I_{CC} × V_{CC}, Watts – Chip Internal Power

P_{I/O} = Power Dissipation on Input and Output Pins – User Determined

For most applications P_{I/O} < P_{INT} and can be neglected.

An approximate relationship between P_D and T_J (if P_{I/O} is neglected) is:

$$P_D = K + (T_J + 273^\circ\text{C}) \quad (2)$$

Solving equations 1 and 2 for K gives:

$$K = P_D \circ (T_A + 273^\circ\text{C}) + \theta_{JA} P_D^2 \quad (3)$$

Where:

K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A. Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A.

7.4 DC ELECTRICAL CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = -5\text{ V} \pm 5\%$, unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Input High Voltage	V_{IH}	2.0	$V_{CC} + 0.3$	V
Input Low Voltage	V_{IL}	-0.3	0.8	V
Output High Voltage, Except \overline{DTACK} ($I_{OH} = -120\ \mu\text{A}$)	V_{OH}	2.4	-	V
Output Low Voltage, Except \overline{DTACK} ($I_{OL} = 2.0\ \text{mA}$)	V_{OL}	-	0.5	V
Power Supply Current (Outputs Open)	I_{LL}	-	180	mA
Input Leakage Current ($V_{in} = 0$ to V_{CC})	I_{LI}	-	± 10	μA
Hi-Z Output Leakage Current in Float ($V_{out} = 2.4$ to V_{CC})	I_{LOH}	-	10	μA
Hi-Z Output Leakage Current in Float ($V_{out} = 0.5\ \text{V}$)	I_{LOL}	-	-10	μA
\overline{DTACK} Output Source Current ($V_{out} = 2.4\ \text{V}$)	I_{OH}	-	-400	μA
\overline{DTACK} Output Sink Current ($V_{out} = 0.5\ \text{V}$)	I_{OL}	-	5.3	mA

7.5 CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1\ \text{MHz}$, unmeasured pins returned to ground)

Characteristic	Symbol	Min	Max	Unit
Input Capacitance	C_{in}	-	10	pF
Hi Z Output Capacitance	C_{out}	-	10	pF




Figure 7-1. \overline{IRQ} Test Load





Figure 7-2. Typical Test Load

7.6 CLOCK TIMING

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation	f	1.0	4.0	MHz
Cycle Time	t _{cyc}	250	1000	ns
Clock Pulse Width	t _{CL} , t _{CH}	110	250	ns
Rise and Fall Times	t _{Cr} , t _{Cf}	—	15	ns



Crystal Parameters

Parallel resonance fundamental mode AT cut
 $R_S \leq 150 \Omega$ (f = 2.8 – 4.0 MHz)
 $R_S \leq 300 \Omega$ (f = 2.0 – 2.7 MHz)
 $C_L = 18 \text{ pF}$, $C_M = 0.02 \text{ pF}$, $C_R = 5 \text{ pF}$, $L_M = 96 \text{ MHz}$
 f (typical) = 2.4576 MHz

Figure 7-3. MFP External Oscillator Components

7.7 AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ Vdc} \pm 5\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ unless otherwise noted; See Figures 7-4 through 7-7)

Num	Characteristic	Min	Max	Unit
1	\overline{CS} , \overline{DS} width High	50	—	ns
2	R/W Address Valid to Falling \overline{CS} Setup Time	0	—	ns
3	Data Valid Prior to Rising \overline{DS} Setup Time	280	—	ns
4(1)	\overline{CS} , \overline{IACK} Valid to Falling Clock Setup Time	50	—	ns
5	Clock Low to \overline{DTACK} Low	—	220	ns
6	\overline{CS} , \overline{IACK} or \overline{DS} High to \overline{DTACK} High	—	60	ns
7	\overline{CS} , \overline{IACK} or \overline{DS} High to \overline{DTACK} High Impedance	—	100	ns
8	\overline{CS} , \overline{IACK} or \overline{DS} High to Data Invalid Hold Time	0	—	ns
9	\overline{CS} , \overline{IACK} or \overline{DS} High to Data High Impedance	—	50	ns
10	\overline{CS} or \overline{DS} High to R/W Address Invalid Hold Time	0	—	ns
11	Data Valid from \overline{CS} Low	—	310	ns
12	Read Data Valid to \overline{DTACK} Low Setup Time	50	—	ns
13	\overline{DTACK} Low to \overline{DS} , \overline{IACK} or \overline{CS} High Hold Time	0	—	ns
14(2)	\overline{IEI} Low to Clock Falling Setup Time	50	—	ns
15(3)	\overline{IEO} Valid from Clock Low Delay Time	—	220	ns
16	Data Valid from Clock Low Delay Time	—	300	ns
17	\overline{IEO} Invalid from \overline{IACK} Delay Time	—	150	ns
18(2)	\overline{DTACK} Low from Clock High Delay Time	—	220	ns
19(3)	\overline{IEO} Valid from \overline{IEI} Low Delay Time	—	140	ns
20	Data Valid from \overline{IEI} Low Delay Time	—	220	ns
21	Clock Cycle Time	250	1000	ns
22	Clock Width Low	110	—	ns
23	Clock Width High	110	—	ns
24(4)	\overline{CS} , \overline{IACK} inactive to Rising Clock Setup Time	100	—	ns
25	I/O Minimum Active Pulse Width	100	—	ns
26	\overline{IACK} Width High	150	—	ns
27	I/O Data Valid from Rising \overline{CS} or \overline{DS}	—	500	ns
28	Receiver Ready Delay from Rising RC	—	600	ns
29	Transmitter Ready Delay from Rising TC	—	600	ns
30	Timer Output Low from Rising Edge of \overline{CS} or \overline{DS} (A and B) (Reset Output Time)	—	500	ns
31	Output Time Valid from Internal Timeout	—	$2 t_{CLK} + 300$	ns
32	Timer Clock Low Time	110	—	ns
33	Timer Clock High Time	110	—	ns
34	Timer Clock Cycle Time	250	1000	ns
35	\overline{RESET} Low Time	2	—	μs
36	Delay to Falling \overline{IRQ} from External Interrupt Active Transition	—	380	ns
37	Transmitter Internal Interrupt Delay from Rising or Falling Edge of TC	550	—	ns
38	Receiver Buffer Full Interrupt Transition Delay Time from Rising Edge of RC	800	—	ns
39	Receiver Error Interrupt Transition Delay Time from Falling Edge of RC	800	—	ns
40	Serial Input Setup Time from Rising Edge of RC (Divide-by-One Only)	80	—	ns
41	Data Hold Time from Rising Edge of RC (Divide-by-One Only)	350	—	ns
42	Serial Output Data Valid from Falling Edge of TC (Divide-by-One-Only)	—	440	ns
43	Transmitter Clock Low Time	500	—	ns

NOTES :

1. If the setup time is not met, \overline{CS} or \overline{IACK} will not be recognized until the next falling clock.
2. \overline{DTACK} will go low at (A) for 50 ns min. Otherwise \overline{DTACK} goes low at (B) (see figure 7-7).
3. \overline{IEO} goes low only when no \overline{IACK} is sent. In this case \overline{DTACK} and the data bus remain in the high impedance state.
4. If this setup time is met (for consecutive cycles), the minimum hold-off time of one clock cycle will be obtained. If not met, the hold-off time will be two clock cycles.

7.7 AC ELECTRICAL CHARACTERISTICS (Continued)

($V_{CC} = 5.0 \text{ Vdc} \pm 5\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, unless otherwise noted; See Figures 7-4 through 7-7)

Num	Characteristic	Min	Max	Unit
44	Transmitter Clock High Time	500	—	ns
45	Transmitter Clock Cycle Time	1.05	∞	μs
46	Receiver Clock Low Time	500	—	ns
47	Receiver Clock High Time	500	—	ns
48	Receiver Clock Cycle Time	1.05	∞	μs
49	\overline{CS} , \overline{ACK} , \overline{DS} Width Low	—	80	t_{CLK}
50	Serial Output Data Valid from Falling Edge of TC (Divided-by 16)	—	490	ns

NOTE : Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage of 2.0 volts.

7.7.1 AC ELECTRICAL CHARACTERISTICS - READ CYCLES

(V_{CC} = 5.0 Vdc ± 5 %, V_{SS} = 0 Vdc, T_A = 0°C to + 70°C unless otherwise noted)

Num	Characteristic	Min	Max	Unit
1	\overline{CS} , \overline{DS} width High	50	—	ns
2	R/ \overline{W} Address Valid to Falling \overline{CS} Setup Time	0	—	ns
4(1)	\overline{CS} , \overline{IACK} Valid to Falling Clock Setup Time	50	—	ns
5	Clock Low to \overline{DTACK} Low	—	220	ns
6	\overline{CS} , \overline{IACK} or \overline{DS} High to \overline{DTACK} High	—	60	ns
7	\overline{CS} , \overline{IACK} or \overline{DS} High to \overline{DTACK} High Impedance	—	100	ns
8	\overline{CS} , \overline{IACK} or \overline{DS} High to Data Invalid Hold Time	0	—	ns
9	\overline{CS} , \overline{IACK} or \overline{DS} High to Data High Impedance	—	50	ns
10	\overline{CS} or \overline{DS} High to R/ \overline{W} Address Invalid Hold Time	0	—	ns
11	Data Valid from \overline{CS} Low	—	310	ns
12	Read Data Valid to \overline{DTACK} Low Setup Time	50	—	ns
13	\overline{DTACK} Low to \overline{DS} , \overline{IACK} or \overline{CS} High Hold Time	0	—	ns
24(2)	\overline{CS} , \overline{IACK} Inactive to Rising Clock Setup Time	100	—	ns

NOTES :

1. If the setup time is not met, \overline{CS} or \overline{IACK} will not be recognized until the next falling clock.
2. If this setup time is met (for consecutive cycles), the minimum hold-off time of one clock cycle will be obtained. If not met, the hold-off time will be two clock cycles.




Figure 7-4. Read Cycle Timing

7.7.2 AC ELECTRICAL CHARACTERISTICS - WRITE CYCLES

($V_{CC} = 5.0 \text{ Vdc} \pm 5\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ unless otherwise noted)

Num	Characteristic	Min	Max	Unit
1	\overline{CS} , \overline{DS} width High	50	—	ns
2	R/ \overline{W} Address Valid to Falling \overline{CS} Setup Time	0	—	ns
3	Data Valid Prior to Rising \overline{DS} Setup Time	280	—	ns
4(1)	\overline{CS} , \overline{IACK} Valid to Falling Clock Setup Time	50	—	ns
5	Clock Low to \overline{DTACK} Low	—	220	ns
6	\overline{CS} , \overline{IACK} or \overline{DS} High to \overline{DTACK} High	—	60	ns
7	\overline{CS} , \overline{IACK} or \overline{DS} High to \overline{DTACK} High Impedance	—	100	ns
8	\overline{CS} , \overline{IACK} or \overline{DS} High to Data Invalid Hold Time	0	—	ns
9	\overline{CS} , \overline{IACK} or \overline{DS} High to Data High Impedance	—	50	ns
10	\overline{CS} or \overline{DS} High to R/ \overline{W} Address Invalid Hold Time	0	—	ns
13	\overline{DTACK} Low to \overline{DS} , \overline{IACK} or \overline{CS} High Hold Time	0	—	ns
24(2)	\overline{CS} , \overline{IACK} inactive to Rising Clock Setup Time	100	—	ns

NOTES :

1. If the setup time is not met, \overline{CS} or \overline{IACK} will not be recognized until the next falling clock.
2. If this setup time is met (for consecutive cycles), the minimum hold-off time of one clock cycle will be obtained. If not met, the hold-off time will be two clock cycles.




Figure 7-5. Write Cycle Timing

7.7.3 AC ELECTRICAL CHARACTERISTICS - INTERRUPT ACKNOWLEDGE CYCLES


($V_{CC} = 5.0 \text{ Vdc} \pm 5\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ unless otherwise noted)

See Figures 7-6 and 7-7.

Num	Characteristic	Min	Max	Unit
4(1)	\overline{CS} , \overline{IACK} Valid to Falling Clock Setup Time	50	—	ns
6	\overline{CS} , \overline{IACK} or \overline{DS} High to \overline{DTACK} High	—	60	ns
7	\overline{CS} , \overline{IACK} or \overline{DS} High to \overline{DTACK} High Impedance	—	100	ns
8	\overline{CS} , \overline{IACK} or \overline{DS} High to Data Invalid Hold Time	0	—	ns
9	\overline{CS} , \overline{IACK} or \overline{DS} High to Data High Impedance	—	50	ns
13	\overline{DTACK} Low to \overline{DS} , \overline{IACK} or \overline{CS} High Hold Time	0	—	ns
14(2)	\overline{IEI} Low to Clock Falling Setup Time	50	—	ns
15(3)	\overline{IEO} Valid from Clock Low Delay Time	—	220	ns
16	Data Valid from Clock Low Delay Time	—	300	ns
17	\overline{IEO} Invalid from \overline{IACK} Delay Time	—	150	ns
18(2)	\overline{DTACK} Low from Clock High Delay Time	—	220	ns
19(3)	\overline{IEO} Valid from \overline{IEI} Low Delay Time	—	140	ns
20	Data Valid from \overline{IEI} Low Delay Time	—	220	ns
21	Clock Cycle Time	250	1000	ns
22	Clock Width Low	110	—	ns
23	Clock Width High	110	—	ns
24(4)	\overline{CS} , \overline{IACK} inactive to Rising Clock Setup Time	100	—	ns
26	\overline{IACK} Width High	150	—	ns


NOTES :

1. If the setup time is not met, \overline{CS} or \overline{IACK} will not be recognized until the next falling clock.
2. \overline{DTACK} will go low at (A) for 50 ns min. Otherwise \overline{DTACK} goes low at (B) (see figure 7-7).
3. \overline{IEO} goes low only when no \overline{IACK} is sent. In this case \overline{DTACK} and the data bus remain in the high impedance state.
4. If this setup time is met (for consecutive cycles), the minimum hold-off time of one clock cycle will be obtained. If not met, the hold-off time will be two clock cycles.



NOTE 1. \overline{IEO} only goes low if no acknowledgeable interrupt is pending. If \overline{IEO} goes low, \overline{DTACK} and the data bus remain in the high-impedance state.

Figure 7-6. Interrupt Acknowledge Cycle (\overline{IEI} Low)



NOTES: 1. \overline{IEO} only goes low if no acknowledgeable interrupt is pending. If \overline{IEO} goes low, \overline{DTACK} and the data bus remain in the high-impedance state.
2. \overline{DTACK} will go low at (A) if specification number 14 is met. Otherwise, \overline{DTACK} will go low at (B).

Figure 7-7. Interrupt Acknowledge Cycle (\overline{IEI} High)

7.8 TIMER AC CHARACTERISTICS

Definitions:

Error = Indicated time value – actual time value

$t_{psc} = t_{CLK} \times \text{Prescale Value}$

Internal Timer Mode:

Single Interval Error (Free Running) (See Note 2)	± 100 ns
Cumulative Internal Error	0
Error Between Two Timer Reads	± ($t_{psc} - 4 t_{CLK}$)
Start Timer to Stop Timer Error	2 $t_{CLK} + 100$ ns to – ($t_{psc} + 6 t_{CLK} + 100$ ns)
Start Timer to Read Timer Error	0 to – ($t_{psc} + 6 t_{CLK} + 400$ ns)
Start Timer to Interrupt Request Error (See Note 3)	– 2 t_{CLK} to – (4 $t_{CLK} + 800$ ns)

Pulse Width Measurement Mode:

Measurement Accuracy (See Note 1)	2 t_{CLK} to – ($t_{psc} + 4 t_{CLK}$)
Minimum Pulse Width	4 t_{CLK}

Event Counter Mode:

Minimum Active Time of TAI and TBI	4 t_{CLK}
Minimum Inactive Time of TAI and TBI	4 t_{CLK}


NOTES:

1. Error may be cumulative if repetitively performed.
2. Error with respect to t_{out} or \overline{IRQ} if note 3 is true.
3. Assuming it is possible for the timer to make an interrupt request immediately.


SECTION 8 MECHANICAL DATA AND ORDERING INFORMATION

This section contains the pin assignments, package dimensions, and ordering information for the TS68901.


8.1 PIN ASSIGNMENTS



CASES




CB-229




P SUFFIX
PLASTIC PACKAGE

ALSO AVAILABLE
C SUFFIX
CERAMIC PACKAGE



CB-509



FN SUFFIX
PLCC

8.3. ORDERING INFORMATION

8.3.1. STANDARD VERSIONS

Package Type	Maximum Clock Frequency	Temperature Range	Part Number
Ceramic DIL C Suffix	4.0 MHz	0°C to + 70°C	TS68901CC
Plastic DIL P Suffix	4.0 MHz	0°C to + 70°C	TS68901CP
PLCC FN Suffix	4.0 MHz	0°C to + 70°C	TS68901CFN

8.3.2. MILITARY AND HI-REL VERSIONS

Through its Military and Space division, THOMSON SEMICONDUCTEURS offers different types of high performance and HI-REL devices as indicated below :

HIGH PERFORMANCE PRODUCTS

These products are devices specified in military temperature range (**-55°C to + 125°C**). In order to guarantee a long term reliability, these devices are proposed only in hermetic packages such as **metal cans, Pin Grid Array, ceramic DIL, ceramic LCC or cerdip DIL packages.**

HI-REL PRODUCTS

In order to fit more closely to customer specific requirements, THOMSON SEMICONDUCTEURS is proposing different screening levels for its HI-REL ranges.

- D level** : "Standard" devices with additional burn-in processing, according to method 1015 of MIL-STD-883.
- G/B level** : Available only from THOMSON SEMICONDUCTEURS, this quality level, which refers to the MIL-STD-883, is a cost effective alternative for customers who want to buy HI-REL devices (low guaranteed AQL). The G/B level is in full accordance with the NFC96883 class G.
- B/B level** : Full accordance with the MIL-STD-883 Rev. C, class B (US) and with the NFC96883 class B (French).
- S level** : "Space" screening level in accordance with the ESA/SCC 9000 class C or B.

Details on screening procedures for these levels of selection are available on request (please contact our sales representatives).

Package Type	Maximum Clock Frequency	Temperature Range	Part Number
Ceramic DIL C Suffix	4.0 MHz	-40°C to+ 85°C	TS68901VC
	4.0 MHz	-55°C to+ 125°C	TS68901MC
	4.0 MHz	-40°C to+ 85°C	TS68901VCG/B
	4.0 MHz	-40°C to+ 85°C	TS68901VCB/B
	4.0 MHz	-55°C to+ 125°C	TS68901MCG/B
	4.0 MHz	-55°C to+ 125°C	TS68901MCB/B

NOTES

This is advance information and specifications are subject to change without notice.
Please inquire with our sales offices about the availability of the different packages.

Printed in France



elektronik mainz

ELTEC 68K - SYSTEM

WRAP-1/68K Documentation

UPDATE PACKAGE

from Revision C, Nov. 85, to Revision 4 A, Nov. 85

ELTEC Elektronik Mainz

ELTEC-68K-SYSTEM

Hardware Manual
WRAP-1/68K
Rev. 4 A 11/86

Rev.	Changes	Date
1A	Fixed	
2A	Table 1 corrected	10.85 RM
3A	New text-system; no changes	14.11.85 RM
4A	New Edition	12.11.86 RM

Parts List WRAP-1/68K

Item No.	Description	Notes
U 1	MK 68901	
U 2	AM 25 LS(S;F) 2521;74 LS 688(S,F)	
U 3	AM 25 LS(S;F) 2521;74 LS 688(S,F)	
U 4	AM 25 LS(S;F) 2521;74 LS 688(S,F)	
U 5	74 LS (S;F) 74	
U 6	74 LS (S;F) 74	
U 7	74 LS (S;F) 241	
U 8	74 LS (S;F) 138	
U 9	74 LS (S;F) 244	
U10	74 LS	
U11	74 LS (S;F) 244	
U12	74 LS (S;F) 393	
U13	74 LS 645-1	
U14	74 LS 645-1	
U15	74 LS 645-1	not inserted
U16	74 LS 645-1	
U17		not used
U18	74 LS (S;F) 164	not inserted
U19		not used
U20	74 LS (S;F) 138	
U21	PAL 16 L 8 WRAP X017B	
U22	PAL 16 C 1 WRAP X021A	
U23	74 LS 641-1	
R 1	KS 2K7	
R 2	KS 3K9	
R 3	KS 2K7	
R 4	KS 3K9	
R 5	KS 2K7	
RN 1	Network 8 x 3K3	
RN 2	Network 8 x 3K3	
RN 3	Network 4 x 3K3	
RN 4	Network 8 x 1K	

Parts List WRAP-1/68K

Item No.	Description	Notes
C 1	33 uF / 10 V (or 16 V); or 22 uF / 10 V (or 16 V)	
C 2	4,7 uF / 35 V (or 16 V); or 10 uF / 35 V (or 16 V)	
C 3	4,7 uF / 35 V (or 16 V); or 10 uF / 35 V (or 16 V)	
C 4	33 uF / 10 V (or 16 V); or 22 uF / 10 V (or 16 V)	
C 7 to C14	47 nF / 50 V	
C16 to C20	47 nF / 50 V	
C21	47 nF / 50 V	not inserted
J 1	1 x 3 Pin	
J 2	1 x 3 Pin	
J 3	2 x 7 Pin	
J 4	2 x 7 Pin	
B	2 x 7 Pin	
S 1	Hex-Switch	
S 2	"	
S 3	"	
S 4	"	
S 5	"	
P 1	96 Pin Connector	
P 2	96 Pin Connector	

ELTEC Elektronik Mainz

ELTEC-68K-SYSTEM


Hardware Manual
WRAP-1/68K
Rev. 4 A 11/86

Parts List WRAP-1/68K

Item No.	Description	Notes
D 1	diode DVS 305	

Sockets:
U1 ; U21 ; U22


PC-Board WRAP-1.2/68K



© VERS. 1.2 · 7.8.86 *Tolz*

Pos	St-Z	Benennung	Werkstoff	DIN - Nr	Zeichnungs - Nr
b	Vers. 1.2	5.8.86 <i>Tolz</i>	Werkstoff / Geratetype	PAGE 1 of 5	ELTEC
a			WRAP - 1. /68K		
Zust	Anderung	DatumName			Zchnng. - Nr 68K/E/ 3942
Maßstab	Datum	Name	Benennung:		
/	17.12.84	<i>Tolz</i>	WIRING DIAGRAM 1		Ersatz für


Ertergabe und Ver-
eifältigung nur mit
-serer Genehmigung



Weitergabe und Ver-
 eifaltung nur mit
 iger Genehmigung

© VERS. 1.2		7.8.86 <i>44</i>				
Pos	St.-Z.	Benennung		Werkstoff	DIN - Nr.	Zeichnungs - Nr.
b	Vers. 1.2	58.86	<i>44</i>	Werkstoff / Geratetype	PAGE 2 of 5	
a	1 - 32 D.-BUS	26.289	<i>44</i>	WRAP - 1. / 68K		ELTEC
Zust.	Änderung	Datum		Name		
✓		17.12.84	<i>44</i>	Benennung		Zchnng.-Nr.
				WIRING DIAGRAM 2		68K / E / 3942
						Ersatz für

ADDRESS-BUS AND CONTROL - BUS




© VERS. 1.2 7.8.86

Pos	St-Z	Benennung	Werkstoff	DIN - Nr.	Zeichnungs - Nr.
b	Vers. 1.2	5.8.86	Werkstoff / Geratetype PAGE 3 of 5		
a					
Zust	Anderung	Datum/Name	WRAP -1. /68K		
Maßstab	Datum	Name	Benennung		
/	17. 12. 84	Yoh	WIRING DIAGRAM 3		
				Zchng - Nr.	68K /E/ 3942
				Ersatz für	

ELTEC


weitergabe und Ver-
eifertigung nur mit
unserer Genehmigung

1,3 ADDRESS - BUS AND CONTROL - BUS



Weitergabe und Ver-
 teilung nur mit
 unserer Genehmigung

© VERS. 1.2		7.8.86		Werkstoff / Geratetype		DIN-Nr.		Zeichnungs-Nr.	
Pos	St.-Z.	Benennung		Werkstoff / Geratetype		DIN-Nr.		Zeichnungs-Nr.	
b	Vers. 4.2	5.8.86	Yol	PAGE 4 of 5				ELTEC	
a				WRAP - 1. / 68K					
Zust	Anderung	Datum/Name		Benennung:		Zchg - Nr.		68K/E/ 3942	
∕	17.12.84	Yol		WIRING DIAGRAM 4		Ersatz für			



Übergabe und Ver-
 -fälligkeit nur mit
 -serer Genehmigung

Pos.	St.-Z.	Benennung	Werkstoff	DIN - Nr.	Zeichnungs - Nr.
			Werkstoff / Geratetype PAGE 5 of 5		
			WRAP - 1. /68K		ELTEC
Maßstab	Datum	Name	Benennung:	Zchnng. - Nr.:	
/:	18.12.84	<i>lols</i>	WIRING DIAGRAM 5	68K/E/3942	
				Ersatz für	

```

Title      WRAP01
Pattern    NR.  0
Revision   B
Author     Rainer Meth
Company    ELTEC Elektronik Mainz
Date       29.08.86

```

```

;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
;
; STATUS : final
;
; Description:  DataBuffer, IACK-Handling
;               Buss-Error-Handling on WRAP-Board
;
;
; Restriction:
;
; Notes:  BERR      CARDBASE was included in equation
;
;
;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

```

```
CHIP      WRAP01      PAL16L8
```

```

/CARDBASE /DS0 /IACKIN IIND /ILM /ICHECK /DS1 /LWORD /IACK GND
A1 /IOEN /IACKOUT /IIN /DEUFEN0 /DEUFEN1 /DEUFENH /ILACK /BERR VCC

```

EQUATIONS

```

IOEN = /CARDBASE
      + /DS0 X /DS1
      + /DS0 X /DS1 X /LWORD

IACKOUT = /ILM X IACKIN X IIND X /ICHECK

IIN = /IACK

DEUFEN0 = CARDBASE X DS0
          + ILM X IACKIN X IIND X DS0
          + CARDBASE X LWORD X DS0 X DS1

DEUFEN1 = CARDBASE X DS1
          + CARDBASE X LWORD X DS0 X DS1

DEUFENH = CARDBASE X /A1 X DS0 X DS1 X LWORD

ILACK = ILM X IACKIN X IIND

BERR = LWORD X /DS0 X DS1 X A1 X CARDBASE
       + LWORD X DS0 X /DS1 X A1 X CARDBASE

```

Title WRAP02
Pattern NR. 0
Revision A
Author Rainer Meth
Company ELTEC Elektronik Mainz
Date 29.08.86

```
;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX  
; STATUS : final  
; Description : DTACK-Generation on WRAP-Board  
; Restriction:  
; Notes:  
;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
```

CHIP WRAP02 PAL16C1

DTACKMFC CSMFC DTACK1 CS1 DTACK2 CS2 DTACK3 CS3 DTACK4 GND
CS4 DTACK5 CS5 DTACK6 DTACK NC CS6 DTACK7 CS7 VCC

EQUATIONS

/DTACK = /DTACKMFC
+ DTACK1 X /CS1
+ DTACK2 X /CS2
+ DTACK3 X /CS3
+ DTACK4 X /CS4
+ DTACK5 X /CS5
+ DTACK6 X /CS6
+ DTACK7 X /CS7