CS02/H1

COMMUNICATIONS SUBSYSTEM

TECHNICAL MANUAL

(DH11/DM11 OR DHV11 COMPATIBLE)



3545 Harbor Boulevard Costa Mesa, California 92626 (714) 662-5600 TWX 910-595-2521

WARNING

This equipment generates, uses and can radiate radio frequency energy, and if not installed and used in accordance with the technical manual, may cause interference to radio communications. It has been tested and found to comply with the limits for a Class A computing device pursuant to Subpart J of Part 15 of Federal Communications Commission (FCC) Rules, which are designed to provide reasonable protection against such interference when operating in a commercial environment. Operation of this equipment in a residential area is likely to cause interference in which case the user at his own expense will be required to take whatever measures may be required to correct the interference.

Copyright (C) 1984 Emulex Corporation

The information in this manual is for information purposes and is subject to change without notice.

Emulex Corporation assumes no responsibility for any errors which may appear in the manual.

Printed in U.S.A.

TABLE OF CONTENTS

Section	ection Title Pa				
ONE GE	NERAL DESCRIPTION				
1.1	INTRODUCTION	1-1			
1.1.1	RELATED DOCUMENTATION	1-2			
1.2	SUBSYSTEM OVERVIEW	1-2			
1.3	PHYSICAL ORGANIZATION OVERVIEW	1-3			
1.3.1	CC02 CONTROLLER MODULE	1-3			
1.3.2	LSI-11 DISTRIBUTION PANELS	1-3			
1.3.3	CP24 DISTRIBUTION PANEL	1-3			
1.3.4	CP24/B DISTRIBUTION PANEL	1-5			
1.4	SUBSYSTEM MODELS AND OPTIONS	1-5			
1.4.1	DISTRIBUTION PANELS	1-5			
1.4.2	CBALES FOR THE CS02/H SUBSYSTEM	1-7			
1.5	FEATURES	1-8			
1.5.1	MICROPROCESSOR DESIGN	1-8			
1.5.2	FCC COMPLIANCE	1-8			
1.5.3	SELF-TEST	1-8			
1.5.4	PROGRAMMABLE CHANNEL PARAMETERS	1-8			
1.5.5	DMA ON TRANSMIT	1-9			
1.6	COMPATIBILITY	1-9			
1.6.1	DIAGNOSTICS	1-9			
1.6.2	OPERATING SYSTEMS	1-9			
1.6.3	HARDWARE	1-9			
1.6.4	DISTRIBUTION PANEL CONNECTORS	1-9			
1.6.5	MODEM CONTROLS SUPPORTED	1-10			
TWO SU	BSYSTEM SPECIFICATIONS				
2.1	OVERVIEW	2-1			
2.2	GENERAL SPECIFICATIONS	2-1			
2.3	PHYSICAL SPECIFICATION	2-3			
2.4	ENVIRONMENTAL SPECIFICATIONS	2-4			
THREE	APPLICATION AND CONFIGURATION				
	OVERVIEW	3-1			
3.1.1	Q-BUS ADDRESS CONVENTION	3-1			
3.1.2	CONFIGURATION DEFINED	3-1 3-2			
3.2	CONFIGURATIONS	3-2 3-2			
3.2.1	DISTRIBUTION PANELS	3-2 3-3			
3.2.1.1		3-3 3-3			
3.2.1.2 3.2.1.3		3-3 3-3			
3.2.1.4		3-4			
3.3	APPLICATION EXAMPLES	3-4			
3.4	Q-BUS ADDRESSES AND VECTORS	3-4			
3.4.1	DETERMINING THE BUS ADDRESS FOR USE WITH	3-7			
3.4.1	AUTOCONFIGURE	J- 1			
3.4.2	DETERMINING THE VECTOR ADDRESS FOR USE WITH	3-9			
	AUTOCONFIGURE				
3.4.3	DH11 SYSTEM CONFIGURATION EXAMPLE	3-12			
3.4.4	DHV11 SYSTEM CONFIGURATON EXAMPLE	3-13			

TABLE OF CONTENTS (continued)

Section	Title	Page
POUR IN	ISTALLATION	
FOUR IN 4.1.1 4.1.2 4.1.3 4.2.2 4.3.3.1 4.3.3.2 4.3.3.1 4.3.3.2 4.3.4.1 4.3.4.2 4.3.4.3 4.3.5.1 4.3.5.2 4.3.5.3 4.3.5.4 4.3.5.5 4.3.5.5 4.3.5.5 4.3.5.5 4.3.5 5.5	OVERVIEW SUBSYSTEM CONFIGURATIONS DIP SWITCH TYPES Q-BUS ADDRESS CONVENTION INSPECTION CC02 CONTROLLER MODULE INSPECTION CP22, CP24 AND CP24/B DISTRIBUTION PANELS INSPECTION CC02 CONTROLLER MODULE SETUP DIP HEADER CONFIGURATION EMULATION SELECTION CC02 DEVICE ADDRESS SELECTION DH11/DM11 Device Register Addresses DHV11 Device Register Addresses CC02 INTERRUPT VECTOR ADDRESSES DHV11 Vector Addresses DHV11 Vector Addresses DM11 Vector OPTIONS CC02 Run/Halt/Reset Switch CC02 Internal Test Select CC02 Tie CTS To DTR DH11 Baud Rate Option DH11 Expanded Silo	4-12 4-2 4-2 4-3 4-3 4-3 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1 4-1
4.3.5.6 4.3.5.8 4.3.5.1 4.3.5.1 4.3.5.1 4.3.5.1 4.5.1 4.5.2 4.5.3 4.6 4.7.1 4.7.2 4.7.3	CC02 Force Two Stop Bits DH11 22-Bit Addressing Mode Monitor Q-Bus DC Power OK Signal DH11 Clear To Send Flow Control DHV11 Level Flow Control Option DHV11 High Performance Throughput Option DHV11 38400 Baud Operation DISTRIBUTION PANEL SETUP INSTALLATION OF THE CC02 IN AN LSI-11 SYSTEM PREPARATION CONTROLLER INSTALLATION DISTRIBUTION PANEL INSTALLATION AND CABLING INSTALLATION OF THE CC02 IN A MICRO/PDP-11 OR MICROVAX SUBSYSTEM POWER-UP AND VERIFICATION CC02 CONTROLLER MODULE VERIFICATION PANEL VERIFICATION DIAGNOSTICS	4-16 4-16 4-17 4-18 4-19 4-19 4-20 4-20 4-20 4-21 4-21 4-22 4-23 4-23
FIVE O	PERATOR SWITCHES AND INDICATORS	
5.1 5.2 5.2.1 5.2.2 5.3	OVERVIEW CC02 CONTROLLER MODULE SWITCHES AND DISPLAYS SWITCHES DISPLAYS DISTRIBUTION PANEL SWITCHES AND DISPLAYS	5-1 5-1 5-1 5-2

GENERAL WARRANTY

National Semiconductor Memory Systems warrants that the products covered hereby shall be free from defects in workmanship and materials, and shall conform to National's published specifications or other specifications accepted in writing by National for a period of five (5) years, except the BLC product line, which is one (1) year, from the date of National's shipment. The foregoing warranty does not apply to any products which have been subject to misuse (including static discharge), neglect, accident, or modification, or which have been soldered or altered during assembly and are not capable of being tested by National under its normal test conditions. National's sole obligation to Buyer hereunder for products failing to meet the aforesaid warranty shall be, at National's discretion, to replace the nonconforming product or issue Buyer credit for the purchase price of the nonconforming product where within the warranty period: 1) National has received written notice of any nonconformity, and 2) After National's written authorization to do so, Buyer has returned the nonconforming product to National, freight prepaid, and 3) National has determined that the product is nonconforming and that such nonconformity is not a result of improper installation, repair or other misuse by Buyer. Any replacement product shall carry only the unexpired term of the warranty which was applicable to the replaced product.

No National product may be used in a life support application.

THE FOREGOING WARRANTY AND REMEDIES ARE EXCLUSIVE AND ARE MADE EXPRESSLY IN LIEU OF ALL OTHER WARRANTIES EXPRESSED OR IMPLIED, EITHER IN FACT OR BY OPERATION OF LAW, STATUTORY OR OTHERWISE, INCLUDING WARRANTIES OF MERCHANTABILITY AND FITNESS FOR USE. NATIONAL NEITHER ASSUMES NOR AUTHORIZES ANY OTHER PERSON TO ASSUME FOR IT ANY OTHER LIABILITY IN CONNECTION WITH THE SALE, INSTALLATION OR USE OF ITS PRODUCTS, AND NATIONAL MAKES NO WARRANTY WHATSOEVER FOR PRODUCTS NOT MANUFACTURED BY NATIONAL. NATIONAL SHALL NOT BE LIABLE FOR DAMAGES DUE TO DELAYS IN DELIVERIES OR USE AND SHALL IN NO EVENT BE LIABLE FOR INCIDENTAL OR CONSEQUENTIAL DAMAGES OF ANY KIND, WHETHER ARISING FROM CONTRACT, TORT, OR NEGLIGENCE, INCLUDING BUT NOT LIMITED TO, LOSS OF PROFITS, LOSS OF GOODWILL, OVERHEAD OR OTHER LIKE DAMAGES.

All other National Semiconductor Standard Terms and Conditions of Sale apply.

		•	
			٨

ENULEX CORPORATION DOCUMENTATION SHIPPING KIT LIST

CS02/H1 COMMUNICATIONS CONTROLLER

The following documents make up the documentation package for the CS02/Hl Communications Controller:

Qty	Part Number	Revision Level	Description
1	CS0251001	J	CS02/Hl Technical Manual

TABLE OF CONTENTS (continued)

Section	Title DUBLESHOOTING	Page
SIX TRO	Dubleshooting	·
6.1	OVERVIEW	6-1
6.1.1	SERVICE	
6.1.2		6-1
6.2	TEST CONNECTOR	6-2
	FAULT ISOLATION PROCEDURES	6-4
6.2.1	SELF-TEST FAILURE FAULT ISOLATION	6-4
6.3	POWER-UP SELF-TESTS	6-4
6.3.1	CC02 CONTROLLER MODULE SELF-TEST	6-4
6.4	CC02 OPERATOR-INITIATED SELF-DIAGNOSTICS	6-6
6.4.1	NORMAL RUN MODE	6-6
6.4.2	OVERRIDE MODE	6-7
6.4.3	CONTINUOUS EXTERNAL LOOPBACK MODE	6-7
6.4.4	SEARCH MODE	6-7
6.4.5	ECHO MODE	6-7
Seven :	DEVICE REGISTERS AND PROGRAMMING	
	OVEDVIEW OVEDVIEW	
7.1	OVERVIEW	7-1
7.2	DH11 REGISTERS	7-1
7.2.1	SYSTEM CONTROL REGISTER (SCR)	7-3
7.2.2	RECEIVED CHARACTER REGISTER (RCR)	7-5 7-6
7.2.3	LINE PARAMETER REGISTER (LPR)	7-3 7-7
7.2.4	CURRENT ADDRESS REGISTER (CAR)	7-10
7.2.5	BYTE COUNT REGISTER (BCR)	7-10
7.2.6	BUFFER ACTIVE REGISTER (BAR)	
7.2.7	BREAK CONTROL REGISTER (BRCR)	7-10
7.2.8	CITO CUITRUL REGISTER (BRCR)	7-11
7.2.0	SILO STATUS REGISTER (SSR)	7-12
7.3.1	DM11 (MODEM CONTROL) REGISTERS	7-13
7.3.1	CONTROL AND STATUS REGISTER (CSR)	7-13
	LINE STATUS REGISTER (LSR)	7-16
7.4	DHV11 REGISTERS	7-19
7.4.1	CONTROL STATUS REGISTER (CSR)	7-19
7.4.2	RECEIVER BUFFER (RBUF)	7-22
7.4.3	TRANSMIT CHARACTER BUFFER (TXCHAR)	7-23
7.4.4	LINE PARAMETER REGISTER (LPR)	7-24
7.4.5	LINE STATUS (STAT)	7-27
7.4.6	LINE CONTROL (LNCTRL)	7-29
7.4.7	TRANSMIT BUFFER ADDRESS 1 (TBUFFAD1)	7-32
7.4.8	TRANSMIT BUFFER ADDRESS 2 (TBUFFAD2)	7-33
7.4.9	TRANSMIT DMA BUFFER COUNTER (TBUFFCT)	7-34
7.5	DH11/DM11 GENERAL PROGRAMMING INFORMATION	7-35
7.5.1	INITIALIZE	7-35
7.5.2	INTERRUPTS	7-35
7.5.3	22-BIT ADDRESS PROGRAMMING PROCEDURE	7-36
7.5.4	RECEIVER OPERATION	7-37
7.5.4.1	Receiver Scanner	7-37
7.5.4.2	Silo Operation	7-37 7-37
7.5.4.3	Half-Duplex Operation	7-37 7-37
7.5.5	TRANSMITTER OPERATION	
7.5.5.1	DMA Transmission	7-38
7.5.5.2	Modem Control	7-38
1000004	Modem Control	7-38

TABLE OF CONTENTS (continued)

Section	Title	Page
7.6	DHV11 GENERAL PROGRAMMING INFORMATION	7-38
7.6.1	INITIALIZE	7-38
7.6.2	PROGRAMMABLE PARAMETERS	7-39
7.6.3	INTERRUPTS	7-40
7.6.4	DATA FLOW CONTROL	7-40
7.6.5	DIAGNOSTIC CODES	7-42
7.6.5.1	Self-Test Diagnostic Codes	7-42
7.6.5.2	Interpretation of Self-Test Codes	7-42
7.6.5.3	Skipping Self-Test	7-44
7.6.6	ERROR INDICATION	7-44
7.6.7	RECEIVER OPERATION	7-45
7.6.7.1	Receiver Scanner	7-45
7.6.7.2	FIFO Buffer Operation	7-45
7.6.7.3	Half-Duplex Operation	7-45
7.6.8	TRANSMITTER OPERATION	7-45
7.6.8.1	DMA Transmission	7-46
7.6.8.2	Single Character Transmission	7-46
7.6.8.3	Modem Control	7-47
7.7	CC02 CONTROLLER ARCHITECTURE	7-48
7.7.1	RECEIVER OPERATION	7-49
7.7.2	TRANSMITTER OPERATION	7-49
EIGHT	INTERFACES	
8.1	OVERVIEW	8-1
8.2	CC02 CONTROLLER MODULE	8-1
8.2.1	Q-BUS	8-1
8.2.1.1		8-2
8.2.1.2		8-2
8.2.2	DISTRIBUTION PANEL INTERFACE	8-2

LIST OF APPENDICES

Appendi:		1age
A	CABLE SCHEMATICS	
В	DHII DIAGNOSTIC	
B.1 B.2 B.3 B.5.1 B.5.2 B.5.3 B.5.4 B.5.5 B.6 B.7	GENERAL DESCRIPTION ZDHMD0 DIAGNOSTIC PATCHES REASONS FOR DIAGNOSTIC PATCHES LOADING PROCEDURES STARTING PROCEDURES PROGRAM OPTIONS SWITCHLESS CPU NORMAL PROGRAM START AT 200 DEFAULT PARAMETER START AT 204 LINE AND DEVICE PARAMETER CHANGE START AT 210 TEST SUMMARY ERROR HEADER MNEMONIC DEFINITIONS DECX11 SYSTEM EXERCISER DIAGNOSTIC	B-1 B-3 B-4 B-4 B-5 B-6 B-7 B-8 B-9
C,	DHV11 DIAGNOSTICS	
C.1 C.2 C.3 C.4 C.5 C.6 C.6.1 C.6.2	GENERAL DESCRIPTION DIAGNOSTIC TEST FUNCTIONS DIAGNOSTIC SUPERVISOR SUMMARY LOADING PROCEDURES STARTING THE DIAGNOSTIC PROGRAM DRS SUPERVISOR COMMANDS COMMAND SWITCHES CONTROL/ESCAPE CHARACTERS SUPPORTED DHV11 DIAGNOSTIC EXAMPLES	C-1 C-2 C-3 C-4 C-5 C-6 C-7 C-8
D	ASCII CODE CONVERSION	
E	PROM REMOVAL AND REPLACEMENT	
E.1 E.1.1	OVERVIEW EXCHANGING EMULATION PROMS	D-1
EP	CLOSSADA	

LIST OF TABLES

Table	Title	Page
1-1	CS02/H Contents and Part Numbers	1-5
1-2	Distribution Panels Available for the CS02/H	1-7
1-3	Distribution Panel Cables	1-7
2-1	CS02/H General Specifications	2-1
2-2	CC02 Controller Module Physical Specifications	2-3
2-3	CC02 Controller Module Environmental Specifications	2-4
3-1	SYSGEN Device Table	3-8
3-2	Priority Ranking for Floating Vector Addresses	3-10
3-3	Bus and Vector Address Example	3-12
3-4	Floating Address Computation	3-12
3-5	Bus and Vector Address Example	3-13
3-6	Floating Address Computation	3-14
4-1	DH11/DM11 CC02 Switch Definitions/Factory Configuration	4-5
4-2	DHV11 CC02 Switch Definitions/Factory	4-6
4-3	CC02 Jumper Definition/Factory Configuration	4-7
4-4	CS02/H Q-Bus Address Selection	4-9
4-5	DH11/DHV11 Vector Address Selection	4-11
4-6	DMll Vector Address Selection	4-13
4-7	CC02 Internal Micro Test	4-15
4-8	Level Flow Control Switch Settings	4-18
6-1	Flow Chart Symbol Definitions	6-2
6-2	Self-Test Modes	6-6
7-1	Tx and Rx Speed Table	7-8
7-2	Transmit and Receive Baud Rates for the DHVll	7-25
7-3	DHVll Self-Test Diagnostic Codes	7-43
7-4	DHVll Self-Test Error Codes	7-43
A-1	Cable Applications	A-1
D-1	ASCII Seven-Bit Code	C-1
E-1	CC02 PROM Locations	D-1

LIST OF FIGURES

Pigure	Title	Page
1-1	Subsystem Configuration in an LSI-11	1-4
1-2	Subsystem Configuration in a Micro/PDP/VAX	1-4
1-3	CS02/H Basic Communications Subsystem	1-6
2-1	CC02 Controller Module Dimensions	2-4
3-1	An LSI-11 Application	3-5
3-2	A Micro/PDP/VAX Application	3-6
4-1	CC02 Controller Module Component Locations	4-4
4-2	CC02 DIP Header Orientation	4-7
4-3	Micro/PDP/VAX Patch and Filter Panel Assembly	4-22
5-1	CC02 Controller Module Operator Controls and	5-2
6-1	CS02/Hl Configuration Reference Sheet	6-2
6-2	Self-Test Fault Isolation Chart	6-6
7-1	DH11/DM11 Registers	7-2
7-2	DHVll Registers	7-18
7-3	CC02 Controller Module Block Diagram	7-48
8-1	O-Bus Interface Connections	8-3
A-1	CP22 or CP24/B to Terminal Cable	A-1
A-2	CP24 to Terminal Cable	A-2
A-3	CP22 or CP24/B Null-Modem Cable	A-2
A-4	CP24 Null-Modem Cable	A-2
A-5	CP22 or CP24/B Modem Cable	A-3
A-6	CP24 Modem Cable	A-3
A-7	CP22, CP24 or CP24/B Cable with DTR	- A-4
A-8	DH11 CP22 and CP24/B Wrap-Around Connector	A-4
A-9	DHV11 CP22 and CP24/B Wrap-Around Connector	A-4
A-10	DH11 CP24 Wrap-Around Connector	A-5
A-11	DHV11 CP24 Wrap-Around Connector	A-5
A-12	DHV11 CP22 and CP24/B Staggered Loopback Connector	A-5
A-13	DHVll Staggered Loopback Cable	A-5
C-1	Staggered Loopback Cable Configuration	C-2

EMULEX PRODUCT WARRANTY

CONTROLLER WARRANTY: Emulex warrants for a period of twelve (12) months from the date of shipment that each Emulex controller product supplied shall be free from defects in material and workmanship.

CABLE WARRANTY: All Emulex provided cables are warranted for ninety (90) days from the time of shipment.

The above warranties shall not apply to expendable components such as fuses, bulbs, and the like, nor to connectors, adaptors, and other items not a part of the basic product. Emulex shall have no obligation to make repairs or to cause replacement required through normal wear and tear or necessitated in whole or in part by catastrophe, fault or negligence of the user, improper or unauthorized use of the product, or use of the product is such a manner for which it was not designed, or by causes external to the product, such as but not limited to, power failure or air conditioning. Emulex's sole obligation hereunder shall be to repair or replace any defective product, and, unless otherwise stated, pay return transportation cost for such replacement. Purchaser shall provide labor for removal of the defective product, shipping charges for return to Emulex and installation of its replacement.

THE EXPRESSED WARRANTIES SET FORTH IN THIS AGREEMENT ARE IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED OR IMPLIED, INCLUDING WITHOUT LIMITATION, ANY WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, AND ALL OTHER WARRANTIES ARE HEREBY DISCLAIMED AND EXCLUDED BY EMULEX. THE STATED EXPRESS WARRANTIES ARE IN LIEU OF ALL OBLIGATIONS OR LIABILITIES ON THE PART OF EMULEX FOR DAMAGES, INCLUDING BUT NOT LIMITED TO SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES ARISING OUT OF, OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THE PRODUCT.

RETURNED MATERIAL: Warranty claims must be received by Emulex within the applicable warranty period. A replaced product, or part thereof, shall become the property of Emulex and shall be returned to Emulex at Purchaser's expense. All returned material must be accompanied by a RETURN MATERIALS AUTHORIZATION (RMA) number assigned by Emulex.

1.1 INTRODUCTION

This manual is designed to help you install and use your CS02/H Communications Subsystem, manufactured by Emulex Corporation, in the most efficient and straightforward manner possible. The manual's eight sections and five appendices are described briefly below.

- Section 1 General Description: This section contains an overview of the CS02/H Communications Subsystem.
- Section 2 <u>Subsystem Specification</u>: This section contains a specification for each component of the subsystem.
- Section 3 <u>Application and Configuration</u>: This section contains the information necessary to plan your installation.
- Section 4 <u>Installation</u>: This section contains the information needed to set-up and physically install the subsystem.
- Section 5 Operator Switches and Indicators: This section describes the function of the subsystem switches and indicators.
- Section 6 <u>Troubleshooting</u>: This section describes fault isolation procedures that can be used to pinpoint trouble spots.
- Section 7 Controller Registers and Programming: This section contains a description of the subsystem's DH11-, DM11- and DHV11-type registers. This section also provides programming notes and describes the controller architecture.
- Section 8 <u>Interfaces</u>: This section describes the subsystem Q-Bus and serial interfaces.
- Appendix A <u>Cable Schematics</u>: This appendix contains schematics of the EIA cables required to attach terminals, printers, modems and wrap-around connectors to ports of the CS02/H.
- Appendix B <u>DHll Diagnostic</u>: This appendix contains operating instructions and patches for the DHll diagnostic, ZDHMD0.
- Appendix C <u>DHVll Diagnostics:</u> This appendix contains operating instructions for the DHVll diagnostics.
- Appendix D <u>Code Conversion Table</u>: This appendix provides an ASCII and decimal/hexadecimal/octal table.

Appendix E PROM Removal and Replacement: This appendix contains PROM removal/replacement instructions to allow the user to change the CC02 Controller Module's PROMs in the field. A list of firmware PROM numbers and their locations on the PCBA is also provided here.

1.1.1 RELATED DOCUMENTATION

This manual is the main piece of documentation for the CS02/Hl subsystem. Two other manuals come with the subsystem: a distribution panel technical manual and a diagnostic manual (if diagnostics were ordered). These other manuals are used only during specific parts of the installation procedure and this manual will clearly reference the other manuals any time you need them.

1.2 SUBSYSTEM OVERVIEW

This manual explains the use and installation of the CS02/H Communications Subsystem. The CS02/H Communications Subsystem emulates one Digital Equipment Corporation (DEC) 16-channel DH11 Asynchronous Communications Multiplexer, including partial DM11 modem control for all channels, or it emulates two DEC eight-channel DHV11 Asynchronous Multiplexers. The CS02/H Communications Subsystem is designed for use with DEC Q-Bus based processors.

The CS02/H Communications Subsystem consists of a controller module and istribution panel. The controller module takes multiplexed data from the host central processing unit (CPU), demultiplexes the data, and sends it to the ports on the distribution panel(s). Conversely, data from the distribution panel(s) is multiplexed by the controller module, and sent to the host CPU. The controller module also serializes and deserializes data.

The distribution panels hold the connectors that allow external devices such as terminals, printers and modems to be connected to the subsystem.

The CS02/H incorporates several advanced features for communications multiplexers. These features include direct memory access (DMA) on transmit, programed input/output (I/O) on reception, a 256-character receive silo with programmable fill alarm, individually programmable channel parameters, and data rates of up to 38,400 bits per second (bps). These features and the CS02/H's bus register structure are fully compatible with DEC's DH1l communications multiplexer with DM1l modem control, and with DEC's DHV1l asynchronous multiplexer.

1.3 PHYSICAL ORGANIZATION OVERVIEW

The CS02/H Communications Subsystem is a modular, microprocessorbased controller that connects directly to the host computer's Q-Bus backplane. The microprocessor architecture ensures excellent reliability and compactness, while significantly reducing communications overhead for the host computer.

The CS02/Hl Communications Subsystem consists of two units: the CC02 Controller Module, and a distribution panel. Distribution panels are available that fit in either an LSI-11 CPU or a Micro/PDP-11 or MicroVAX chassis. Two asynchronous interfaces are available, RS-232 and RS-423, and a third, 20 mA current loop, is available but requires nonstandard backplane wiring.

The relationship of the CS02/H components in an LSI-11 is shown in Figure 1-1. The relationship of CS02/H components in a Micro/PDP-11 or MicroVAX is shown in Figure 1-2. The component relationships for both applications are described in the following subsections.

1.3.1 CC02 CONTROLLER MODULE

The microprocessor-based CC02 is contained on a single quad-wide printed circuit board assembly (PCBA) which plugs directly into any Q-Bus backplane slot. The CC02's firmware-driven microprocessor performs the DH11/DM11 or DHV11 emulation.

1.3.2 LSI-11 DISTRIBUTION PANELS (CP22, CP23, CP25)

When the CS02/H Communications Subsystem is mounted in an LSI-11, the CC02 Controller Module is used with either the CP22, CP23, or CP25 Distribution Panels. The CC02 Controller Module interfaces with the distribution panel via two 50-wire and one 16-wire flat cables. Signals are distributed by the distribution panel via 16 subminiature D-type connectors.

The LSI-11 distribution panels are designed to be rack-mounted on the rear RETMA rails of a CPU cabinet. An Emulex two-panel rack mount chassis accompanies these distribution panel.

1.3.3 CP24 DISTRIBUTION PANEL

When the CS02/H Communications Subsystem is mounted in a Micro/PDP-11 or MicroVAX, the CC02 Controller Module is used with the CP24 Distribution Panel. The CP24 Distribution Panel is mounted in the rear bulkhead of the Micro/PDP-11 cabinet. The CC02 Controller Module interfaces with the CP24 Distribution Panel via two 50-wire flat cables. Signals are distributed by the CP24 Distribution Panel via 16 nine-pin subminiature D-type connectors.

Art of the second




Figure 1-1. Subsystem Configuration in an LSI-ll




Figure 1-2. Subsystem Configuration in a Micro PDP/VAX

1-4 General Description

1.3.4 CP24/B DISTRIBUTION PANEL

When the CS02/H Communications Subsystem is mounted in the Micro/PDP-11 or MicroVAX, an optional CP24/B Distribution Panel may be used in addition to the CP24 Distribution Panel. The CP24/B Distribution Panel provides extra modem control signals for the first four channels, and replaces CH.0 through CH.3 on the CP24 Distribution Panel. The CC02 Controller interfaces to the CP24/B Distribution Panel via one 16-wire flat cable. The CP24 Distribution Panel interfaces with the CP24/B Distribution Panel via one 34-wire flat cable. Signals are distributed by the CP24/B Distribution Panel via four RS-232-C compatible subminiature D-type connectors.

1.4 SUBSYSTEM MODELS AND OPTIONS

Table 1-1 shows the contents of the CS02/H subsystem. Subsection 1.4.1 describes the distribution panels available and lists their part numbers. Figure 1-2 shows the CS02/H with a CP22 Distribution Panel.

Itm	Qty	Description	Part Number	Comment
1 2		CC02 Controller Module CS02 Extended Address Option Kit	CS0210201-H1X CS0113001	For 22-bit addressing
3	1	Distribution Panel	Varies	See subsection
4	1	Wrap-Around Connector	Varies	For diagnostic testing with distribution panel
5	i ii	Ribbon Cable(s)	Varies	CC02 to distribution panelsee subsection 1.4.2
6	1	CS02/H Technical Manual	CS0251001	
7	1	Distribution Panel Technical Manual	Varies	

Table 1-1. CS02/H Contents and Part Numbers

1.4.1 DISTRIBUTION PANELS

Four distribution panels can be used with the CS02/H: the CP22 (RS-232-C), CP23 (20 mA current loop), CP24 (RS-232-C for the Micro/PDP-11 and MicroVAX), and CP25 (RS-422-A). All of these panels are FCC compliant. The CP23 is not normally recommended for use with the CS02/H because it requires nonstandard backplane wiring.

Subsystem Models and Options




Figure 1-3. CS02/H Basic Communications Subsystem (shown with CP24 and CP24/B Distribution Panels)

The CP22, CP23, and CP25 distribution panels each contain 16 ports. They are the same size as DEC's DMF32 distribution panel and can be mounted directly in its place in CPU cabinets that are DMF32 compatible. They can also be mounted directly on RETMA rails if the rack mount chassis option is used. Mounting options are covered in more detail in the distribution panel technical manual.

The CP22, CP23, and CP25 support partial modem control on all 16 ports. The CP22 also supports full modem controls on the first four channels.

The CP22 and CP23 can be ordered with EMI filters installed. This is a special order item, however, and is not generally required.

The CP24 Distribution Panel is designed to be mounted in a Micro/PDP-11 or MicroVAX chassis. The CP24 contains 16 ports with partial modem control. The CP24 uses 9-pin connectors on its 16 ports. If the optional CP24/B is ordered, the first four channels use standard 25-pin connectors and support full modem controls.

Table 1-2 lists the features and part numbers of each of the distribution panels.

filters. Requires nonstandard backplane

RS-232-C, provides full modem control on

first four lines when used with CP24

RS-232-C, for Micro/PDP/VAX

Dist. Panel	Part Number	Description
CP22-01 CP22-02	CP2210201-01 CP2210201-02	RS-232-C RS-232-C, with EMI filters
CP23-01	CP2310201-01	20 mA current loop or RS-232-C. Requires nonstandard backplane wiring.
CP23-02	CP2310201-02	

RS422-A or RS-232-C

Table 1-2. Distribution Panels Available for the CS02/H

1.4.2 CABLES FOR THE CS02/H SUBSYSTEM

CP2410201-00

CP2410202

CP2510401

CP24

CP25

CP24/B

The cables used to attach the distribution panel to the CC02 controller module vary depending on the distribution panel used. Table 1-3 shows the cables required for each type of distribution panel.

wiring.

Dist. Panel Cables Required Comment CP22 50-wire ribbon cable, 8 foot CU2111201-02 (2) CU0211201-03 16-wire ribbon cable, 8 foot (provides full modem control on first four channels) CP23 CU2111201-02 (2) 50-wire ribbon cable, 8 foot CP24 CU2411202 (2) 50-wire ribbon cable, 1 foot CP24/B CU2411201 34-wire ribbon cable, .25 feet (connects CP24/B to CP24) CU0211201-01 16-wire ribbon cable, 1.5 feet (connects CP24/B to CC02) CP25 CU2111201-02 (2) 50-wire ribbon cable

Table 1-3. Distribution Panel Cables

1.5 FEATURES

Several features enhance the usefulness of the CS02/H Communications Subsystem.

1.5.1 MICROPROCESSOR DESIGN

The CS02/H design incorporates an eight-bit, high-performance bipolar microprocessor to perform all controller functions. The microprocessor approach provides a reduced component count, high reliability, easy maintainability, and most importantly the ability to perform an emulation of the equivalent DEC controller. Emulex controllers achieve functional capability beyond that of the DEC controllers which they emulate by providing enhancement features such as built-in self-test during power-up, and channel-loop test.

1.5.2 FCC COMPLIANCE

The CS02/H Communications Subsystem complies with the appropriate Federal Communications Commission (FCC) standards that limit EMI radiation from computing devices. All models, if operated within Class A compliant cabinets, comply with the limits for FCC Class A.

1.5.3 SELF-TEST

The CC02 Controller Module incorporates an internal self-test routine which is executed upon power-up. This test exercises all parts of the microprocessor, the on-board memory, and the dual universal asynchronous receiver transmitters (DUARTs). Although this test does not completely test all circuitry, successful execution indicates a very high probability that the CC02 Controller Module and the DUARTs are operational. The CC02 Controller Module uses on-board light emitting diodes (LEDs) to indicate self-test failure. In the event of self-test failure, the CC02 Controller Module cannot be addressed from the CPU.

1.5.4 PROGRAMMABLE CHANNEL PARAMETERS

Parameters on all 16 channels provided by the CS02/H Communications Subsystem can be set individually under program control.

Parameters for channels include:

- All popular data rates from 50 to 38,400 bps
- The number of stop bits per character
- Parity (odd, even, or none)
- The number of data bits per character.

1-8 General Description

THE SOUTH AND THE STATE OF THE

Called Construction that is a second construction of the construct

Children Son Born Branch

1.5.5 DMA ON TRANSMIT or∰a o Tiva i la cilia del escribiración de Colora de Colora de Sola de Calabración de escribir de la colora d

The subsystem performs full-word direct memory access (DMA) on transmit. This feature considerably reduces the CPU overhead associated with data communications, especially when the host system is running terminal-I/O intensive software. And the second second

1.6 COMPATIBILITY

1.6.1 DIAGNOSTICS We also that A management of the second property o

The CS02/H Communications Subsystem executes the standard DEC DH11 and DMll Diagnostics when Emulex-supplied patches are used (see Appendix B). The CS02/H also executes the standard DHV11 diagnostics. こな かねん 浮物 ころがげ

out that the first the first of 1.6.2 OPERATING SYSTEMS

The CS02/H Communications Subsystem is compatible (with minor modification if 22-bit addressing is used for the DHll emulation), with all DEC LSI-11 and Micro/PDP-11 operating systems that support the DEC DH11 Communications Multiplexer and the DEC DHV11 Asynchronous Multiplexer. It is also compatible with all MicroVAX operating systems if the CCO2 firmware set is Revision F or higher.

1.6.3 HARDWARE

The CS02/H Communications Subsystem is electrically and mechanically compatible with all Q-Bus applications.

1.6.4 DISTRIBUTION PANEL CONNECTORS

Emulex distribution panels are available that are compatible with the following interfaces:

- RS-232-C
- RS-422-A
- 20 mA current loop (requires nonstandard backplane wiring)

Details of distribution panel compatibility and functionality are in the distribution panel technical manual that came with your communications subsystem.

1.6.5 MODEM CONTROLS SUPPORTED

Modem controls necessary for full-duplex operation are available on all channels. Pin/signal assignments vary with distribution panels, but the following modem controls are available on all distribution panels:

- Carrier Detect
- Data Terminal Ready
- Ring Indicator

On the CP22 and CP24/B, the following additional modem control signals are available on the first four channels:

- Request to Send
- Clear to Send
- Data Set Ready

Consult your distribution panel technical manual for more details on the port interface signal assignments.

2.1 OVERVIEW

This section contains general, physical, and environmental specifications for the CS02/H controller module. Specifications for the distribution panels are contained in their technical manuals. Controller specifications are contained in tables, each in its own subsection. The subsections include:

Subsection	Title
2.2	General and Electrical Specifications
2.3	Physical Specifications
2.4	Environmental Specifications

2.2 GENERAL SPECIFICATIONS

General specifications for the CS02/H Communications Subsystem are contained in Table 2-1.

Table 2-1. CS02/H General Specifications

Parameter	Description Provides complete functional emulation of one DEC DH11 multiplexer and partial emulation of the associated DM11 modem control units, or complete functional emulation of two DHV11 multiplexers				
Emulation					
Operating System Compatibility	RSX-llM, RSX-llM+, RSTS/E. MicroVMS supported by firmware revision F and higher.				
Diagnostic Compatibility DH11 DHV11	ZDHMD0 CVDHAA0, CVDHBA0, CVDHCA0				
Number of Channels	16				
Throughput Rate	50,000 characters per second				

continued on next page

Table 2-1. CS02/H General Specifications (continued)

Parameter	Description				
Receive Silo	64-character FIFO buffer for each DH11, expandable to 256, interrupt programmable for any FIFO fill level; 256-character FIFO for each DHV11				
Transmission Modes	Full-duplex, Half-duplex				
Transmission Speeds	50, 75, 110, 134.5, 150, 200, 300, 600, 1200, 1800, 2400, 4800, 9600, 19200, 38400 bps				
Character Formats	Character lengths: 5 to 8 bit Stop bits: 1, 1.5, or 2 Parity: odd, even, or none				
Modem Status	CD, Ring, CTS, DSR				
Modem Control	RTS, DTR				
Emulex Distribution Panels Supported	CP22 CP23 CP24 CP24/B CP25				
Indicators	On Line Fault Activity				
Option Switches	DIP switches for selection of controller options				
CPU Interface	Standard Q-Bus interface. One bus load for both DH11 and DM11, or one bus load for DHV11.				
DMA Address Range	0 - 4.19 megabytes				
DMA Transfer	16-bit word with parity check				
Device Address	Switch selectable to cover most DEC-defined addresses				

continued on next page

Table 2-1. CS02/H General Specifications (continued)

Parameter	Description			
Vector Address	Switch selectable to cover most DEC defined vector addresses.			
Priority Level	BR5 for DHll BR5 for DHVll (firmware Rev E and below); BR4 for firmware Rev F and above.			
Electrical				
Power	+5 VDC \pm 5%, 6.2 amps (typical) +12 VDC + 5%, 0.5 amps (typical)			

2.3 PHYSICAL SPECIFICATION

Table 2-2 contains the physical specifications for the CC02 controller module. Figure 2-1 depicts the CC02 Controller Module PCBA.

Table 2-2. CC02 Controller Module Physical Specifications

Parameter	Description			
Packaging	Single quad-sized, four-layer PCBA			
Dimensions	10.4 inches x 8.7 inches			
Shipping Weight	4 pounds			
Connectors				
Q-Bus	Standard DEC PCBA edge connectors			
Distribution Panel	One 16-pin and two 50-pin male header connectors			




Figure 2-1. CC02 Controller Module Dimensions

2.4 ENVIRONMENTAL SPECIFICATIONS

Table 2-3 contains environmental specifications for the CC02 Controller Module.

Table 2-3. CC02 Controller Module Environmental Specifications

Parameter	Description			
Operating Temperature	10°C (50°F) to 40°C (104°F)			
·	Maximum temperature is reduced 1.8°C per 1000 meters (1°F per 1000 feet) altitude			
Relative Humidity	10% to 90% with a maximum wet bulb of 28°C (82°F) and a minimum dewpoint of 2°C (3.6°F)			
Cooling	ll cubic feet per minute			
Heat Dissipation	70 BTU per hour			

3.1 OVERVIEW

This section is designed to help you plan the installation of your CS02/H Communications Subsystem. Taking a few minutes and planning the configuration of your subsystem before beginning its installation will result in a smoother installation with less system down time. As a planning tool, this section contains discussions of some of the practical matters that need to be considered before you begin your installation.

This section contains CS02/H application examples and configuration procedures. The subsections include:

Subsection	Title		
3.2	Configurations Application Examples Q-Bus Addresses and Vectors		
3.3	Q-Bus Addresses and Vectors		

The procedures contained in these subsections will ensure that you get the most from your CS02/H Communications Subsystem.

3.1.1 Q-BUS ADDRESS CONVENTION

The Q-Bus addresses used in this manual are for a 22-bit Q-Bus. 18-bit addressing subtract 17000000g to obtain the desired address.

3.1.2 CONFIGURATION DEFINED

As used in the computer industry, the term configuration is generally used in reference to the physical and logical arrangement of a system, or put another way, the manner in which the parts of a system relate to one another.

When used this way, the word configuration has quite a number of implications: size (capacity, speed, bandwidth), cabling (what is hooked to what), logical arrangement (which functions are combined on which components), location (bus slot, bus address, vector, unit address), and so on.

Configurations

Many of these factors can be affected by the user, either through the use of switches or by cabling the system one way instead of another. In other words, the configuration, and thus the function, of a system is defined and determined by the user.

3.2 CONFIGURATIONS

The CS02/H is designed to provide 16 asynchronous communications channels. The CS02/H emulates either a DEC DH11 with associated DM11 modem control, or two DEC DHV11s. The CS02/H Subsystem allows a certain number of variables. The subsections below describe the functions and options on each distribution panel that should be considered before configuring the CS02/H Subsystem.

3.2.1 DISTRIBUTION PANELS

Different distribution panels have different features, and which distribution panel you use depends on what applications you are planning to use the CS02/H for.

Four Emulex distribution panels can be used with the CS02/H: the CP22, CP23, CP24, and CP25. There are several main differences among the four:

- The CP24 is the only panel that mounts in a Micro/PDP-11 or MicroVAX chassis.
- The CP22 and CP24/B offer full modem controls on the first four channels. The CP23 and CP25 support partial modem control on all channels.
- The CP23 offers a 20 mA current loop interface as an option on each port. However, the CP23 requires nonstandard backplane wiring. To use the 20 mA current loop option on the CP23, the Q-Bus backplane must be specially wired to provide -15 VDC on lines AB2 and BB2.
- The CP25 offers an RS-422-A interface as an option on each port. The CP22 uses an RS-232-C interface. If you are planning to operate your terminals more than a few hundred feet from the distribution panel, the RS-422-A option is particularly useful. To use this option, your terminals must have RS-422-A interface circuits or you must use an RS-422-A converter, such as Emulex's CV422.

3.2.1.1 CP22 Distribution Panel

The CP22 is a passive, FCC-compliant distribution panel which can be mounted directly in DMF32-compatible CPU cabinets or rack-mounted on RETMA rails. It provides an RS-232-C interface on all ports.

Channels zero through three on the CP22 may be individually reconfigured to to provide an RS-423 interface. The CP22 Technical Manual describes the procedure for making this change.

Channels zero through three also provide the additional modem signals necessary for half-duplex operation.

3.2.1.2 CP23 Distribution Panel

The CP23 is an active, FCC-compliant distribution panel which can be directly mounted in DMF32-compatible CPU cabinets or rack-mounted on RETMA rails. It provides either an RS-232-C or a 20 mA current loop interface at each port.

NOTE

The CP23 requires special backplane wiring to drive the 20 mA current loop option: Q-Bus lines AB2 and BB2 must be wired to supply -15 VDC.

3.2.1.3 CP24 and CP24/B Distribution Panels

The CP24 is a passive, FCC-compliant distribution panel which can be mounted in a Micro/PDP-11 or MicroVAX chassis. It uses 9-pin connectors and provides an RS-232-C interface at each of its 16 ports.

The CP24/B is an optional panel and is used in addition to the CP24. The CP24/B contains four 25-pin subminiature connectors that replace the first four channels of the CP24. If it is used, the first four channels provide full modem control support (the CP24 by itself provides partial modem support on all 16 ports).

Channels zero through three on the CP24 may be individually reconfigured to to provide an RS-423 interface. The CP24 Technical Manual describes the procedure for making this change.

3.2.1.4 CP25 Distribution Panel

The CP25 is an active, FCC-compliant distribution panel which can be directly mounted in DMF32-compatible CPU cabinets or rack-mounted on RETMA rails. It provides either an RS-232-C or an RS-422-A interface at each port. Each port can be configured independently.

The RS-422-A interface allows higher transmission speeds and much longer cable lengths than the RS-232-C interface. For example, at 9600 baud the maximum practical cable length with the RS-232-C interface is 250 feet, and performance is guaranteed only up to 50 feet. The RS-422-A interface, however, allows cable lengths as long as 4000 feet with every transmission speed supported by the CS02/H.

3.3 APPLICATION EXAMPLES

The CS02/H Communications Subsystem has several applications. Some examples are presented below.

- Example 3-1. Figure 3-1 illustrates a typical LSI-ll application with a half-duplex remote line. This subsystem consists of the CC02 Controller Module and the CP22 Distribution Panel. The two components are mounted in a DEC LSI-ll computer. A half-duplex modem is connected to CH.0 of the CP22 Distribution Panel. Terminals and printers are connected to the remaining 15 channels of the panel.
- Figure 3-2 illustrates a typical Micro/PDP-11 or Example 3-2. MicroVAX application with a full- and half-duplex remote line. This subsystem consists of the CC02 Controller Module, the CP24 Distribution Panel and the optional CP24/B Distribution Panel. The three components are mounted in a DEC Micro/PDP/VAX computer. A half-duplex modem is connected to Channel 0 of the CP24/B Distribution Panel. A full-duplex modem is connected to Channel 4 of the CP24 Distribution Panel. Terminals and printers are connected to Channels 1 through 3 of the CP24/B Distribution Panel and to Channels 5 through 15 of the CP24 Distribution Panel. Channels 0 through 3 on the CP24 Distribution Panel are shaded to indicate that they are not used when the CP24/B Distribution Panel is used.





Figure 3-1. An LSI-11 Application



NOTE: CH.O THROUGH CH.4 OF THE CP24 ARE SHADED TO INDICATE THEY ARE NOT USED WHEN THE CP24/B IS USED.

CS0201-0172

Figure 3-2. A Micro/PDP/VAX Application

3.4 Q-BUS ADDRESSES AND VECTORS

The CS02/H interfaces directly with the DEC host computer's Q-Bus backplane. The CS02/H performs one DH11/DM11 emulation, or two DHV11 The DHll emulation uses a block of eight addresses emulations. which are selected from a pool of floating addresses. Each DMll uses a block of two bus addresses. Addresses for DMll-type devices are assigned to a specific range. The DHVll emulation uses a block of eight addresses which are selected from a pool of floating addresses in the Q-Bus I/O page.

The DH11 emulations require two vector addresses; each DM11 emulation uses only one vector address. The DHV11 emulation requires two vector addresses. The vector addresses for all types of devices are selected from a pool of floating vector addresses assigned by the user according to an algorithm that has been defined by DEC.

The following discussion presents the algorithm for assigning floating bus address space and vectors for RSTS/E, RSX-11M, and MicroVMS. DMll bus addresses are discussed in subsection 4.3.2.1.

3.4.1 DETERMINING THE BUS ADDRESS FOR USE WITH AUTOCONFIGURE

The term Autoconfigure refers to a software utility that is run when the computer is bootstrapped. This utility finds and identifies I/O devices in the I/O page of system memory.

Addresses for those devices not assigned fixed numbers are selected from the floating address space (177600108 - 177637768) of the Q-Bus input/output (I/O) page. This means that the presence or absence of floating devices will affect the assignment of addresses to other floating-address devices. Similarly, many devices have floating interrupt vector addresses. According to the DEC standard, vectors must be assigned in a specific sequence and the presence of one type of device will affect the correct assignment of vectors for other devices.

The bus address for a floating-address device is selected according to the algorithm used during autoconfigure. The algorithm is used in conjunction with a Device Table, Table 3-1.

Some devices (like the DM11) have fixed addresses reserved for them. Autoconfigure detects their presence by simply testing their standard address for a response. For the DHll emulation, the System Control Register (SCR) address, which is the first register of the block, is tested. For the DHVll emulation, the Control Status Register (CSR), which is the first register of the block, is tested.

Essentially, Autoconfigure checks each valid bus address in the floating address space for the presence of a device. Autoconfigure expects any devices installed in that space to be in the order specified by the Device Table. Also, the utility expects an eight-byte block to be reserved for each device that is not installed in the

system. Each empty block tells Autoconfigure to look at the next valid address for the next device on the list.

When a device is detected, a block of addresses is reserved for the device according to the number of registers it employs. The utility then looks at the next first register for that device type. If there is a device there, it is assumed to be of the same type as the one before it and a block is reserved for that device. If there is no response at the next address, that space is reserved to indicate that there are no more devices of that type. Then the utility checks the starting address (at the appropriate boundary) for the next device in the table.

Rank	Device	Number of Registers	Octal Modulus	Rank	Device	Number of Registers	
1	DJ11	4	10	16	KWll-C	4	10
2	DHll	8	20	17	Reserved	4	10
3	DQ11		10	18	RX112	4	10
	DU11,DUV11	4 4 4 4	10	18	RX2112	4	10
4 5	DUP11	4	10	18	RXV112	4	10
6	LKllA	4	10	18	RXV212	4 4	10
7	DMCll	4	10	19	DR11-W	4	10
7	DMR11	4	10	20	DR11-B3	4	10
8	DZ11 ¹	4 4 4	10	21	DMPll	4	10
8	DZVll	4	10	22	DPV11	4	10
8	DZS11	4	10	23	ISBll	4	10
8 8 9	DZ32	4	10	24	DMVll	8	20
	KMC11	4	10	25	DEUNA ²	4	10
10	LPP11	4	10	26	UDA50 ²	2	4
11	VMV21	4	10	27	DMF32	16	40
12	VMV31	8	20	28	KMSll	6	20
13	DWR70	4	10	29	VS100	8	20
14	RL112	4	10	30	Reserved	2	4
14	RLV112	4	10	31	KMV11	8	20
15	LPAll-K ²	8	20	32	DHVll	8	20

Table 3-1. SYSGEN Device Table

1DZ11-E and DZ11-F are treated as two DZ11s.

In summary, there are four rules that pertain to the assignment of device addresses in floating address space:

1. Devices with floating addresses must be attached (assigned addresses) in the order in which they are listed in the Device Table, Table 3-1.

²The first device of this type has a fixed address. Any extra devices have a floating address.

The first two devices of this type have a fixed address. Any extra devices have a floating address.

The bus address for a given device type must be assigned on word boundaries according to the number of Q-Bus-accessible registers that the device has. The following table relates the number of device registers to possible word boundaries.

Number of Device Registersl	Possible Boundaries
1 2 3,4 5,6,7,8 9 thru 16	Any Word XXXXX0, XXXXX4 XXXXX0 XXXXX00,XXXX20,XXXX40,XXXX60 XXXX00,XXXX40

¹See Table 3-1.

The Autoconfigure utility inspects for a given device type only at one of the possible boundaries for that device. That is, the utility does not look for a DZV11 (4 registers) at an address that ends in 4.

- A gap must follow the register block of any installed device to indicate that there are no more of that type of device. This gap must start on the proper bus address boundary for that type of device.
- A gap must be reserved in floating address space for each device type that is not installed in the current system. The gap must start on the proper word boundary for the type of device the gap represents. That is, a single DZV11 installed at 177601208 would be followed by a gap starting at 17760130g to show a change of device types. A gap to show that there are none of the next device on the list, a KMC11, would begin at 177601408, the next legal boundary for a KMCll-type device.

3.4.2 DETERMINING THE VECTOR ADDRESS FOR USE WITH AUTOCONFIGURE

There is a floating vector address convention that is used for communications and other devices which interface with the Q-Bus. These vector addresses are assigned in order starting at 300g and proceeding upwards to 774g. Table 3-2 shows the assignment sequence. For a given system configuration, the device with the highest floating vector rank (1) would be assigned to vector address 300. Additional devices of the same type would be assigned subsequent vector addresses according to the number of vectors required per device, and according to the starting boundary assigned to that device type.

Table 3-2. Priority Ranking for Floating Vectors Addresses (starting at 300g and proceeding upwards)

,		ę · · · · · · · · · · · · · · · · · · ·	
		Number	Octal
		of	Modulus
Rank	Device	Vectors	(address)
Railk	Device	VECTORS	(address)
1	DC11	4	10
	TU58	4	10
1 2	KL111	4	10
2	DL11-A ¹	4	
1 2 2 2 2 2 2 3 4 5 6 7 8 9	DL11-B1	4	10
2	DLV11-J1		10
2		16	10
2	DLV11,DLV11-F1	4	10.
3	DPll	4	10
4	DM11-A	4	10
5	DN11	2 2 2 2 4	. 4
6	DM11-BB/BA	2	4
7	DHll modem control	2	4
8	DR11-A, DRV11-B	4	10
9	DR11-C, DRV11	4	10
10	PA611 (reader+punch)	8	10
11	LPD11	4	10
12	DI07	$\hat{4}$	10
13	DX11	4	10
14	DL11-C to DLV11-F	4	10
15		4	10
	DJ11	44	
16	DH11	4	10
17	VT40	8	10
17	vsvll	8	10
18	LPS11	12	10
1.9	DQ11	4	10
20	KWll-W, KWVll	4	10
21	DUll, DUVll	4	10
22	DUP11	4	10
23	DV11 + modem control	6	10
24	LK11-A	4	10
25	DWUN	4	10
26	DMC11	4 4 4 6 4 4	10
26	DMR11	4	10
27	DZ11/DZS11/DZV11	Δ	10
27	DZ32	1 4	10
28	KMC11	- T	10
26	LPP11	A .	10
	VMV21	6 <u>0</u> A	
30	4	4 <u>4</u>	10
31	VMV31	42	10
32	VTV01	4	10
33	DWR70	4	10
34	RL11/RLV112	2	4
35	TS112, TU802	4 4 4 4 4 2 2 4	4
36	LPAll-K	4	10
<u>. </u>	<u> </u>		<u> </u>

continued on next page

Table 3-2. Priority Ranking for Floating Vectors Addresses (starting at 300g and proceeding upwards) (continued)

****	d	1	· · · · · · · · · · · · · · · · · · ·
	Table Comments	Number	Octal
	y y y y y y y y y y y y y y y y y y y	of	Modulus
Rank	Device	Vectors	(address)
		· ·	
37	IP11/IP300 ²	2	4
38	KWll-C	4	10
39	RX11 ²	2	4
39	RX211 ²	2	
39	RXV11 ²	2	4 4
39	RXV21 ²	$\overline{2}$	
40	DR11-W	4 2 2 2 2 2 2 4 4 2	4 4
41	DR11-B2	2	4
42	DMP11	4	
43	DPV11	Ā	10 10
44	MI.113	2.	4
45	ISB11	4	10
46	DMV11	4 2 2	10
46 47	DUENA ²	2	4
48	UDA5 02] 5	
49	DMF32	1 16	4.4
50	KMS11	16 6	10
51	PCL11-B	1 ă	10
52	VS100	, ,	4
53	Reserved	2	4
54	KMV11	آ آ	10
55 55	Reserved	4 2 2 4 4 4	10
56	IEX	1 7	10
57	DHAII	1 7	10
<i>31</i>	APIT A T T	2	10

1A KLll or DLll used as a console, has a fixed vector.
2The first device of this type has a fixed vector. Any
extra devices have a floating vector.

3MLll is a Massbus device which can connect to a Unibus via a bus adapter.

Vector addresses are assigned on the boundaries indicated in the modulus column of Table 3-2. That is, if the modulus is 10, then the first vector address for that device must end with zero (XXO). If the modulus is 4, then the first vector address can end with zero or 4 (XXO, XX4).

Vector addresses always fall on modulo-4 boundaries (XX0, XX4). That is, a vector address never ends in any number but four or zero. Consequently, if a device has two vectors and the first must start on a modulo-10 boundary, then, using 350_8 as a starting point, the vectors will be 350_8 and 354_8 .

3.4.3 DH11 SYSTEM CONFIGURATION EXAMPLE

1

KMVll

Table 3-3 contains an example of a system configuration that includes devices with fixed addresses and vectors, and floating addresses and/or vectors.

Table 3-4 shows how the device addresses for the floating address devices in Table 3-3 were computed, including gaps.

Device	Qty. Devices	Vector Address	Bus Address (in octal)
DM11	1	300	17770500
DH11	1	310	17760020
DZVll	1	320	17760130
DMV11	1	330	17760360

Table 3-3. Bus and Vector Address Example

Table 3-4. Floating Address Computation

340

17760520

Installed	Device	Number of Registers		Address (in octal)
_	DJll	4	Gap	17760010
>	DHll	8	_	17760020
			Gap	17760040
	DQ11	4 4 4 4 4	Gap	17760050
	DUll	4	Gap	17760060
	DUP11	4	Gap	
	LK11A	4	Gap	17760100
	DMCll	4	Gap	17760110
>	DZVll	4		17760120
			Gap	17760130
	KMCll	4	Gap	17760140
	LPPll	4	Gap	17760150
	VMV21	4	Gap	17760160
·	VMV31	8	Gap	17760200
	DWR70	4	Gap	17760210
	RLll	4	Gap	17760220
	LPAll-K	8	Gap	17760240
	KWll-C	4 4 8 4 8 4 4	Gap	17760250
	Reserved	4	Gap	17760260
	RX11		Gap	17760270
-	DR11-W	4	Gap	17760300

continued on next page

Table 3-4. Floating Address Computation (continued)

Installed	Device	Number of Registers		Address (in octal)
	DR11-B	4	Gap	17760310
,	DMP11	4	Gap	17760320
	DPV11	4	Gap	17760330
	ISB11	4 8	Gap	17760340
>	DMVll	8		17760360
			Gap	17760400
	DEUNA	4	Gap	17760410
÷	UDA50	2	Gap	17760414
	DMF32	16	Gap	17760440
	KMS11	6	Gap	17760460
	VS100	8	Gap	17760500
	Reserved	2 8	Gap	17760504
>	KMVll	8		17760520
			Gap	17760540
Ž	DHVll	8	Gap	17760560

3.4.4 DHV11 SYSTEM CONFIGURATION EXAMPLE

This example uses the same devices as the DHll example, but substitutes two DHVll's for the single DHll/DMll. Table 3-5 shows the devices and their floating addresses and vectors. Table 3-6 shows how the floating addresses were calculated.

Table 3-5. Bus and Vector Address Example

Device	Qty. Devices	Vector Address	Bus Address (in octal)
DZV11 DMV11 KMV11 DHV11	1 1 1 2	310 320 330 340 350	17760100 17760340 17760460 17760520 160520 17760540 160540

Table 3-6. Floating Address Computation

		Number of		Address
Installed	Device	Registers		(in octal)
			···	(
	DJ11	4	Gap	17760010
	DHll	8	Gap	17760020
	DQ11	4	Gap	17760030
	DU11	4	Gap	17760030
	DUP11	4		17760040
		4	Gap	
	LK11A		Gap	17760060
_	DMCll	4	Gap	17760070
>	DZVll	Ţ		17760100
			Gap	17760110
	KMCll	4	Gap	17760120
	LPP11	4	Gap	17760130
'	VMV21	4	Gap	17760140
	VMV31	8	Gap	17760160
	DWR70	8 <u>4</u>	Gap	17760170
	RL11	4	Gap	17760200
	LPAll-K	8	Gap	17760220
	KW11-C	4	Gap	17760230
	Reserved	4	Gap	17760240
	RX11	4	Gap	17760250
	DR11-W	4	Gap	17760260
	DRII-B	4	Gap	17760270
	DMP11	4	Gap	17760370
	DPV11	4		17760300
	ISB11	4	Gap	17760310
			Gap	
>	DMVll	8		17760340
			Gap	17760360
	DEUNA	4	Gap	17760370
	UDA50	2	Gap	17760374
	DMF32	16	Gap	17760400
	KMS11	6	Gap	17760420
	VS100	8	Gap	17760440
	Reserved	2	Gap	17760444
>	KMVll	8]	17760460
			Gap	17760500
>	DHV11	8	_	17760520
				17760540
			Gap	17760560
<u>L</u>		1		

4.1 OVERVIEW

This section describes the step-by-step procedure for installing the CS02/H Communications Subsystem. The procedure is divided into component-oriented subsections. The subsection titles are listed below to serve as an outline of the procedure.

Subsection	Title
4.1	Overview
4.2	Inspection
4.3	CC02 Controller Module Setup
4.4	Distribution Panel Setup
4.5	Installation of the CC02 in an LSI-11
4.6	Installation of the CC02 in a Micro/PDP-11
4.7	or MicroVAX Subsystem Power-Up and Verification


If you are unfamiliar with the subsystem installation procedure, Emulex recommends reading this Installation Section before beginning.


4.1.1 SUBSYSTEM CONFIGURATIONS

The information contained in this section is limited to switch setting data and physical installation instructions. If you are not familiar with the rules for assigning addresses and vectors to devices on the Q-Bus, we strongly recommend reading Section 3, Application and Configuration, before attempting to install this subsystem.


4.1.2 DIP SWITCH TYPES

DIP switches used in this product may be any of the following two types:





To place a slide switch in the ON position, simply slide the switch in the direction marked ON or CLOSED. To place a slide switch in the OFF position, simply slide the switch in the direction marked OFF or OPEN.



Piano Switch:

To place a piano switch in the ON position, move the switch toward the ON or CLOSED position. To place a piano switch in the OFF position, move the switch toward the OFF or OPEN position.

Switch-setting tables in this manual use the numeral one (1) to indicate the ON (closed) position and the numeral zero (0) to indicate the OFF (open) position.

4.1.3 Q-BUS ADDRESS CONVENTION

The Q-Bus addresses used in this manual are for a 22-bit Q-Bus. For 18-bit addressing subtract 17000000g to obtain the desired address.

4.2 INSPECTION

Emulex products are shipped in special containers designed to provide full protection under normal shipping conditions. Immediately upon receipt, the shipping container should be inspected for evidence of possible damage incurred in transit. Any obvious damage to the container, or indications of actual or probable equipment damage, should be reported to the carrier company in accordance with instructions on the form included in the container.

Unpack the CS02/H subsystem and verify that all components listed on the shipping invoice are present (see subsection 1.4 for an explanation of model numbers and detailed lists of kit contents). Verify that the model or part number (P/N) designation, revision level, and serial numbers agree with those on shipping invoice. These verifications are important to confirm warranty. If evidence of physical damage or identity mismatch is found, notify an Emulex representative immediately.

4.2.1 CC02 CONTROLLER MODULE INSPECTION

A visual inspection of the CC02 Controller Module is recommended after unpacking. Specific checks should be made for such items as bent or broken connector pins, damaged components or any other visual evidence of physical damage.

All socketed components should be examined carefully to ensure they are properly seated.

4.2.2 DISTRIBUTION PANEL INSPECTION

Inspect the distribution panel(s) in the manner described for the CC02 Controller Module.

4.3 CC02 CONTROLLER MODULE SETUP

See Figure 4-1 for the locations of the configuration switches referenced in the subsections below. The configuration switches should be set before the unit is installed in the CPU card cage because they are not accessible after the unit is installed.

NOTE

If any switch position is changed on the CC02 Controller Module, the unit must be either reset by using switch SWl-1 or by removing and restoring the unit's power. This reset is required because the switches are read by an initialization routine in the unit's firmware.

Table 4-1 lists the function and factory configuration of all switches on the CC02 Controller Module for the DH11/DM11 emulation. Table 4-2 lists the function and factory configuration of all switches on the CC02 Controller Module for the DHV11 emulation. The factory configuration switch settings are defined as the minimum necessary to operate the CS02/H subsystem. Table 4-3 lists the functions and factory configuration of all jumpers on the CC02 Controller Module.




Figure 4-1. CC02 Controller Module Component Locations

Table 4-1. DHll/DMll CC02 Switch Definitions/Factory Configuration

SW	OFF(0)	ON(1)	Fact	Function	Section
SW1-1	Run	Halt/Reset		Controller Run/Halt	4.3.4.1
SW1-2		Int Test	OFF (0)	Internal Test Select	4.3.4.2
SW1-3	-	Int Test		Internal Test Select	4.3.4.2
SWl-4		Int Test		Internal Test Select	4.3.4.2
SW2-1	Disable	Enable	OFF (0)	Clear to Send Flow Control	4.3.4.9
SW2-2	4-15	All		CTS Tied To DTR	4.3.4.3
SW2-3	19200	100	OFF (0)	Baud Rate Option	4.3.4.4
1 4	Disable	•		Expanded Silo	4.3.4.5
SW2-5		_	OFF(0)*	Not Used	
5 3	Disable	Enable		Force 2 Stop Bits All Channels	4.3.4.6
1 1	Disable			22-Bit Addressing Mode	4.3.4.7
SW2-8		-		Not Used	769920,
CT/2 7			MC	Dull Mockey Address	4 2 2 3
SW3-1			NS NC	DHIL Vector Address	4.3.3.1
SW3-2		_	NS	DH11 Vector Address	4.3.3.1
SW3-3	•	-		DH11 Vector Address	4.3.3.1
SW3-4		_		DH11 Vector Address	4.3.3.1
SW3-5		_		DH11 Vector Address	4.3.3.1
SW3-6		-		Not Used	
SW3-7		-		Not Used]
SW3-8		-	OFF (0) *	Not Used	
SW4-1	_	-	NS	DMll Vector Address	4.3.3.2
SW4-2	_	–	NS	DMll Vector Address	4.3.3.2
SW4-3	_	 	NS	DMll Vector Address	4.3.3.2
SW4-4		_	1	DMll Vector Address	4.3.3.2
SW4-5		_	9	DMll Vector Address	4.3.3.2
SW4-6		_		DMll Vector Address	4.3.3.2
SW4-7				Not Used	
SW4-8		-		Not Used	- Tan-200
SW5-1	DHV11	DH11/DM11	OFF (0)	Emulation Selection	4.3.1
SW5-2		-	NS	DH11/DM11 Bus Address	4.3.2
SW5-3	_	-	NS	DH11/DM11 Bus Address	4.3.2
SW5-4		_	NS	DH11/DM11 Bus Address	4.3.2
SW5-5	1	_	NS	DH11/DM11 Bus Address	4.3.2
SW5-6	1	 -	NS	DH11/DM11 Bus Address	4.3.2
R .	Monitor	Ignore	OFF(0)	Monitor Q-Bus DC Power OK Sgnl	4.3.4.8
SW5-8		-3	OFF (0) *		700000
OFF (0)) = 0	pen losed			1

ON(1) = Closed

* = Switch must be in factory setting
Fact = Factory switch setting
Int = Internal

= No Standard NS = Signal Sgnl

Table 4-2. DHV11 CC02 Switch Definitions/Factory Configuration

SW	OFF (0)	ON(1)	Fact	Function	Section
SW1-1 SW1-2 SW1-3 SW1-4	-	Halt/Reset Int Test Int Test Int Test	OFF(0) OFF(0) OFF(0) OFF(0)	Controller Run/Halt Internal Test Select Internal Test Select Internal Test Select	4.3.4.1 4.3.4.2 4.3.4.2 4.3.4.2
SW2-2	-	- All - -	OFF(0)* OFF(0) OFF(0)* OFF(0)* OFF(0)*	Not Used CTS Tied To DTR Not Used Not Used Not Used	4.3.4.3
	Disable -	Enable - -		Force 2 Stop Bits All Chnls	4.3.4.6
SW3-1 SW3-2 SW3-3 SW3-4 SW3-5 SW3-6 SW3-7 SW3-8	- - - -	- - - - -	NS NS NS NS OFF(0)* OFF(0)*	DHV11 Vector Address Not Used Not Used Not Used	4.3.3.1 4.3.3.1 4.3.3.1 4.3.3.1 4.3.3.1
SW4-1 SW4-2 SW4-3 SW4-4 SW4-5 SW4-6 SW4-7 SW4-8	- Disable 2000 -	- - Enable 38400 - -	OFF(0) OFF(0) OFF(0) OFF(0) OFF(0)* OFF(0)*	Level Flow Control Level Flow Control Level Flow Control High Performance Option 38400 Baud Option Not Used Not Used Not Used	4.3.4.10 4.3.4.10 4.3.4.10 4.3.4.11 4.3.4.12
SW5-2 SW5-3 SW5-4 SW5-5 SW5-6	- - - Monitor	DH11/DM11 Ignore	OFF(0) NS NS NS NS NS OFF(0)	Emulation Selection DHV11 Bus Address Monitor Q-Bus DC Pwr OK Sgnl	4.3.1 4.3.2 4.3.2 4.3.2 4.3.2 4.3.2 4.3.4.8

OFF(0) = Open ON(1) = Closed

* = Switch must be in factory setting

Fact = Factory switch setting

NS = No Standard

Pwr = Power Sgnl = Signal

Jumper	Factory	Function
A to B B to C	Out In Out	Production Test Jumper Connects microprocessor clock Production Test Jumper

Table 4-3. CC02 Jumper Definition/Factory Configuration

4.3.1 DIP HEADER CONFIGURATION

A DIP header, which should be inserted in the socket located at U81, is shipped with all CC02 Controller Module PCBAs with assembly number CU0210402 Rev B or above. This DIP header determines whether or not power (+5V and -15V) is available at CC02 connectors J2 and J3 (the distribution panel interface). Power is not required to operate the CP22 or CP24 Distribution Panels; power is required to operate the CP23 and CP25 Distribution Panels. Figure 4-2, below, shows the proper orientation of the DIP header for all four of these distribution panels.

If the header is accidentally reversed (rotated 180°) and power is applied to the CC02 with the distribution panel attached, the fuses on the DIP header will blow. If this happens, replace the header with the spare supplied. Additional DIP headers can be ordered from Emulex, using part number CS2113001.




Figure 4-2. CC02 DIP Header Orientation

4.3.2 EMULATION SELECTION (SW5-1)

The CS02/H has the ability to emulate either a DEC DH1l with associated modem control, or two DEC DHV1ls. The DH1l with DM1l is a 16-channel asynchronous multiplexer. The DHV1l is an eight-channel asynchronous multiplexer. Table 4-l lists and defines the functions of the switches on the CC02 Controller Module for the DH1l/DM1l emulation. Table 4-2 lists and defines the functions of the switches on the CC02 Controller Module for the DHV1l emulation. A single 16-channel DH1l/DM1l emulation is enabled by setting switch SW5-1 closed/ON. Two eight-channel DHV1l emulations are enabled by setting switch SW5-1 open/OFF.

Switch	Off	On	Factory
SW5-1	DHVll	DH11/DM11	OFF

4.3.3 CC02 DEVICE ADDRESS SELECTION (SW5-2:SW5-6)

DHIl-type and DHVll-type devices are assigned Q-Bus addresses from the floating address section of the Q-Bus I/O page. If you are unfamiliar with the rules for assigning device addresses on the Q-Bus, see subsection 3.4.1 for the bus address determination procedure.

When the emulation selection switch (SW5-1) is set to the DH11/DM11 setting, the DH11/DHV11 column in Table 4-4 is used for the DH11 bus address, and the DM11 column in Table 4-4 is used for the DM11 bus address. When the DHV11 emulation is selected, the DH11/DHV11 column is used for the DHV11 bus address, and the DM11 column can be ignored.

4.3.3.1 <u>DH11/DM11 Device Register Addresses</u>

When you have determined the proper address for the DH11 and DM11 registers, set CC02 Controller Module switches SW5-2 through SW5-6 according to Table 4-4. The address specified is for the System Control Register of the DH11 emulation.

A block of addresses from 17770500_8 to 17770676_8 in the Q-Bus I/O page are reserved for DMll-type devices. The autoconfigure utilities of DEC operating systems recognize the DMll if it is located anywhere within that range. The CSO2/H has a DMll for each DHll.

As is shown in Table 4-4, the starting address for any DM11 depends on the selection of the DH11 starting address. For example, if the DH11 address is 17760020_8 , the DM11 address is 17770500_8 .

DM11 DH11/DHV11 SW5 б Address Address (in octal) (in octal) l l Õ ĺ X **(17760520**) 0. 0_ 0 = open/OFFr = closed/ON

Table 4-4. CS02/H Q-Bus Address Selection

Example 4-1. One DHll with associated DMll modem control unit.

Address of DHll emulation set to 17760260g using SW5.

Addres	ss			SW5		
DH11	DMll	2	3	4	5	6
177602608	177706208	0	1	0	1	1

4.3.3.2 DHVll Device Register Address

When you have determined the proper DHVll register address, set CC02 Controller Module switches SW5-2 through SW5-6 according to Table 4-4. The address specified is for the Control Status Register.

There is no DMll emulation associated with the DHVll.

Example 4-2. Two DHVll emulations. Address of first DHVll emulation set to 177602608 using SW5.

Emulation Number	DHVll Address	2	 3	SW5	 5	<u>-</u>	
1 2	17760260 ₈ 17760300 ₈	0	1	0	1	1	
0 = open/OFF 1 = closed/ON							

4.3.4 CC02 INTERRUPT VECTOR ADDRESSES (SW3-1:SW3-5,SW4-1:SW4-6)

A floating vector convention is used to select vectors for DHll, DHVll and DMll type devices. These vector addresses are assigned from the floating vector block that starts at address 3008 and proceeds upwards to 7778. See Section 3 for a detailed description of the vector selection algorithm.

When the emulation selection switch (SW5-1) is set to the DH11/DM11 setting, use Table 4-5 to determine the switch settings for the vector address of the DH11 emulation, and use Table 4-6 to determine the switch settings for the vector address of the DM11 emulation. When the emulation selection is set to the DHV11 setting, use Table 4-5 to determine the switch settings for the vector address of the DHV11 emulation, and the switches described in Table 4-6 are not used.

4.3.4.1 <u>DH11 Vector Addresses</u>

The DHll emulation requires two interrupt vector addresses, one for the receive function and one for the transmit function. The receive vector is first, and it is always on a modulo-10 boundary (XX0). It is followed consecutively by the transmit vector on a modulo-four boundary (XX4). The DHll interrupt vector addresses are set using five switches as specified in Table 4-5. Only the receive vector is selected using Table 4-5. The transmit vector follows the receive vector, and is automatically assigned by the firmware.

Octal Address	 1	2	SW3 3	4	5	Octal Address	1	2	SW3 3	4	 5
300 310 320 330 340 350 360 370	0 1 0 1 0 1	0 0 1 0 0 1	0 0 0 1 1 1 1	000000	0000000	500 510 520 530 540 550 560 570	0 1 0 1 0 1	0 1 0 0 1 1	0 0 0 0 1 1	0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1
400 410 420 430 440 450 460 470	0 1 0 1 0 1	0 0 1 1 0 0 1	0 0 0 0 1 1 1	1 1 1 1 1	0 0 0 0 0 0 0	600 610 620 630 640 650 660	0 1 0 1 0 1	0 0 1 0 0 1	0 0 0 0 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
0 = 0 1 = c	pen/	OFF d/ON					 				

Table 4-5. DHll/DHVll Vector Address Selection

Example 4-3. A DH11 with associated DM11 modem control unit. Using Table 4-5, switch SW3 is set to select a receive vector address of 340g. The transmit vector is 344g.

	DHll				SW3		
	Vector		1	2	3	4	5
Receive Transmit	340 ₈ 344 ₈		0	0	1	0	0
0 = open,	/OFF 1 =	clos	sed/0	NC			

4.3.4.2 DHVll Vector Addresses

Each DHVll emulation requires two interrupt vector addresses, one for the receive function and one for the transmit function. The receive vector is first, and it is always on a modulo-10 boundary (XX0). It is followed consecutively by the transmit vector on a modulo-four boundary (XX4). The DHVll interrupt vector addresses are set using five switches as specified in Table 4-5. Only the receive vector of the first emulation is selected using Table 4-5. The transmit vector follows the receive vector, and is automatically assigned by the

firmware. The interrupt vectors for the second emulation follow the transmit and receive vectors for the first emulation.

Example 4-4. Two DHVll emulations. Using Table 4-5, switch SW3 is set to select a receive vector address of 3408 for the first DHVll.

DHVll Emulation Number	DHVll Vector	1	2	SW3		<u>-</u> 5
Receive 1 Transmit Receive 2 Transmit	340 ₈ 344 ₈ 350 ₈ 354 ₈	0	0	1	0	0
0 = open/OFF 1 =	closed/ON					

4.3.4.3 DMll Vector

Each DMll requires one interrupt vector on a modulo-four boundary. The DMll interrupt vector address is set as specified in Table 4-6.

note

If the system configuration requires the DH11 vector address to be assigned directly prior to (numerically) the DM11 vector, the DM11 vector must be assigned to an address 108 greater than the DH11 vector. This is because the DH11 requires two vectors per emulation.

Example 4-5. A DHll with associated DMll modem control unit. Using Table 4-6, switch SW4 is set to equal a starting DMll vector address of 310g.

DMll			Si	N4		
Vector	1	2	3	Ą	5	6
3108	0	1	0	0	0	0
0 = ope	en/Ol	FF :	L =	clos	sed/	ОИ

Table 4-6. DMll Vector Address Selection

Octal			- SW	14			Octal			- SW	74		
Address	1	2	3	4	5	6	Address	1	2	3	4	5	6
300 304 310 314 320 324 330 334	0 1 0 1 0 1	0 0 1 1 0 0	0 0 0 0 1 1 1 1	0 0 0 0 0 0	0 0 0 0 0 0	0000000	500 504 510 514 520 524 530 534	0 1 0 1 0 1	0 0 1 0 0 1	0 0 0 0 1 1 1 1	0000000	0000000	1 1 1 1 1 1 1 1
340 344 350 354 360 364 370 374	0 1 0 1 0 1	0 0 1 1 0 0 1	0 0 0 0 1 1	1 1 1 1 1 1 1 1	0 0 0 0 0 0 0	0 0 0 0 0 0 0	540 544 550 554 560 564 570 574	010101	0 0 1 1 0 0 1	0 0 0 0 1 1 1	1 1 1 1 1 1 1 1	0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
400 404 410 414 420 424 430 434	0 1 0 1 0 1	0 0 1 1 0 0	0 0 0 1 1 1	0 0 0 0 0 0	1 1 1 1 1	0 0 0 0 0 0	600 604 610 614 620 624 630 634	0 1 0 1 0 1	0 0 1 1 0 0	0 0 0 0 1 1 1	0 0 0 0 0 0	1111111	1 1 1 1 1 1 1 1 1
440 444 450 454 460 464 470 474	0 1 0 1 0 1	0 0 1 1 0 0	0 0 0 0 1 1 1	1 1 1 1 1 1	1 1 1 1 1 1	0 0 0 0 0 0	640 644 650 654 660 664 670	0 1 0 1 0 1	0 0 1 1 0 0	0 0 0 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1

0 = open/OFF
1 = closed/ON

4.3.5 OPTIONS

Other switches are used to select various options. This subsection explains those switch functions and options.

4.3.5.1 CC02 Run/Halt/Reset Switch (SW1-1)

When placed in the ON (closed) position, switch SWl-1 locks the CC02's microprocessor in a reset condition. Upon placing the switch back in the OFF (open) position, the CC02 Controller Module executes its initialization routine and comes on-line.

Switch	OFF	ON	Factory
SW1-1	Normal	Halt/Reset	OFF

4.3.5.2 CC02 Internal Test Select (SW1-2:SW1-4)

Switches SW1-2 through SW1-4 select one of four internal micro tests. The available selections are briefly described in Table 4-7 (see Section 6 for further details). To activate these tests, set the switches to the desired mode, then toggle the Reset switch (SW1-1).

NOTE

Switches SW1-2 through SW1-4 must be OFF (open) for normal operation of the controller. Test modes three and four (see Table 4-7) are used for off-line testing only.

4.3.5.3 <u>CC02 Tie CTS To DTR (SW2-2)</u>

This option is available only with Revision F or higher firmware. Normally, since the Clear To Send modem signal is not supported on the CS02, the CTS signal is faked by tying it to the Data Terminal Ready signal on all lines. However, newer CP22 Distribution Panels (those with three connectors on the back) support CTS on channels 0 through 3. By setting switch SW2-2 OFF, the CTS signal is only tied to DTR on channels 4 through 15. This allows independent control of CTS by software on channels 0 through 3. When SW2-2 is ON, CTS is tied to DTR on all lines.

Switch	OFF	ON	Factory
SW2-2	Channels 4-15	All Channels	OFF

Test	Test Mode Description		swl	
Mode		2	3	4
1	Normal Run Mode - Fault LED blinks if any channel fails internal loopback test.	0	0	0
2	Override Mode - Fault LED blinks only if no channels pass internal loopback test. Controller will run with lines that pass.	0	0	Porc
3	Continuous External Loopback Mode - Fault LED blinks if any error is detected on any channel.	0	1	0
4	Search Mode - Fault LED goes off if at least one channel is good. If no channels are good, the Fault LED blinks.	0	1	1
5	Echo Mode - Characters received from any terminal will be echoed. Revision E and above firmware only.	l	0	0
0 = 0	above firmware only. pen/OFF 1 = closed/ON			

Table 4-7. CC02 Internal Micro Test

4.3.5.4 DHll Baud Rate Option (SW2-3)

This switch determines the baud rate selected for a channel when the code 'll10' is selected in the Line Parameter Register. (See Table 7-1.) When switch SW2-3 is set to the OFF (open) position, the transmit and receive baud rate selected by this code is 19200 bps. When switch SW2-3 is set to the ON (closed) position the transmit and receive baud rate selected by this code is 100 bps.

Switch	OFF	ON	Factory		
SW2-3	19200	100	OFF		

4.3.5.5 <u>DHll Expanded Silo (SW2-4)</u>

Selecting this option causes the 64-character receive silo to expand to a 256-character silo. The silo is expanded by setting switch SW2-4 ON (closed).

Switch	OFF	ON	Factory
SW2-4	Disable	Enable	OFF

4.3.5.6 CC02 Force Two Stop Bits (SW2-6)

This option overrides program control of the number of stop bits per character. When this option is selected, all channels will transmit two stop bits with every character. This option is useful in situations where a continuous stream of asynchronous characters are being transmitted and the transmit station's data rate is slightly faster than the receive station's data rate. In some cases one stop bit between characters does not allow enough time for the receiving DUART to synchronize on the start bit which immediately follows the single stop bit. Two stop bits simply allow more time between characters to ensure that the receiving DUART has enough time to internally set up to sense the next start bit.

Switch	OFF	ON	Factory
SW2-6	Disable	Enable	OFF

And the second second

4.3.5.7 DH11 22-Bit Addressing Mode (SW2-7)

Because the DH11 register definition (see Section 7) allows a maximum of 18 bits of addressing, it is necessary to provide a means for operation on computers which support a 22-bit address. Selecting this option allows the DH11 emulation to run on a 22-bit address system by redefining some of the register definitions for the standard DH11. The details of these changes are contained in the Register and Programming Section (Section 7) of this manual. Essentially, the changes allow the specification of a 22-bit memory address for DMA operations instead of the normal 18-bit address.

Switch	OFF	ON	Factory
SW2-7	Disable	Enable	OFF

In addition to setting switch SW2-7, an IC must be inserted on the CC02 Controller Module to enable DH11 22-bit addressing. A CC02 Extended Address Option Kit (Emulex part number CS0113001)

accompanies the CC02 Controller Module. Included in this kit is an integrated circuit (IC). This IC must be inserted in the socket at location Ul51 on the CC02 Controller Module.

CAUTION

Some manufacturers of Q-Bus backplanes use the backplane lines now devoted to extended addressing for power distribution. Installing the CC02 Controller Module with the Extended Address IC will damage the option IC. Before installing the option confirm that there is neither positive or negative potential between lines BC1, BD1, BE1, BF1 and logic ground. A CC02 without the Extended Address IC installed will not be damaged if power is present on those lines.

4.3.5.8 Monitor O-Bus DC Power OK Signal (SW5-7)

When placed in the ON (closed) position, switch SW5-7 causes the controller to inhibit monitoring of the Q-Bus 'DC Power O.K.' signal. When SW5-7 is OFF (open), the controller will reset when the Q-Bus 'DC Power O.K.' signal is not present.

Switch	OFF	ON	Factory
SW5-7	Monitor	Ignore	ON

4.3.5.9 DHll Clear To Send Flow Control

Channels zero through three support a Clear to Send (CTS) input signal on pin five of the 25-pin subminiature D-type connector. (The nine-pin connectors on the CP24 do not carry this signal). When switch SW2-l is OFF (open), the CTS signal is ignored by the CC02 firmware. When switch SW2-l is ON (closed) and the CTS signal is inactive, the firmware will suspend transmission of characters on that line. The line will transmit characters only when the CTS line is active.

Switch	OFF	ON	Factory
SW2-1	Disable	Enable	OFF

4.3.5.10 DHV11 Level Flow Control Option

This option is available only with Revision H or higher firmware. When the level flow control option is enabled, the CS02/H controls transmitted data flow by monitoring the Carrier input at the distribution panel. When Carrier is negated, the CS02/H generates an XOFF character, halting transmission of data. When Carrier is asserted, the CS02/H generates an XON character, reenabling transmission. This feature is normally implemented by cabling the DTR line of the terminal to the Carrier input of the distribution panel. Thus, when the terminal drops DTR, the CS03 halts data transmission.

Keep the following things in mind if you enable this option:

- This option works on transmitted data only. It cannot be used to halt the received data flow.
- Lines enabled for this option will not report modem status changes (Carrier, DSR, CTS) to the host operating system. Modem control signals (DTR, RTS) are not affected.
- Standard DHV11 auto input/output XON/XOFF flow control will be ignored on lines with this option enabled.

The level flow control option can be enabled on lines 9 through 15 by setting switches SW4-1 through SW4-3. Table 4-8 shows the switch settings.

NOTE

The level flow control option switches must all be OFF to run the DEC DHV11 diagnostics.

Table 4-8. Level Flow Control Switch Settings

-SW4- 1 2 3	Lines Enabled
0 0 0 1 0 0 0 1 0 1 1 0 0 0 1 1 0 1 0 1 1 1 1 1	No lines enabled Line 15 enabled Lines 14 through 15 enabled Lines 13 through 15 enabled Lines 12 through 15 enabled Lines 11 through 15 enabled Lines 10 through 15 enabled Lines 9 through 15 enabled

4.3.5.11 DHV11 High Performance Throughput Option

This option is available only with Revision H or higher firmware. In previous releases of the CS02/H, the transmit character throughput in programmed I/O mode (PIO) was reduced considerably in order to retain compatability with the DEC DHV11 diagnostics. Setting switch SW4-4 ON eliminates the throughput reduction and allows the CS02/H to run much faster than the DEC DHV11.

The increase in PIO transmit speed may not be detectable under normal operating system conditions due to the inability of the DHVll driver to immediately service the transmit PIO interrupt. However, if a simple benchmark program were designed capable of transmitting a continuous PIO data stream to two terminals, one on the CSO2/H and the other on the DEC DHVll, one would see a remarkable difference in throughput simply by watching the two terminals.

NOTE

Switch SW4-4 must be OFF to run the DEC DHV11 diagnostics.

Switch	OFF	ON	Factory
SW4-4	Disable	Enable	OFF

4.3.5.12 <u>DHV11 38400 Baud Option</u>

This option is available only with Revision H or higher firmware. It allows you to run at 38400 baud on a MicroVAX even though the DHVll driver on the MicroVAX does not support operation at this speed. The CS02/H allows you to run at 38400 baud on a MicroVAX if you do three things:

- Set switch SW4-5 ON.
- Configure the operating system for 2000 baud. If switch SW4-5 is ON, any line configured for 2000 baud will operate instead at 38400 baud.
- Set your terminal(s) for 38400 baud.

NOTE

Switch SW4-5 must be OFF to run the DEC DHV11 diagnostics.

Switch	OFF	ON	Factory
SW4-5	2000	38400	OFF

4.4 DISTRIBUTION PANEL SETUP

Before you begin the installation of the CS02/H subsystem, you may need to set certain jumpers on the distribution panel. See the setup section of you distribution panel technical manual for details.

When you are finished setting up the panel, return to this manual for instructions on installing the CC02 in the Q-Bus backplane.

4.5 INSTALLATION OF THE CC02 IN AN LSI-11

4.5.1 SYSTEM PREPARATION

Power down the system and switch OFF the main AC breaker. Remove the side covers from the CPU cabinet and otherwise make the Q-Bus accessible.

NOTE

If you are using a CP23 distribution panel (20 mA current loop) with the CS02/H, you must modify your backplane so that -15 VDC is supplied on Q-Bus lines AB2 and BB2. This is a nonstandard backplane configuration and should only be implemented by a qualified technician.

4.5.2 CONTROLLER INSTALLATION

The CC02 Controller Module can be inserted into any backplane slot in the DEC LSI-11 computer chassis. The closer a module is to the CPU, the higher its interrupt priority. As a general rule, the CC02 Controller Module should be placed in front of mass storage peripherals which have large buffers, and behind small disk and tape controllers which have little buffering. There should be no open slots between the CPU module and the last device on the bus.

The controller PCBA must be plugged into the backplane with components oriented in the same direction as the CPU and other modules. Always insert and remove the PCBA with the computer power OFF to avoid possible damage to the circuitry. Be sure that the PCBA is properly seated in the throat of the connector before attempting to seat the PCBA by means of the extractor handles.

4.5.3 DISTRIBUTION PANEL INSTALLATION AND CABLING

The CP22, CP23, and CP25 distribution panels are designed to mount on the rear RETMA rails of the CPU cabinet or an expansion cabinet, or directly in a DMF32 cutout in the rear of DMF32-compatible CPUs. Mounting and cabling instructions for these distribution panels are covered in their respective technical manuals. When you are finished mounting and cabling the distribution panel, turn to subsection 4.7 of this manual (Subsystem Power-Up and Verification) to complete the installation.

4.6 INSTALLATION OF THE CC02 IN A MICRO/PDP-11 OR MICROVAX

This subsection describes the procedure for mounting and cabling the CC02 Controller Module, in a Micro/PDP-11 or MicroVAX. The CS02/H subsystem may be mounted in the tabletop, floor-mount or rack-mount DEC Micro/PDP-11 or MicroVAX. The following steps form a procedure for the CS02/H subsystem installation.

- 1. Turn off the system power (using the front panel switch) and unplug the AC power cord from the wall.
- Remove the rear plastic cover of the Micro/PDP/VAX to expose the system I/O panel. (The rack-mount version does not have a rear cover.)
- 3. Using a blade screwdriver, loosen the captive screws that retain the patch and filter panel mounted in the system I/O panel. Figure 4-3 depicts the patch and filter panel. Lift the panel slightly, and pull it out, leaving the cables connected.
- 4. Pull the M8639 board (RQDX1) out of the backplane without disconnecting its cable.
- 5. The M8639 must occupy the last slot in the backplane.
 - a. For the floor-mount version, insert the M8639 board one position (slot) to the left of the slot from which it was removed.
 - b. For the tabletop or rack-mount version, insert the M8639 board one position (slot) below the slot from which it was removed.




Figure 4-3. Micro/PDP/VAX Patch and Filter Panel Assembly

- 6. Insert the CC02 Controller Module in the slot from which the M8639 was removed, with the components oriented in the same direction as the CPU and other modules in the backplane.
- 7. The controller module is now installed. To complete the installation, you must refer to the installation section of the CP24 manual, which describes how to mount the CP24 and CP24/B and cable them to the controller module. When you are finished with the cabling, reattach the patch panel, using the screws you removed earlier. Then return to subsection 4.7 of this manual to complete the installation.

4.7 SUBSYSTEM POWER-UP AND VERIFICATION

When you have finished configuring and installing your CS02/H Communications Subsystem, you need to confirm that it is indeed installed and functioning properly. This subsection is designed to help you to verify proper subsystem operation quickly and efficiently. The verification procedure is outlined below:

- 1. Power-up the subsystem and observe self-test results
- 2. Test the CC02 Controller Module
- Test each distribution panel.

If each of the tests described in this subsection are passed successfully, then you can be confident that the subsystem is ready to use.

No troubleshooting procedures are included in this subsection. If one of the tests described here fails, see Section 6, Troubleshooting, for a detailed fault isolation procedure.

4.7.1 CC02 CONTROLLER MODULE VERIFICATION

Switches SW1-3 and SW1-4 are assumed to be OFF before the CPU and controller are initially powered up.

The CC02 Controller Module performs a self-test on power-up or when reset. The results of this self-test is indicated using LEDs located at the edge of the CC02 Controller Module. A successful completion of the power-up self-test will be indicated by the green On-Line LED being ON, and by the two red LEDs being OFF.

When power is applied to the CPU, or when SW1-1 on the edge of the CC02 Controller Module is turned ON and then OFF again (close/open), the controller automatically executes a built-in self-test. The test is not executed with every Bus INIT, but only on power-up (i.e., DCLO) or reset of the CC02 Controller Module.

As power is applied to the system, watch the Fault LED located at the edge of the controller module. Of the three LEDs which are visible, the Fault LED is the center one and is red. Normally, the Fault LED flashes ON momentarily when power is first applied and then goes out. After the red Fault LED goes out, the green On-Line LED should come on. This sequence indicates that the controller module itself is operational.

If the Fault LED stays ON, or continues to FLASH, see Section 6 for fault isolation instructions.

4.7.2 PANEL VERIFICATION

Operater-initiated self-diagnostics can be used to verify the channels on the distribution panel(s). See subsection 6.4 for instructions on initiating the self-diagnostics.

4.7.3 DIAGNOSTICS

Emulex offers diagnostics for both the DHll and DHVll emulation of the CS02/H. Instructions for running them are in the PDP-ll/LSI-ll Diagnostic Distribution Kit for All Products (part number PD9951801).

The CS02/H can also run the DEC diagnostics. Instructions for running the DEC ZDHMD0 DHll diagnostic on an LSI-ll CPU can be found in Appendix B. Instructions for running the DHVll diagnostics can be found in Appendix C.

BLANK

5.1 OVERVIEW

This section describes the operating switches and indicators of the CS02/H Communication Subsystem. Excluding this overview, the section is divided into two main subsections.

Subsection	Title	
5.1 5.2	Overview CC02 Controller Module Switches and Displays	
5.3	Distribution Panels Switches and Displays	

5.2 CC02 CONTROLLER MODULE SWITCHES AND DISPLAYS

The CC02 Controller Module PCBA has several switches located in DIPs. All but four of these switches are used only when initially configuring the subsystem and have no use during normal operation.

There are also three indicator LEDs located on the PCBA. SWl and the LEDs are shown in Figure 5-1.

5.2.1 SWITCHES

Of the several DIP switch packs located on the CC02 Controller Module, only one is accessible when the controller is installed in a Q-Bus chassis. That four-switch piano-type DIP is designated SW1, and is located on the outside edge of the controller PCBA.

The HALT/RESET switch, SW1-1, halts the controller's microprocessor and re-initializes its internal program counter and logic when closed (DOWN). When opened (UP), the microprocessor runs normally after executing its self-test and initialization routines.

Switch SWl-2 is not used, and SWl-3 and SWl-4 are used to select self-diagnostic modes (see subsection 6.4).

5.2.2 DISPLAYS

The three LEDs are labeled Activity, Fault and On-Line. When viewing the CC02 Controller Module from the edge, with the components facing up, the On-Line LED is on the right, and the Active LED is on the left. The LED functions are set up so that once power is provided to

Distribution Panel Switches/Displays

the CS02/H, either the On-Line LED or the Fault LED will be ON. The LED's funtions are as follows:

On-Line LED


This green LED indicates that the CS02/H Communication Subsystem is on-line. This LED will be OFF when switch SW1-1 is ON (closed).

Fault LED

When the microprocessor is running its self-test, this red LED serves as a fault indicator. The fault indications are explained in subsection 6.4. This LED will be ON when switch SW1-1 is ON (closed). The controller cannot be addressed while this LED is ON.

Active LED

This red LED serves as an activity indicator. flickers or glows dimly, depending on the level of controller activity.



CS0201-0139

CC02 Controller Module Operator Figure 5-1. Controls and Indicators

5.3 DISTRIBUTION PANEL SWITCHES AND DISPLAYS

There are no switches or LEDs on any of the distribution panels which are a part of the CS02/H Communications Subsystem.

6.1 OVERVIEW

This section describes the several diagnostic features with which the CS02/H is equipped, and outlines fault isolation procedures that use these diagnostic features.

Subsection	Title	
6.1 6.2 6.3 6.4	Overview Fault Isolation Procedures Power-Up Self-Tests CC02 Operator Initiated Self-Diagnostics	

6.1.1 SERVICE

The components of your Emulex CS02/H Communications Subsystem have been designed to give years of trouble-free service, and they were thoroughly tested before leaving the factory.

Should one of these fault isolation procedures indicate that a component is not working properly, the component must be returned to the factory or one of Emulex's authorized repair centers for service. Emulex products are not designed to be repaired in the field.

Before returning the component to Emulex, whether the product is under warranty or not, you must contact the factory or the factory's representative for instructions and a Return Materials Authorization (RMA) number.

DO NOT RETURN A COMPONENT TO EMULEX WITHOUT AUTHORIZATION. nent returned for service without an authorization will be returned to the owner at the owner's expense.

In the continental United States, Alaska, and Hawaii contact:

Emulex Technical Support 3545 Harbor Boulevard Costa Mesa, CA 92626 (714)662-5600 TWX 910-595-2521

Outside of the United States, contact the distributer from whom the subsystem was initially purchased.

To help you efficiently, Emulex or its representative requires certain information about our product and the environment in which it is installed. Figure 6-1 on the facing page contains a list of the information required and shows where the information can be found.

After you have contacted Emulex and received an RMA, package the component (preferably using the original packing material) and send the the component **POSTAGE PAID** to the address given you by the Emulex representative. The sender must also insure the package.

6.1.2 TEST CONNECTOR

The external loop tests described in subsections 6.4.3 and 6.4.4 require a wrap-around connector. One connector or a full set of 16 can be ordered from Emulex. You may build your own test connector for any of the Emulex distribution panels by strapping a DB25S connector (for the CP22, CP23, CP24/B, or CP25) or a DE09S connector (for the CP24). The type of wrap-around depends on the emulation you have chosen for the CS02/H, the type of interface (RS-232, RS-422, or 20 mA current loop), and the model of distribution panel. Instructions for building wrap-arounds are contained in the distribution panel technical manuals.

6.2 FAULT ISOLATION PROCEDURES

A fault isolation procedure is provided in flow chart format. The procedure is based on the self-tests incorporated into the subsystem. The procedure is designed to isolate and identify bad lines.

The chart symbols are defined in Table 6-1. The three- and four-digit numbers in the process boxes (for example, 6.4.4) are the numbers of the subsections that describe the test specified as the process.

Symbol	Description
	Start point, ending point.
\Diamond	Decision, go ahead according with YES or NO.
igtriangledown	Connector, go to same-numbered symbol on another sheet.
	Process.

Table 6-1. Flow Chart Symbol Definitions

When the fault isolation procedure indicates a problem, see subsection 6.1.1 for service instructions.

Fault Isolation Procedures

CSO2/H CONFIGURATION RECORD SHEET

_	
	GENERAL INFORMATION
	1. Host computer type
	CC02 CONTROLLER MODULE
	1. Emulation PROM numbers range from
	1234 12345678 12345678 12345678 12345678 0000 00000000 00000000 00000000 00000000 1111 11111111 11111111 11111111 SW1 SW2 SW3 SW4 SW5
	SW1 SW2 SW3 SW4 PROM PROM 5 4
	EMULATION PROM SW5
	PROM PROM 1 0
	ADDRESS DECODE PROMS→
í	OBC TONOTE

Figure 6-1. CS02/H Configuration Reference Sheet

CS0201-0161

6.2.1 SELF-TEST FAILURE FAULT ISOLATION

The flow chart shown in Figure 6-2 is a representation of the subsystem verification procedure recommended in subsection 4.7 with fault isolation techniques added. The isolation techniques are designed to pinpoint the cause of most self-test failures.

The starting point is the initial power-up of the subsystem which, of course, causes all power-up self-tests to be performed. Each power-up self-test is represented by one or more decision diamonds in the chart. If a self-test fails, the failure branch of the decision diamond indicates additional operator-initiated self-diagnostics that can be performed to isolate the fault.

Aside from a wrap-around connector, no special test equipment is required. Subsystem cables can be checked by substitution or with the aid of a multimeter. All subsystem cables are shown schematically in Appendix A.

6.3 POWER-UP SELF-TESTS

The following subsections describe the self-tests performed by the major components of the subsystem. If any of these components completely fail their self-tests, you do not need to proceed with further tests. Package the units as described in subsection 6.1.1 and return them to the factory for repair. The major subsystem components are not designed to be serviced in the field.

6.3.1 CC02 CONTROLLER MODULE SELF-TEST

This power up self-test is a very thorough check of the CC02's functional integrity. Three functional areas are checked:

- 1. The on-board PROM and RAM memories
- 2. The on-board DUARTs (with the exception of the EIA drivers)
- The microprocessor itself.

NOTE

Switches SW1-2 through SW1-4 must be OFF when the tests described are executed.

When power is applied to the CPU, or when switch SW1-1 on edge of the CC02 controller PCBA is turned ON and then OFF again (close/open), the controller automatically executes a built-in self-test. The test is not executed with every Bus INIT but only on power-up (i.e., DCLO asserted).




Figure 6-2. Self-Test Failure Fault Isolation Chart

During the self-test the Fault LED on the top edge of the CC02 control module is ON. If the self-test is completed successfully, the on-board microprocessor turns the Fault LED OFF. If the LED goes ON when power is applied and stays ON, a complete failure of the self-test is indicated. When the LED is ON, the CS02/H cannot be addressed by the CPU.

6.4 CC02 OPERATOR-INITIATED SELF-DIAGNOSTICS

There are several CS02/H self-diagnostics that can be selected by the operator using switches SW1-2 through SW1-4 on the CC02 Controller PCBA. The combinations of switch positions and the test modes that they produce are summarized in Table 6-2, below. The operation of the various test modes is detailed in subsections 6.4.1 through 6.4.4.

Test Mode	Test Mode Description		SWl 3	 4
1	Normal Run Mode - Fault LED blinks if any channel fails internal loopback test.	0	0	0
2	Override Mode - Fault LED blinks only if no channels pass internal loopback test. Controller will run with lines that pass.	0	0	1
3	Continuous External Loopback Mode - Fault LED blinks if any error is detected on any channel.	0	1	0
4	Search Mode - Fault LED goes off if at least channel is good. If no channels are good, the LED blinks.	0	1	1
5	Echo Mode - Characters received from any terminal at any baud rate will be echoed. Revision E firmware and above only.	1	0	0
0 = 0	pen/OFF 1 = closed/ON	<u> </u>	···	

Table 6-2. Self-Test Modes

6.4.1 NORMAL RUN MODE

The controller is placed in this mode for normal operation. In the Normal Run mode, the controller executes its standard self-test on power-up or when SWl-1 is closed and then opened (ON/OFF) (see subsection 6.3).

6.4.2 OVERRIDE MODE

All power-up diagnostic routines are performed in the Override mode, but the CC02 operates if at least one good serial port is detected. All of the serial ports that have passed the Internal Loopback test should function normally.

6.4.3 CONTINUOUS EXTERNAL LOOPBACK MODE

In this mode, the controller executes an External Loopback test continuously. For the controller to pass this test, all ports must be externally looped back. This loopback may be accomplished by placing loopback connectors on every port. If a port fails this test, the LED blinks. The bad port can then be isolated using the Search mode.

6.4.4 SEARCH MODE

In the Search mode, the controller executes a continuous external loopback test. If NO ports pass the test, the controller Fault LED blinks. If ONE port passes the test, the controller Fault LED goes out. This allows a faulty port to be isolated by plugging a loopback connector (see subsection 6.1.2) in each port, one port at a time. If the Fault LED goes out, that port is good. If it continues to blink, that port is bad.

6.4.5 ECHO MODE

In the echo mode, characters received from any terminal will be echoed back to that terminal. The terminal may be set for any baud rate. This mode is available only on Revision E and above firmware. •

.

BLANK

7.1 OVERVIEW

This section contains a detailed description of the device registers which are accessible to the Q-Bus that are used to monitor and control the CS02/H Communications Subsystem. The registers are functionally compatible with those of a DEC DH1l communications multiplexer with DM1l modem control, or with those of a DEC DHV1l communications multiplexer.

This section also includes some general programming notes designed to aid the programmer who writes software to operate the CS02/H, and a brief architectural description of the CC02 Controller Module.

The following table outlines the contents of this section.

Subsection	Title
7.1	Overview
7.2	DH11 Registers
7.3 7.4	DM11 Registers DHV11 Registers
7.5	DH11/DM11 General Programming Notes
7.6	DHV11 General Programming Notes
7.7	Architecture

For quick reference, Figure 7-1 illustrates the entire DH11- and DM11-type register set. The bit mnemonics are the same as those used in the more complete descriptions that follow. The subsection numbers in Figure 7-1 reference the appropriate descriptions.

The register address is given in terms of an offset from the device's base address. Simply add the offset to the base address to obtain the correct address for a specific register (base addresses and offsets are in octal notation). Note that the base addresses for the DH11 and DM11 register sets are different.

7.2 DH11 REGISTERS

There are eight 16-bit registers for the DH11. Three of these registers (LPR, CAR and BCR) are replicated for each of the 16 channels. Selection of the particular register set is made by the line number in SCR.

```
7.2.1 SYSTEM CONTROL REGISTER (SCR) +0
     15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
     TI SI TIE SIE MC NXM MM CNI RI RIE A17 A16
                                                   Line No.
7.2.2 RECEIVED CHARACTER REGISTER (RCR) +2
     15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
                                       Received Character
     VDP DO FE PE
                      Line No.
7.2.3 LINE PARAMETER REGISTER (LPR)
                                  +4 (Indexed by Line No.
                                      of SCR)
     15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
                                         OP PE 0 TSB
               Tx Speed
                             Rx Speed
                                                        Char.
                                                        Length
7.2.4 CURRENT ADDRESS REGISTER (CAR) +6 (Indexed by Line No.
     15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
                          Current Address
7.2.5 BYTE COUNT REGISTER (BCR) +10 (Indexed by Line No. of SCR)
     15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
                 Two's Complement of Number of Bytes
7.2.6 BUFFER ACTIVE REGISTER (BAR) +12
     15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
                       Transmit Enable Bits
7.2.7 BREAK CONTROL REGISTER (BRCR) +14
      15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
                            Break Bits
7.2.8 SILO STATUS REGISTER (SSR)
                              +16
     15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
          0
               Silo Fill Level
                                  A17 A16
                                            Silo Alarm Level
7.2.9 CONTROL AND STATUS REGISTER (CSR) +0
      15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
      RF CF CTS 0 CS CM MM STP DONE IE SE BUSY
                                                   Line No.
7.2.10 LINE STATUS REGISTER (LSR) +2 (High byte indexed by Line
                                     No. of SCR, low byte indexed by Line No. of CSR)
      15 14 13 12 11 10 09 08:07 06 05 04 03 02 01 00
          0 A21 A20 A19 A18 A17 A16 RNG CAR CTS 0 0 RTS DTR LE
                                                  CS0201-0148
```

Figure 7-1. DHll/DMll Registers

7.2.1 SYSTEM CONTROL REGISTER (SCR) +0

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

ſ	 					T	
	TI	SI TIE SIE	MC NXM	MM CNI	RI RIE	A17 A16	Line No.
1						1	

Read/Write, Byte Addressable

Transmitter Interrupt (TI) - Bit 15

Read/Write

Cleared by Master Clear

This bit is set when the controller increments the byte count to zero, indicating that the last character of a DMA transfer has been loaded into a DUART transmitter holding register. Setting TI also causes an interrupt to be generated if TIE (bit 13) is set.

The line that caused TI to set can be determined by reading the BAR. The bit(s) that is reset and had been previously set to enable transmission identifies the line(s) that caused the interrupt. An exclusive-or comparison of the current contents of BAR and the pervious image will identify the interrupting line(s). TI must be reset before reading the BAR to allow the controller to post another interrupt.

Storage Interrupt (SI) - Bit 14

Read-Only

Cleared by Master Clear

This bit is set when the receiver scanner has found a receiver-holding register with a character in it and desires to store that character in the receiver silo, but cannot because the receiver silo is full. Setting this bit causes an interrupt to be generated if SIE (bit 12) is set.

Transmitter Interrupt Enable (TIE) - Bit 13

Read/Write

Cleared by Master Clear

Setting this bit allows the setting of TI or NXM (bit 15 or 10, respectively) to generate a transmitter interrupt request or non-existent memory interrupt request.

DHll Registers

Storage Interrupt Enable (SIE) - Bit 12

Read/Write

Cleared by Master Clear

Setting this bit allows the setting of SI (bit 14) to generate an interrupt request.

<u>Master Clear (MC) - Bit ll</u>

Read/Write

Cleared by Master Clear

Setting this bit initializes the controller, clearing the silo, the DUARTs and the registers. The controller resets this bit when the initialization operation is complete.

Non-Existent Memory (NXM) - Bit 10

Read-Only

Cleared by Master Clear

This bit is set when the controller is bus master during NPR transfer and does not receive a SSYN from the memory within 20 microseconds NXM is also set if a parity error is detected during a DMA (memory read) operation.

Maintenance Mode (MM) - Bit 09

Read/Write

Cleared by Master Clear

Setting this bit places the controller in the Maintenance mode. When in Maintenance mode, it is possible to write bits 07, 10 and 14 of the SCR, which are normally read-only. Also, the transmitted data signal is internally looped to the received data input.

<u>Clear Non-Existent Memory Interrupt (CNI) - Bit 08</u>

Read/Write

Cleared by Master Clear

Setting this bit clears the non-existent memory interrupt (bit 10) and clears itself.

Receiver Interrupt (RI) - Bit 07

Read-Only

Cleared by Master Clear

Setting this bit indicates that the number of characters stored in the silo exceeds the "alarm level" specified by the low byte of the SSR. Setting this bit generates an interrupt request if RIE (bit 06) is also set.

Receiver Interrupt Enable (RIE) - Bit 06

Read/Write

Cleared by Master Clear

Setting this bit allows the setting of RI (bit 07) to generate an interrupt request.

Extended Address Bits (Al7, Al6) - Bits <05:04>

Read/Write

Cleared by Master Clear

These bits are bus address bits Al7 and Al6 for the line specified in bits <03:00>. The contents of these bits are copied into the 18-bit CAR for the line when the low-order 16 bits are loaded in the CAR. When these bits are read, they do not represent the actual status of the address bits for the selected line.

NOTE

If the 22-bit addressing mode option has been selected, these bits are not used. The upper six bits of the current address are written through the high byte of the LSR.

Line Number - Bits <03:00>

Read/Write

Cleared by Master Clear

Each of the 16 channels served by the controller has its own storage for channel parameter information, current address, and byte count. These storage locations are loaded by the program via the LPR, CAR, and BCR, which are indexed by the line number in the SCR.

7.2.2 RECEIVED CHARACTER REGISTER (RCR) +2

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

VDP	DO	FE	PΕ	Line No.	Received Character

Read-Once, Word Addressable

This register is the bottom of the 64-word silo. Valid silo data is displayed if bit 15 is set. When this register is read the bottom word of the silo is removed, the Silo Fill Level in SSR is decremented by one, and SI in the SCR is reset.

Valid Data Present (VDP) - Bit 15

Read-Once

Cleared by Master Clear

When set, this bit indicates that the data present in bits <14:00> of this register are valid. When this register is read and bit 15 is set, the character in the low byte is valid and should be processed. The program should continue reading this register and processing characters until bit 15 is found to be reset, indicating the the receive silo is empty. An entry is lost after being read.

Data Overrun (DO) - Bit 14

Read-Once

Cleared by Master Clear

When set, this bit indicates that the received character was preceded by a character that was lost due to the inability of the receiver scanner to service the DUART receiver holding-register or because the silo is full.

Framing Error (FE) - Bit 13

Read-Once

Cleared by Master Clear

When set, this bit indicates that the receiver has sampled a line for the first stop bit, and found the line in a spacing condition (logical zero). This condition usually indicates the reception of a Break.

Parity Error (PE) - Bit 12

Read-Once

Cleared by Master Clear

When set, this bit indicates that the parity of the received character does not agree with that designated for the channel.

Line Number - Bits <11:08>

Read-Once

Cleared by Master Clear

The state of these bits indicate the line number on which the received character was received. Bit 08 is the least significant bit.

Received Character - Bits <07:00>

Read-Once

Cleared by Master Clear

These bits contain the received character, right justified, if the valid bit (bit 15) is set. The least significant bit is bit 00.

7.2.3 LINE PARAMETER REGISTER (LPR) +4 (Indexed by Line No. of SCR)

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

	0	HD	Tx Speed	Rx Speed	OP	PE	0	TSB	Char.
									Length
- 1				,	L				<u> </u>

Read/Write, Byte Addressable

The LPR for all channels is cleared by Initialize and Master Clear.

<u>Half-Duplex (HD) - Bit 14</u>

Cleared by Master Clear

Setting this bit causes the channel to operate in half-duplex mode. If HD is reset, this channel will operate in full-duplex mode. In half-duplex operation, the receiver is blinded during transmission of a character.

Transmitter Speed - Bits <13:10>

Cleared by Master Clear

The state of these bits determines the operating speed for this channel's transmitter. See Table 7-1.

Table 7-1. Tx and Rx Speed Table

Tx Rx	13 09	Bi 12 08	ts 11 07	10 06	Baud Rate
	0 0 0 0 0 0 0 0	0 0 0 0 1 1 1 1 0 0	0 0 1 1 0 0 1 1 0	0 1 0 1 0 1 0 1	Disable 50 75 110 134.5 150 200 300 600 1200 1800 2400
	1 1 1	1 1 1	0 0 1	0 1 0	4800 9600 19200 or 100 ¹
	1	1	1	- 1	Not Supported

The rate selected by this code is determined by SW2-3 on the CC02. See subsection 4.3.4.4.

Receiver Speed - Bits <09:06>

Cleared by Master Clear

The state of these bits determines the operating speed for this channel's receiver. See Table 7-1.

Odd Parity (OP) - Bit 05

Cleared by Master Clear

If this bit and PE (bit 04) are set, characters of odd parity are generated on this channel and incoming characters will be expected to have odd parity. If this bit is not set, but bit 04 is set, characters of even parity are generated on this channel and incoming characters are expected to have even parity. If bit 04 is not set, the setting of this bit has no meaning or affect.

Parity Enabled (PE) - Bit 04

Cleared by Master Clear

If this bit is set, characters transmitted on this channel have an appropriate parity bit affixed, and characters received on this channel have their parity checked.

Two Stop Bits (TSB) - Bit 02

Cleared by Master Clear

Setting this bit conditions a channel that is transmitting with six-, seven-, or eight-bit code to transmit characters that have two stop bits. If the channel is transmitting five-bit code, assertion of this bit causes the characters to be transmitted with 1.5 stop bits. If this bit is not asserted, one stop bit is sent.

NOTE

Switch SW2-6 on the CC02 Controller Module can override the code specified here. See subsection 4.3.4.6 for details.

Character Length - Bits <01:00>

Cleared by Master Clear

To receive and transmit characters of the lengths (excluding parity bit) shown, these bits should be set as listed in the following table.

В:	it	Bits/
01	00	Character
0	0	5 bit
0	1	6 bit
1	. 0	7 bit
1	1	8 bit

7.2.4 CURRENT ADDRESS REGISTER (CAR) +6 (Indexed by Line No. of SCR)

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

Current Address

Read/Write, Word-Addressable

This register contains 16 of the 18 or 22 memory address bits for the channel specified in the SCR. This register must be loaded only after the SCR has been loaded with the desired channel number and the Al7 and Al6 address bits. (If the 22-bit addressing mode option has been selected, the upper six bits of the address are loaded through the upper byte of the LSR. See subsection 4.3.4.7 for details on this option.) When this register is loaded, address bits <15:00> of this register and Al7 and Al6 from the SCR are transferred into an 18-bit CAR for the channel.

7.2.5 BYTE COUNT REGISTER (BCR) +10 (Indexed by Line No. of SCR)

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

Two's Complement of Number of Bytes

Read/Write, Word Addressable

This register is loaded with the two's complement of the number of bytes to be transferred.

In the same fashion as LPR and CAR, this register must not be loaded or read without first selecting the channel number in SCR.

7.2.6 BUFFER ACTIVE REGISTER (BAR) +12

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

Transmit Enable Bits

Read-Modify-Write Ones-Only, Byte Addressable

Cleared by Initialize and Master Clear

This register contains one bit for each channel. The bits are set individually using BIS instructions. Setting a bit initiates transmission on the associated channel. The bit is cleared by the controller when the last character to be transmitted on that channel is loaded in the transmitter-holding buffer of the DUART. Although the clearing of a BAR bit does indicate that a new message may be sent, it does not indicate that the last characters from the preceding message have been completely sent. Specifically, two more characters are sent after the BAR bit clears. These are the last two

characters of the message; one of them is starting when the BAR is cleared, and one is the final character that is loaded into the holding register at time the BAR is cleared. This effect is a normal consequence of double-buffered transmission and is mentioned here for the benefit of programmers who want to write programs that control such modem leads as Request To Send.

The software driver should maintain an image of BAR. After setting a BAR bit to initiate tranmission, the software image of BAR should be updated. Upon receipt of a transmit interrupt (indicating transmission is completed), bit 15 of SCR should be reset. Then, the driver should read BAR and perform an exclusive-or comparison between BAR and the software image. This action will identify the line that completed the transmission. When the line finishes transmission, the software image of BAR should once again be updated. Note that although it is possible for multiple lines to finish transmission on a single interrupt, the driver need only read BAR once for each entry into the transmit service routine. (It is possible to find that no lines have finished transmission even though an interrupt was generated. In this case, the line that caused the interrupt was detected in BAR on the previous interrupt.)

7.2.7 BREAK CONTROL REGISTER (BRCR) +14

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 0.0

Break Bits

Read-Modify-Write, Byte Addressable

Cleared by Initialize and Master Clear

This register contains one bit for each channel. Setting a bit in this register immediately generates a break condition on the channel corresponding to that bit number; clearing the bit terminates the break condition. For the break condition to occur, bits <13:10> in LPR must contain a nonzero value. A zero value in these bits disables the transmitter and inhibits a break operation. duration of the break must be controlled by a software timer. Do not use the transmission of characters during a break interval to time the interval. Cleared by Initialize and Master Clear.

7.2.8 SILO STATUS REGISTER (SSR) +16

-	15	14	13	12	11	10	09	8 0	07	06	05	04	03	02	01	00
The second	SM	0		Silo	Fil	l Le	vel		A17	A16		Silo	Ala	rm L	evel	

Read/Write, Byte Addressable

Silo Maintenance (SM) - Bit 15

Read/Write

Cleared by Initialize and Master Clear

Each time this bit is set, a fixed binary pattern (125252 $_8$) is sent to the silo for checking during maintenance. Clearing and setting SM loads another copy of the pattern.

Silo Fill Level - Bits <13:08>

Read-Only

Cleared by Initialize and Master Clear

These bits are an up-down counter that indicates the actual number of characters in the silo. A full silo has a count of 77_8 and an empty silo has a count of 00_8 .

NOTE

When the Expanded Silo option is activated (SW2-4 ON/closed), the entire upper byte (bits <15:08>) is used to indicate the number of characters in the silo. There is no Silo Maintenance function. A full expanded silo has a count of 3778.

Extended Memory Address (Al7, Al6) - Bits <07:06>

Read-Only

These bits contain the Al7 and Al6 bits of the current address for the channel which is selected in the SCR.

NOTE

If the 22-bit addressing mode option has been selected (SW2-7 ON/closed), these bits are not used. The upper six bits of the current address are read through the high byte of the LSR.

Silo Alarm Level - Bits <05:00>

Read/Write

Cleared by Initialize and Master Clear

The program writes a number between zero and 63 into this location. This number is the desired silo alarm level. When the number of characters stored in the silo exceeds that number, the RI (bit 07 in SCR) is set and the interrupt request is generated if enabled by RIE (SCR bit 06).

7.3 DM11 (MODEM CONTROL) REGISTERS

The controller has two registers that are associated with modem control for a 16-channel group.

7.3.1 CONTROL AND STATUS REGISTER (CSR) +0

15	14	13	12	11	10	09	80	07	06	05	04	03	02	01	00
RF	CF	CTS	0	CS	CM	MM	STP	DONE	IE	SE	BUSY		Line	No.	

Read/Write, Byte Addressable

This register contains modem control transition information found by the scanner. It also contains maintenance controls.

Ring Flag (RF) - Bit 15

Read-Only

Cleared by Initialize and Clear Scanner

When DONE is set, a Ring OFF to ON transition on the channel specified by bits <03:00> is indicated by setting this flag.

Carrier Flag (CF) - Bit 14

Read-Only

Cleared by Initialize and Clear Scanner

When DONE is set, a Carrier transition on the channel specified by bits <03:00> is indicated by setting this flag.

Clear To Send (CTS) - Bit 13

Read-Only

Cleared by Initialize and Clear Scanner

When DONE is set, a Clear To Send (CTS) transition on the channel specified by bits <03:00> is indicated by setting this flag.

Clear Scanner (CS) - Bit 11

Write-Only

Setting this bit clears all logic associated with the modem control scanner, including the stored values of Carrier and Ring for all 16 channels. This function is especially useful if the programmer requires knowledge of the ON states of Carrier and Ring. When the scanner is enabled (or a step is performed) following a Clear Scanner, an interrupt occurs for all ON states as they appear as OFF-to-ON transitions. The Clear Scanner function is not completed until BUSY is reset by the controller.

Clear Multiplexer (CM) - Bit 10

Write-Only

Setting this bit clears the Request To Send, Terminal Ready, Secondary Transmit, and Line Enable flip flops for all channels.

Maintenance Mode (MM) - Bit 09

Read/Write

Cleared By Initialize and by Clear Scanner

If the modem scanner is enabled, setting this bit forces bits <15:12> to ones on each line with modem controls enabled (LE set)

Step (STP) - Bit 08

Write-Only

Setting this bit causes the scanner to increment the Line Number and to test that channel for interrupt-causing transitions. Step may be used in place of Scanner Enable, but care should be exercised that the scan rate is great enough (milliseconds) such that double carrier transitions are detected. If DONE is set, the program can still increment the scanner using STP. This function is not completed until BUSY is reset by the controller.

7-14 Device Registers and Programming

Done (DONE) - Bit 07

Read-Only

Cleared by Initialize and by Clear Scanner

When set, the DONE flag indicates that the scanner has detected a transition which requires an interrupt to the program. An interrupt occurs if Interrupt Enable is set. When DONE is set, it inhibits the scanner from advancing and makes available:

- The Line Number that caused the interrupt
- The status of the flags (four bits)

The scanner is released when DONE is reset.

Interrupt Enable (IE) - Bit 06

Read/Write

Cleared by Initialize and by Clear Scanner

Setting this bit allows interrupts to be generated.

Scanner Enable (SE) - Bit 05

Read/Write

Cleared by Initialize and by Clear Scanner

Setting this bit allows the scanner to "free run," testing all channels sequentially, if DONE is reset. BUSY is set as long as the scanner is enabled.

Busy (BUSY) - Bit 04

Read-Only

This bit is set when scanner is cycling. It is reset after clearing or stopping the scanner, or after a step function is completed.

Line Number - Bits <03:00>

Read/Write

Cleared by Initialize and by Clear Scanner

This three-bit field contains the binary address of the modem scanner's position. When loading this field under program control be sure that the scanner is disabled or not busy.

7.3.2 LINE STATUS REGISTER (LSR) +2 (High byte indexed by Line No. of SCR, low byte indexed by Line No. of CSR)

							80								
0	0	A21	A20	A19	A18	Al7	A16	RNG	CAR	CTS	0	0	RTS	DTR	LE

Read/Write, Byte Addressable

The LSR is replicated for all 16 channels. The LSR being addressed is determined by the channel number in the CSR for the lower byte, and by the channel number in the SCR for the upper byte.

Extended Address Bits 21:16 (A21:A16) - Bits <13:08>

Read/Write

These bits are used to specify the most significant six bits of the 22-bit buffer address in the CAR for the line specified by the SCR. When read, these bits indicate the status of (A21:A16) in the CAR for the line specified by the SCR. Subsection 7.5.3 provides the programming procedure for 22-bit addressing.

NOTES

When writing to the high byte, you must use a byte write.

These bits will be used as the high-order bits of the CAR only if the 22-bit addressing mode option is selected by switch SW2-7 on the CC02 Controller Module. See subsection 4.3.4.7 for details.

(A21:A16) must be set to their desired state before writing to the CAR. Also, the correct status of these bits cannot be read until after writing to the CAR.

Ring (RNG) - Bit 07

Read-Only

This bit reflects the status of the modem Ring (or Data Set Ready) lead.

Carrier (CAR) - Bit 06

Read-Only

This bit reflects the status of the modem Carrier Detect lead.

Clear To Send (CTS) - Bit 05

Read-Only

This bit reflects the status of the modem Clear to Send lead.

Request To Send (RTS) - Bit 02

Read/Write

Cleared by Initialize and by Clear Multiplexer

Setting this bit conditions the modem to transmit if all other conditions are met.

Data Terminal Ready (DTR) - Bit 01

Read/Write

Cleared by Initialize and by Clear Multiplexer

Setting this bit causes the DTR pin of the specified port's interface to become asserted (ON).

Line Enable (LE) - Bit 00

Read/Write

Cleared by Initialize and by Clear Multiplexer

Setting this bit allows the Ring and Carrier inputs to be sampled by the program and to be tested for transitions.

```
7.4.1 CONTROL STATUS REGISTER (CSR)
                                  07 06 05 04 03
                                                     02 01 00
     15 14 13 12 11 10 09 08
                      Tx Line No.
                                  RDA RIE MR 1
                                                     Ind. Add.
     TA TIE DF TDE 0
                                                     Reg. Ptr.
7.4.2 RECEIVER BUFFER (RBUF) +2
     15 14 13 12 11 10 09 08 07 06 05 04 03 02 01
                                                             00
                PER 0
                       Rx Line No.

    Received Character

7.4.3 TRANSMIT CHARACTER BUFFER (TXCHAR)
                                       +2
                                           (Indexed by
                                            Ind.Add.Reg.)
     15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
                                        Transmit Character
     TDV 0
                 n
                    0
                           0
7.4.4 LINE PARAMETER REGISTER (LPR)
                                  +4 (Indexed by Ind.Add.Reg.)
     15 14 13 12 11 10 09 08
                                  07
                                         05 04 03
                                                    02 01
                                                             0
      Tx Data Rate
                     Rx Data Rate
                                   SC
                                      EΡ
                                          PΕ
                                              Char.
                                                      Diag.
                                              Length
                                                      Code
7.4.5 LINE STATUS (STAT)
                       +6 (Indexed by Ind.Add.Reg.)
     15 14 13 12 11 10
                           09
                               08 07
                                      06 05
                                              04 03 02 01 00
                                                      0
                                                              0
     DSR 0 RI DCD CTS
                           +10 (Indexed by Ind.Add.Reg.)
7.4.6 LINE CONTROL (LNCTRL)
                                  07 06 05 04 03 02 01 00
     15 14 13 12 11 10
                           09
                               08
                                    Main. FXO OAF BC RE IAF TDA
                RTS
                        0 DTR LT
                                    Mode
7.4.7 TRANSMIT BUFFER ADDRESS 1 (TBUFFAD1) +12
                                              (Indexed by
                                               Ind.Add.Reg.)
     15 14 13 12 11 10 09 08 07 06 05 04 03 02 01
                 Buffer Address - Least Significant Part
7.4.8 TRANSMIT BUFFER ADDRESS 2 (TBUFFAD2)
                                         +14
                                              (Indexed by
                                               Ind. Add. Req.)
                                       06 05 04 03 02 01 00
             13 12 11 10 09
                                0.8
                                   07
                                        0
                                             Tx Buffer Address
                             Ω
                                   TDS
7.4.9 TRANSMIT DMA BUFFER COUNTER (TBUFFCT) +16
                                                (Indexed by
                                                 Ind. Add. Reg.)
      15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
                         DMA Character Count
                                                     CS0201-0149
```

Figure 7-2. DHV11 Registers

7.4 DHV11 REGISTERS

There are nine 16-bit registers for the DHV11. All but the first two DHV11 registers are implemented as eight indexed registers. The index parameter for these registers is the Indirect Address Register Pointer (Ind. Add. Reg.), (bits <02:00>) in the CSR. For quick reference, Figure 7-2 illustrates the entire DHV11 register set.

7.4.1 CONTROL STATUS REGISTER (CSR) +0

75	7 A	73	12	77	10	ΩQ	ህ አ	07	06	ሰട	· 0.4	nз	0.2	Λī	nn
10			14	77	T (/	UJ	vo	U /	UU	UJ	U **	UJ	V 24	V Τ	UU

TA TIE DF TDE 0 Tx Line No.	RDA RIE MR 1 0	Ind. Add. Reg. Ptr.
-----------------------------	----------------	------------------------

Read/Write, Byte Addressable

<u>Transmitter Action (TA) - Bit 15</u>

Read-Once

Cleared by Master Clear or by reading the CSR

This bit is set by the controller when:

- a. the last character of a DMA buffer has left the DUART,
- b. when a DMA transfer has been aborted by the program,
- c. when a DMA transfer has been terminated because of a non-existent memory being addressed or because of a memory parity error, or
- d. when a single-character programmed output has been accepted (i.e., the character has been taken from the transmit buffer).

NOTE

CSR contents should only be changed by a MOV or MOVB instruction. Other instructions may lose the state of the TA bit (bit 15).

Transmit Interrupt Enable (TIE) - Bit 14

Read/Write

When set, this bit allows interrupts to occur at the transmit interrupt vector when TA (bit 15) becomes set.

<u>Diagnostics Failure (DF) - Bit 13</u>

Read-Only

When set, this bit indicates that the internal diagnostics have detected an error. The error may have been detected by the self-diagnostic or by the BMP.

This bit is associated with the Fault LED. When this bit is set, the Fault LED will be ON. When it is cleared the Fault LED will be OFF.

This bit is set by Master Reset and cleared only after the internal diagnostics have been completed successfully.

This bit is valid only after the Master Reset (bit 05) has been cleared.

Transmit DMA Error (TDE) - Bit 12

Read-Only

When TA (bit 15) is set, setting of this bit indicates that the channel designated by Tx Line Number (bits <11:08>) has failed to transfer DMA data within 10.7 microseconds of the bus request being acknowledged, or that there is a memory parity error.

TBUFFAD1 and TBUFFAD2 registers will contain the address of the memory location which could not be accessed. TBUFFCT will be cleared.

Transmit Line Number - Bits <10:08>

Read-Once

If TA (bit 15) is set then these bits contain the number of the line which has just:

- a. completed a DMA block transfer,
- b. accepted a single character for transmission, or
- c. aborted a DMA block transfer.

If TDE (bit 12) is also set, these bits contain the binary number of the channel which has failed during a DMA transfer.

Receive Data Available (RDA) - Bit 07

Read-Only

When set, this bit indicates that a received character is available. This bit is clear when the FIFO buffer is empty. It is used to request an receive interrupt.

This bit is set after Master Reset because the FIFO buffer contains diagnostic information.

Receive Interrupt Enable (RIE) - Bit 06

Read/Write

When set, this bit allows the controller to interrupt the CPU at the receive interrupt vector when RDA (bit 07) has been set. An interrupt is generated if this bit is set and a character is placed in an empty FIFO buffer, or if the FIFO buffer is not empty and this bit is changed from zero to one.

This bit is cleared by BINIT, but not by Master Reset.

Master Reset (MR) - Bit 05

Read/Write

This bit is used to reset the controller to a known state. After being set by the CPU, this bit will remain set while the controller is performing the reset function; it is cleared to zero when the reset function is complete. A Master Reset initializes various registers to predefined status.

This bit is set by BINIT, or by being set by the host processor.

The host should not write to this bit when it is already set.

Indirect Address Register Pointer - Bits <02:00>

Read/Write

These bits are used to select the desired channel register when accessing a block of indexed registers. These bits form the binary number of the channel to be accessed.

7.4.2 RECEIVER BUFFER (RBUF) +2

15	14	13	12	11	1.0	09	0.8	07	06	0.5	04	0.3	02	01	0.0
	T -3	السلسا	-		- T U	0.3	00	07	- 00	~ ~	0 -2	~ ~ ~	~~	0 1	~~

DV	OE	FE	PER	0	Rx	Line	No.	Received Character
				- 1				

Read-Once, Word Addressable

This register has the same address as the Transmit Character Register (TXCHAR). However, a Read from 'base + 2' is interpreted by the controller hardware as a Read from the FIFO buffer. Therefore, RBUF is a 256-character register with a single-word address. The Least Significant Bit (LSB) of the character is in bit zero.

Data Valid (DV) - Bit 15

Read-Only

Cleared by Master Reset or by FIFO buffer becoming empty

This bit is set when the first character is loaded into the FIFO. This bit remains set as long as there is valid data in the FIFO buffer.

After self-test, diagnostic information is loaded into the FIFO buffer. Consequently, this bit is always set after a successful Master Reset sequence.

Overrun Error (OE) - Bit 14

Read-Only

This bit is set if one or more previous characters on the channel indicated by Rx Line Number (bits <11:08> were lost due to a full FIFO buffer, or the failure of the controller to service the DUARTS. (Also see Received Character, bits <07:00>).

NOTE

The 'all ones' code for bits <14:12> is reserved. This code indicates that modem status or diagnostic information is held in RBUF bits <07:00>.

Framing Error (FE) - Bit 13

Read-Only

This bit is set if the first stop bit of the received character was not detected. (Also see Received Character, bits <07:00>).

Parity Error (PER) - Bit 12

Read-Only

This bit is set if this character has a parity error and parity is enabled for the channel indicated by bits <11:08>. (Also see Received Character, bits <07:00>).

Receive Line Number - Bits <10:08>

These bits contain the number of the channel (in binary) on which the character of RBUF <07:00> was received or on which a data set change was reported.

Received Character - Bits <07:00>

Read-Only

If RBUF bits <14:12> equals 000, these eight bits contain the oldest character in the FIFO buffer. The character is good.

If RBUF bits <14:12> equals 001, 010, or 011, these eight bits contain the oldest character in the FIFO buffer. The character is bad.

If RBUF <14:12> equals 111, these eight bits contain diagnostic or modem status information. In this case, RBUF bit 00 has the following meanings:

- 0 = Modem status in RBUF (bits <07:01>) (see subsection
 7.6.8.3).
- 1 = Diagnostic information in RBUF (bits <07:01>) (see subsection 7.6.5).

If there is an overrun condition, the DUART data buffer for that channel will be cleared. A null character, with OE (bit 14) set will be placed in the receive character FIFO buffer. The cleared data will be lost.

The controller does not have a break detect bit. A line break is indicated to the program as a null character with FE (bit 13) set.

7.4.3 TRANSMIT CHARACTER BUFFER (TXCHAR) +2 (Indexed by Ind.Add.Reg.)

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
TDV	0	0	0	0	0	0	0		Ţ	rans	mit	Char	acte	r	

Write-Only, Byte Addressable

Single-character programmed transfers are made via this register.

DHV11 Registers

<u> Transmit Data Valid (TDV) - Bit 15</u>

Write-Only

When set, this bit instructs the controller to transmit the character held in bits <07:00>. This bit is sensed by the controller which then transfers the character, clears the bit and sets Transmitter Action (bit 15 in the CSR).

This bit and the character can be written together, or by separate MOVB instructions.

Transmit Character - Bits <07:00>

Write-Only

These bits contain the character to be transmitted. The LSB is bit zero. For seven-, six- or five-bit characters, unused bits must be set to zero.

7.4.4 LINE PARAMETER REGISTER (LPR) +4 (Indexed by Ind.Add.Reg.)

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

Tx Data Rate Rx D	Data Rate	sc	EP	PE	Char. Length	Diag. Code	0
-------------------	-----------	----	----	----	-----------------	---------------	---

Read/Write, Byte Addressable

This register is used to configure its associated channel.

Transmitted Data Rate - Bits <15:12>

Read/Write

Set to 1101 (9600 bps) by Master Reset

These bits select the transmit data rate on a per channel basis (see Table 7-2).

Received Data Rate - Bits <11:08>

Read/Write

Set to 1101 (9600 bps) by Master Reset

These bits select the receive data rate on a per channel basis (see Table 7-2).

Table 7-2. Transmit and Receive Data Rates for the DHV11

Code	Data Rate	Group
0000	50	A B
0001	75	A and B
0010	110	1 _ 1
0011	134.5	A and B
0100	150	В
0101	300	A and B
0110	600	A and B
0111	1200	A and B
0111	1200	l · · · · · · ·
1000	1800	В
1001	2000	В
1010	2400	A and B
1011	4800	A and B
1100	7200	A
1101	9600	A and B
1110	19200	В
1111	38400	A ·
		<u> </u>

NOTE

When split speed operation is used, the transmit and receive baud rates must be from the same group (A or B). If this rule is broken, both the transmission and reception for a channel will operate at the baud rate specified for reception.

If a 'pair' of channels are configured in different groups, the group of the most recently configured channel is selected as the data rate. This changes the data rate of a channel when its paired channel is reconfigured to the other group.

DHVll Registers

Stop Code (SC) - Bit 07

Read/Write

Cleared by Master Reset

This bit defines the length of the stop at the end of the character. The length is determined by setting the code given in the table below.

0 = 1 stop bit for 5-, 6-, 7- or 8-bit characters
1 = 2 stop bits for 6-, 7- or 8-bit characters, or
1.5 stop bits for 5-bit characters

Even Parity (EP) - Bit 06

Read/Write

Cleared by Master Reset

When PE (bit 05) is set, this bit controls the sense of parity according to the table below.

0 = odd parity
1 = even parity

Parity Enable (PE) -Bit 05

Read/Write

Cleared by Master Reset

When set, this bit causes a parity bit to be generated and added on transmission, and checked and removed on reception for the selected channel.

Character Length - Bits <04:03>

Read/Write

Set to 11 by Master Reset

These bits define the character length, excluding the start, stop and parity bits. The character length is determined by setting the code given in the table below.

00 = 5 bits per character 01 = 6 bits per character 10 = 7 bits per character 11 = 8 bits per character

Diagnostic Code - Bits <02:01>

Read/Write

Cleared by Master Reset

These bits define the diagnostic control codes. They are used by the host as defined in the following table.

7.4.5 LINE STATUS (STAT) +6 (Indexed by Ind.Add.Reg.)

03 02 01 00 05 04 09 80 07 06 15 14 13 12 11 10 0 0 0 ·O DSR 0 RI DCD CTS 0

Read-Only, Byte Addressable

The high byte of this register holds modem status information. The low byte is undefined.

DHV11 Registers

Data Set Ready (DSR) - Bit 15

Read-Only

This bit indicates the current status of the Data Set Ready signal from the modem. The status of this bit is defined as shown in the table below.

1 = ON0 = OFF

NOTE

To report a change of modem status the controller writes the high byte of the STAT into the low byte of RBUF. When RBUF bits <14:12> equal 111 this indicates that RBUF bits <07:00> do not hold a received character. See subsection 7.6.8.3.

Ring Indicator (RI) - Bit 13

Read-Only

This bit indicates the current status of the Ring Indicator signal from the modem. The status of this bit is defined as shown in the table below.

 $\begin{array}{rcl}
1 & = & ON \\
0 & = & OFF
\end{array}$

Data Carrier Detected (DCD) - Bit 12

Read-Only

This bit indicates the current status of the Data Carrier Detected signal from the modem. The status of this bit is defined as shown in the table below.

1 = ON0 = OFF

Clear To Send (CTS) - Bit 11

Read-Only

This bit indicates the current status of the Clear To Send signal from the modem. The status of this bit is defined as shown in the table below.

7.4.6 LINE CONTROL (LNCTRL) +10 (Indexed by Ind.Add.Reg.)

10 15 14 13 12 11 09 08 07 06 05 04 03 02 01 00 0 0 0 0 DTR RTS 0 LT Main. FXO OAF BC RE IAF TDA Mode

Read/Write, Byte Addressable

Request To Send (RTS) - Bit 12

Read/Write

Cleared by Master Reset

This bit controls the Request To Send signal. The status of this bit is defined as shown in the table below.

Data Terminal Ready (DTR) - Bit 09

Read/Write

Cleared by Master Reset

This bit controls the Data Terminal Ready signal. The status of this bit is defined as shown in the table below.

$$\begin{array}{rcl}
1 & = & \text{ON} \\
0 & = & \text{OFF}
\end{array}$$

Link Type (LT) - Bit 08

Read/Write

Cleared by Master Reset

If the channel is connected to a modem, this bit must be set. When this bit is set, any change in modem status will be reported via the FIFO buffer and the STAT Register.

If this bit is reset, the channel becomes a 'data leads only' channel, and modem status information is loaded in the high byte of the STAT Register, but not placed in the FIFO buffer.

Maintenance Mode - Bits <07:06>

Read/Write

Cleared by Master Reset

These bits can be written by the driver or test programs in order to test the channel. The status of these bits is defined as shown in the table below.

- 00 = Normal operation
- Ol = Automatic Echo Mode Received data is retransmitted (regardless of the state
 of TE bit (bit 15 of TBUFFAD2) at the data rate
 selected for the receiver. The received characters are
 processed normally and placed in the received character
 FIFO buffer. In this mode, the controller will not
 transmit any characters (including internally-generated
 flow-control characters). The RE bit (bit 02) must be
 set when operating in this mode.
- 10 = Local (Internal) Loopback The DUART channel output is internally connected to the input. Normal received data is ignored and the transmit data line is held in the marking state. In this mode, flow-control characters will be looped back instead of being transmitted. The data rate selected is for the both the transmission and reception. The TE bit (bit 15 of TBUFFAD2) still controls transmission in this mode. Receiver Enable (bit 03) should be disabled prior to enabling or disbaling the local loopback mode and re-enabled after the new mode has been selected.
- 11 = Remote Loopback In this mode received data is transmitted at a clock
 rate equal to the received clock rate. The data is not
 placed in the receiver FIFO buffer. The state of TE
 (bit 15 of TBUFFAD2) is ignored.

Force X-Off (FXO) - Bit 05

Read/Write

Cleared by Master Reset

This bit can be set by the program to indicate that this channel is congested at the host system. When the controller sees this bit set, it will send an X-OFF code. Until this bit is reset, X-OFFs will be sent after every alternate character received on that channel. When this bit is reset, an X-ON will be sent unless IAF (bit 01) is set and the FIFO buffer is critical. See also, subsection 7.6.4.

Outgoing Auto Flow (OAF) - Bit 04

Read/Write

Cleared by Master Reset

This bit controls the auto-flow for outgoing characters. When this bit and RE (bit 02) is set, the controller will automatically respond to X-ON and X-OFF codes received from a channel. The controller uses the TE (bit 15 of TBUFFAD2) to terminate and initiate the flow. See also, subsection 7.6.4.

Break Control (BC) - Bit 03

Read/Write

Cleared by Master Reset

If set, this bit forces the selected channel to the Spacing state after the current character has been sent. Transmission resumes after the break has been cleared.

NOTE

The duration of a break may be timed by transmitting characters in programmed I/O mode. At least two characters must be transmitted and timing is independent of baud rate. Approximate times are: 2 characters, 10 milliseconds; 3 characters, 15 ms; 4 characters, 20 ms.

Receiver Enable (RE) - Bit 02

Read/Write

Cleared by Master Reset

When this bit is set, the receiver for the selected channel is enabled. If this bit is cleared while a character is being assembled, the character is lost.

and the second of the second second

Incoming Auto Flow (IAF) - Bit 01

Read/Write

Cleared by Master Reset

When set, this bit allows the controller to perform flow control for the selected channel by transmitting X-ON/X-OFF codes.

The controller will send an X-OFF character to channels when the receiver FIFO buffer becomes critically full. An X-ON character will be sent when it is considered congestion is no longer a problem. See also, subsection 7.6.4.

NOTE

An X-ON code = 21_8 = DCl = CTRL/Q. An X-OFF code = 23_8 = DC3 = CTRL/S.

No other codes are specified for the interface.

Transmit DMA Abort (TDA) - Bit 00

Read/Write

Cleared by Master Reset

This bit is set by the driver program to halt the transfer of a DMA buffer. The transfer can be continued by clearing this bit and then setting TDS (bit 07 of TBUFFAD2). No characters will be lost.

If this bit is not cleared before setting TDS, the transfer will be aborted before any characters are transmitted. See also, subsection 7.6.8.1.

7.4.7 TRANSMIT BUFFER ADDRESS 1 (TBUFFAD1) +12 (Indexed by Ind.Add.Reg.)

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

Buffer Address - Least Significant Part

Read/Write, Word Addressable

Cleared by Master Reset

This bits are bits <15:00> of the DMA address.

Prior to a DMA transfer these 16 bits and the low byte of TBUFFAD2 are loaded by the CPU with the start address of the DMA buffer. This

7-32 Device Registers and Programming

address is invalid during a DMA transfer. When TA (bit 15 of the CSR) is returned, the address will be valid.

7.4.8 TRANSMIT BUFFER ADDRESS 2 (TBUFFAD2) +14 (Indexed by Ind.Add.Req.)

15	14	13	12	11	10	09	80	07	06	05	04	03	02	01	00
TE	0	0	0	0	0	0	0,	TDS	0	Т	x Bu	ffer	Add	ress	

Read/Write, Byte Addressable

<u>Transmitter Enable (TE) - Bit 15</u>

Read/Write

Set by Master Reset

When this bit is set, the controller will transmit all characters. When this bit is cleared, the controller will transmit only internally-generated flow-control characters.

In the Outgoing Auto-Flow mode, this bit is used by the controller to control outgoing characters. See also, subsection 7.6.4.

Transmit DMA Start (TDS) - Bit 07

Read/Write

Cleared by Master Reset

This bit is set by the CPU to initiate a DMA transfer. The controller will reset this bit prior to returning TA (bit 15 of the CSR).

NOTE

After setting this bit, the CPU must not write to TBUFFCT, TBUFFAD1 or bits <07:00> of TBUFFAD2 until TA report has been returned.

Transmit Buffer Address (TBA) - Bits <05:00>

Cleared by Master Reset

These bits are bits <21:16> of the DMA address.

Prior to a DMA transfer the low byte of this register and all 16 bits of TBUFFAD1 are loaded by the CPU with the start address of the DMA buffer. This address is invalid during a DMA transfer. When TA (bit 15 of the CSR) is returned, the address will be valid.

7.4.9 TRANSMIT DMA BUFFER COUNTER (TBUFFCT) +16 (Indexed by Ind.Add.Reg.)

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

DMA Character Count

Read/Write, Word Addressable

These read/write bits are loaded with the number of characters to be transferred by DMA. The number of characters is specified as a 16-bit unsigned integer. After a DMA transfer has been aborted, this location will hold the number of characters still to be transferred.

After TDS (bit 07 of TBUFFAD2) has been set, this register must not be written to until the TA report has been returned.

7.5 DH11/DM11 GENERAL PROGRAMMING INFORMATION

Specific controller functions of interest to programmers are summarized in this subsection.

7.5.1 INITIALIZE

A Q-Bus INIT signal clears the silo, the DUARTs and all registers except CAR and BCR. All scanners are forced to channel zero and all memory associated with transition detectors is cleared.

MC (SCR bit 11) performs an initialization of the DH11 portion of the controller. CS (CSR bit 11) clears the scanner and transition detector logic of the DM11 portion of the controller.

The type of clear for each bit is described in the definition of each bit in the register sections.

7.5.2 INTERRUPTS

The controller generates five kinds of interrupts:

Receiver Interrupt (SCR bit 07) - This interrupt, when enabled by RIE (SCR bit 06), occurs whenever the number of entries in the silo exceeds the silo alarm level that the program has stored in low-byte of the SSR.

Storage Overflow Interrupt (SCR bit 14) - This interrupt, when enabled by SIE (SCR bit 12), occurs when the receiver scanner attempts to put a character into the silo which already contains 64 entries (full). Should this occur, data is not necessarily lost since the character which was to have been moved to the silo is still in the DUART's receiverholding register.

Transmitter Interrupt (SCR bit 15) - This interrupt, if enabled by TIE (SCR bit 13), occurs whenever a channel has finished transmitting a complete string of characters. Specifically, it occurs when the corresponding BAR bit is reset at the time the last character has left the shift register of the DUART.

Non-Existent Memory Interrupt (SCR bit 10) - This interrupt, when enabled by TIE (SCR bit 13), occurs when the controller detects no response from the addressed memory or when a parity error is detected in the accessed word.

Modem Transition Interrupt (CSR bit 07) - This interrupt, if enabled by IE (CSR bit 06), occurs whenever the modem control scanner detects a transition on an enabled modem control input.

DH11/ DM11 General Programming Information

7.5.3 22-BIT ADDRESS PROGRAMMING PROCEDURE

This subsection provides the programming procedure for 22-bit DMA addressing on the CSO2/H Communications Subsystem for the DH11/DM11 emulation. Remember that SW2-7 must be ON (closed) for this procedure to work. The following steps provide the programming procedure.

- 1. To set up the CS02/H DH11/DM11 emulation with a 22-bit DMA address:
 - a. Lockout interrupts.
 - b. Load the desired channel number in the DH11 SCR, bits <03:00>.
 - c. Load bits <21:16> of the desired 22-bit DMA address in the DM11 LSR, bits <13:08>. Use a 'MOVB' (high byte) instruction only.
 - d. Load bits <15:00> of the desired 22-bit DMA address in the DH11 CAR.
 - e. Enable interrupts.
- 2. To read the 22-bit DMA address:
 - a. Lockout interrupts.
 - b. Load the desired channel number in the DH11 SCR, bits <03:00>.
 - c. Read the DHll CAR to obtain 22-bit DMA address bits <15:00>.
 - d. Read the high byte of the DM11 LSR (bits <13:08>) to obtain 22-bit DMA address bits <21:16>.
 - e. Enable interrupts.
- 3. It is important to understand the following information concerning read/write accesses to the DM11 LSR.
 - a. The line pointer for the high byte (DMA address bits of <21:16>) of the DM11 LSR is bits <03:00> of the DH11 SCR.
 - b. The line pointer for the low byte of the DMll LSR is bits <03:00> of the DMll CSR.
 - c. A write word to the DMll LSR will be treated as a write low byte.

d. When accessing the high byte of the DMll LSR, use a 'MOVB' instruction only. DO NOT use BIS(B) or BIC(B) instructions.

7.5.4 RECEIVER OPERATION

7.5.4.1 Receiver Scanner

The receiver section of each DUART is serviced by a receiver scanner which polls the DUARTs for a channel which has assembled a received character. Each of the two channels in the DUART has a receive character first-in-first-out (FIFO) buffer which is four deep. The received character and its associated status bits are transferred to the silo, if it is not full. The receiver scanner has priority over the transmitter scanner because the Transmit operation is by means of DMA and can be deferred if necessary during conditions of peak activity. In this manner, characters are not lost and no overrun conditions are generated because of the operation of the controller itself.

7.5.4.2 Silo Operation

The silo for the DHll is contained in the RAM memory. A 16-bit wide by 64-character deep FIFO storage is maintained by the controller's microprogram. In effect, a 16-bit word entered at the top of the silo is automatically shifted down to the lowest location that does not already contain an entry. The bottom of the silo is the received character register.

There are two registers associated with the silo. RCR (see subsection 7.2.2) is a read-once register that is the bottom location of the silo. Reading RCR extracts the character and its associated status from the silo and causes all other entries to shift down one word position.

The other register is SSR. Bits <13:08> of this register are readonly; that six-bit binary number represents the number of characters in the silo. The low byte is read/write and sets/indicates the number of characters which must be loaded into the silo before a received interrupt request will be generated.

7.5.4.3 <u>Half-Duplex Operation</u>

When a channel is programmed for half-duplex operation, the receiver is enabled at all times, except when the BAR bit for the channel is set, which indicates that transmission is underway. The receiver is blinded from receiving the characters being transmitted, because the transmitting is done on the same circuit as the receiving. No transmit characters are sent to the silo.

7.5.5 TRANSMITTER OPERATION

7.5.5.1 DMA Transmission

Unlike the receiver operation where the controller transfers received characters from the DUART to the silo for programmed input by the CPU, the CS02/H performs automatic direct memory access (DMA) of characters to be transmitted. Data is accessed a word at a time from the memory, except for odd bytes at the beginning or end of the buffer. The low-order byte is transferred to the DUART's transmitter-holding buffer, and the high-order byte is held in the controller's memory. The DMA accessing is controlled by the contents of 16-bit BCR and the 22-bit CAR. The CAR content is incremented by one for every byte accessed from memory. The BCR content is incremented by one for each byte transferred to the DUART's transmitter holding buffer. A channel transmits only as long as the bit corresponding to the channel is set in BAR. This bit is set under program control to initiate the transmission of a buffer's contents, and it is reset after the last character of the buffer has been shifted from the DUART.

7.5.5.2 Modem Control

The controller PCBA provides level conversion for modem control channels. The output control functions are RTS and DTR. The input control functions are: CTS, CD and RING.

The controller has a modem control scanner which scans the two modem control inputs channel-by-channel. When a transition is detected, the scanner is stopped with the appropriate status entered in CSR, and an interrupt is generated if the appropriate interrupt enable bit is set (see subsection 7.5.2). The scanner can be programmed to "free run" or can be sequentially stepped through channel-by-channel. The scanner may be cleared under program control. The Clear resets the scanner, its enable, and all memory associated with the transition detectors.

7.6 DHV11 GENERAL PROGRAMMING INFORMATION

7.6.1 INITIALIZE

Initialization takes place after a bus reset sequence, or when the CPU sets Master Reset (bit 05 of CSR). The controller clears the Master Reset bit after initialization and self-test are complete.

The on-board diagnostics run a self-test prior to initialization. Results of this test are reported by eight diagnostic codes placed in the FIFO buffer.

NOTE

The self-diagnostic program can be skipped on command from the program. Subsection 7.6.5.3 provides instructions for bypassing the selfdiagnostic.

Following a successful self-test eight diagnostic codes (see subsection 7.6.5) are placed in the FIFO buffer and the Diagnostic Fail bit (bit 13 of the CSR) is reset. The channels are then set as described in the table below.

<u>Characteristic</u> Baud Rate	Setting 9600
Number of Data Bits	Eight
Number of Stop Bits	One
Parity	No
Parity Type	Odd
Auto-Flow	Off
Reception	Disabled
Transmission	Enabled
Break on line	No
Loopback	No
Modem Control	No
DTR and RTS	Off
DMA Characters Counter	Zero
DMA Start Addresses	Zero
TDS Bit	Cleared
TDA Bit	Cleared

7.6.2 PROGRAMMABLE PARAMETERS

Following the controller's self-initialization, the driver program can configure the controller as needed. The configuration is accomplished via the LPR and LNCTRL registers.

Selectable parameters for each channel include:

- data rate
- character length ூ
- parity ******
- stop bit length

Also, auto-flow can be selected, and individual receivers and transmitters can be enabled.

For operation with devices using modem-type signals, LT of the associated LNCTRL register should be set.

NOTE

If RE is reset while a receive character is being assembled, that character will be lost.

7.6.3 INTERRUPTS

There are two types of interrupts: transmit and receive. Each type is described below.

<u>Transmitter Action (CSR bit 15)</u> - This bit is set by the controller when any of four possible conditions occur. Those conditions are:

- 1. the last character of a DMA buffer leaves the DUART,
- a DMA transfer is aborted,
- 3. a DMA transfer is terminated because of a non-existent memory being addressed or because of a memory parity error (either case causes TDE to be set), or
- 4. a single-character programmed output is accepted.

Receive Data Available (CSR bit 07) - This bit is set by the controller when a received character, or modem status, or diagnostic information is available in the FIFO buffer.

7.6.4 DATA FLOW CONTROL

Data flow on communications is commonly controlled with X-ON and X-OFF codes. However, to make use of these codes, interfaces must have suitable decoding hardware or software.

A channel which receives an X-OFF character stops transmitting data until it receives an X-ON character. A channel which is becoming overrun by received data sends an X-OFF character. When congestion is relieved, it sends an X-ON character.

If the controller is programmed for automatic flow control (Auto-Flow), it can automatically control the flow of characters. The three bits which control the flow are IAF, FXO and OAF (LNCTRL bits O1, O5 and O4, respectively). IAF and FXO control incoming characters. IAF is an enable bit which allows the state of the FIFO buffer counters to control the generation of X-ON and X-OFF characters. The FXO bit is a direct command from the program.

Characteristics of auto-flow are listed below:

 The controller hardware recognizes a three-quarters full and a half full FIFO buffer. The firmware uses this recognition to initiate auto-flow control procedures.

DHV11 General Programming Information

If the program sets a channel's IAF bit, the controller will send that channel an X-OFF character if it receives a character after the FIFO buffer becomes three-quarters full. Should the channel fail to respond to the X-OFF, the controller will send an X-OFF in response to every alternate character received. An X-ON character will be sent when the FIFO buffer becomes less the half full, unless FXO is set for that channel. X-ONs are sent only to channels to which an X-OFF has been sent.

The program can perform flow control directly by inserting X-ON and X-OFF characters into the data stream. If the controller is in the IAF mode though, the results will be unpredictable.

In the IAF mode, if RE (LNCTRL bit 02) is set, X-ONs and X-OFFs will be sent even if TE (TBUFFAD2 bit 15) is cleared.

- When FXO is set, the controller sends an X-OFF and then acts as though IAF is set and the FIFO buffer is three-quarters full and is not yet less than half full. When FXO is reset, an X-ON character will be sent unless the FIFO buffer is critically full and IAF is set.
- 3. If the program sets OAF, the controller will automatically respond to X-ON and X-OFF characters from the channel. It does this by setting and clearing the TE bit.

The program may also control the TE bit. Consequently, it is important to keep track of received X-ON and X-OFF characters.

Received X-ON and X-OFF characters will always be reported via the FIFO buffer. It is possible during read/modify/write operations by the program for the controller to alter the state of TE between the read and the write action. Therefore, if DMA transfers are initiated while while IAF is set, only the low byte of TBUFFAD2 should be written to.

NOTES

The controller may change the state of TE for up to 20 microseconds after OAF is cleared by the program.

When checking for flow-control characters, the controller only checks characters which contain no transmission errors. The parity bit is stripped and the remaining bits are checked for X-ON and X-OFF characters.

DHV11 General Programming Information

7.6.5 DIAGNOSTIC CODES

7.6.5.1 <u>Self-Test Diagnostic Codes</u>

After bus reset or master reset, the controller executes a self-test and initialization sequence. At the end of the sequence, eight diagnostic codes are put in the FIFO buffer. RDA is set and the Master Reset bit is cleared.

If an error is detected during the test, DF (CSR bit 13) is set, and the Fault LED will be ON. After an error-free test, DF is reset, and the Fault LED will be OFF.

7.6.5.2 <u>Interpretation of Self-Test Codes</u>

The high byte of RBUF can be interpreted as described in subsection 7.4.2, except that bits <11:08> are not the line number. Instead, they represent the sequence of the diagnostic byte, where zero equals the first byte, one equals the second byte, and so on.

Table 7-3 shows the interpretation of the diagnostic code for the low byte of RBUF. Table 7-4 lists the self-test error codes.

NOTE

The error code definitions make references to 'processor 1' (PROC1) and 'processor 2' (PROC2), which refer to the two processors on the DEC DHV11. The CS02/H actually contains only one processor. The code references to two processors were emulated to maintain full diagnostic compatibility with the DEC DHV11. This includes the ROM version codes which refer to ROM versions in the DEC DHV11.

Table 7-3. DHVll Self-Test Diagnostic Codes

Bit	Status Indication
00	0 indicates modem status
01	<pre>l indicates diagnostic code If bit 07 equals one, then: 0 indicates PROC1-specific errors in bits <04:02> l indicates PROC2-specific errors in bits <04:02></pre>
02 03 04 05	Used to define codes (see Table 7-3)
06	If bit 07 equals one, then: 0 indicates self-test code in bits <05:01> 1 indicates BMP code in bits <05:01>
07	If bit 00 equals one, then zero in bit 07 indicates ROM version in bits <06:02>, and bit 01 is the PROC number 1 indicates diagnostic code in bits <06:01>

PROC1 = processor 1 PROC2 = processor 2

Table 7-4. DHVll Self-Test Error Codes

07	RI 06			7 B)			00	Octal Code	Code Description
1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 1 1	0 0 1 1 0 0 1 1 1	0 0 0 1 1 0 0	0 1 0 1 0	1 1 1 1	201 203 211 213 217 225 227 231 233 235 237	Self-Test null code (used as filler) Self-Test skipped Basic data path error from PROC2 Undefined DUART error Received character FIFO, logic error PROC1 to common RAM error PROC2 to common RAM error PROC1 internal RAM error PROC2 internal RAM error PROC1 ROM error PROC2 ROM error

PROC1 = processor 1 PROC2 = processor 2

NOTE

Codes not defined in Table 7-4 indicate undefined errors.

DHV11 General Programming Information

After self-test, the eight codes in the FIFO buffer will consist of six diagnostic codes and two ROM version codes. If there are less than six error codes to report, null codes (2018) fill the unused places.

If self-test is skipped (see subsection 7.6.5.3), six 203g codes and two ROM version codes will be returned.

7.6.5.3 Skipping Self-Test

The self-test takes up to 2.5 seconds to complete. This may cause up to a 2.5 second hang-up, depending on the system software. Self-test may be skipped by using the procedure below.

- 1. The program resets the controller.
- . The diagnostic firmware writes 1252528 throughout the common RAM, within eight milliseconds (ms) of reset.
- The program waits 10 ms (+ or 1 ms) after issuing reset. It then writes 052525_{\odot} throughout the control registers (except the CSR), within the next four ms.
- The diagnostic firmware waits until 16 ms after reset. It then checks for a 052525_8 code in common RAM.

If it finds the code, self-test is skipped. The DF bit is cleared and control is passed to the communications firmware, which starts initialization.

If the code is not found, self-test begins.

NOTE

The program must not write to the CSR or the control registers during the period starting 15 ms after reset, and ending when the Master Reset bit is cleared. This could cause a diagnostic fail condition.

7.6.6 ERROR INDICATION

Four bits are used to inform the program of transmission and reception errors. The four bits are listed below:

- 1. TDE (CSR bit 12) (see subsection 7.4.1)
- 2. PER (RBUF bit 12) (see subsection 7.4.2)
- 3. FE (RBUF bit 13) (see subsection 7.4.2) 4. OE (RBUF bit 14) (see subsection 7.4.2)

RBUF bits <14:12> are also used to identify modem status or diagnostic information.

7-44 Device Registers and Programming

7.6.7 RECEIVER OPERATION

7.6.7.1 Receiver Scanner

The receiver section of each DUART is serviced by a receiver scanner which polls the DUARTs for a channel which has assembled a received character. Each of the two channels in the DUART has a receive character first-in-first-out (FIFO) buffer which is four deep. received characters are tagged with the channel number and DV (bit 15 of RBUF) and are transferred to the FIFO, if it is not full. When a character is put in the RBUF FIFO the controller will set RDA (bit 07 of CSR). It will remain set as long as valid data is held in RBUF. If RIE (bit 06 of CSR) is set, the program will be interrupted at the receive vector. The program's receiver interrupt routine should read RBUF until DV is reset. The receiver scanner has priority over the transmitter scanner because the Transmit operation is by means of DMA or single-character transmission and can be deferred if necessary during conditions of peak activity. In this manner, characters are not lost and no overrun conditions are generated because of the operation of the controller itself.

7.6.7.2 FIFO Buffer Operation

The FIFO buffer is contained in the RAM memory. A 16-bit wide by 256-character deep FIFO storage is maintained by the controller's microprogram. In effect, a 16-bit word entered at the top of the FIFO buffer is automatically shifted down to the lowest location that does not already contain an entry. The bottom of the FIFO buffer is the Receiver Buffer Register Contents. RBUF (see subsection 7.4.2) is a read-once register. Reading RBUF extracts the character and its associated status from the buffer and causes all other entries to shift down one word position.

7.6.7.3 <u>Half-Duplex Operation</u>

When half-duplex operation is desired for a channel, the receiver must be blinded (disabled) from receiving the characters during transmission, if the transmitting is done on the same transmission line as the receiving. The program does this by resetting bit 02 of the Line Control Register for that line.

7.6.8 TRANSMITTER OPERATION

Each channel of the controller can be programmed to transmit blocks of characters by Direct Memory Access (DMA), or single-characters only. The following subsections describe each type.

7.6.8.1 DMA Transmission

Unlike the receiver operation where the controller transfers received characters from the DUART to the FIFO for programmed input by the CPU, the CS02/H performs automatic direct memory access (DMA) of characters to be transmitted. Data is accessed a word at a time from the memory, except for odd bytes at the beginning or end of the buffer. The low-order byte is transferred to the DUART's transmitter-holding buffer, and the high-order byte is held in the controller's memory.

Prior to setting up a transfer of a DMA buffer, the program should make sure that TDS (bits <05:00> of TBUFFAD2) is not set. TBUFFCT, TBUFFAD1 and TBUFFAD2 should not be written to unless TDS is clear. Transmission will begin when the program sets TDS.

The size of the DMA buffer and its start address can be written to TBUFFCT, TBUFFAD1 and TBUFFAD2 in any order. Since TBUFFAD2 contains TE (bit 15) and TDS, it is probably simpler to write TBUFFAD2 last. By using byte operations on TBUFFAD2, setting TE and TDS can be separated.

The controller will perform the transfer and set TA (bit 15 of CSR) when it is complete. If TIE (bit 14 of CSR) is set, the program will be interrupted at the transmit vector.

To abort a DMA transfer, the program must set TDA (bit 00 of LNCTRL). The controller will halt transmission and update TBUFFCT, TBUFFAD1 and TBUFFAD2 (bit <07:00>) to reflect the number of characters which have been transmitted. TDS will then be cleared and TA set. If the interrupt is enabled, TA will interrupt the program at the transmit vector. If the program clears TDA and sets TDS, the transfer can be continued without loss of characters.

If a DMA transfer fails because of a memory error, the transmission will be terminated. TBUFFAD1 and TBUFFAD2 will point to the failing location and TBUFFCT will be cleared.

7.6.8.2 Single Character Transmission

Single characters are transferred via a channel's TXCHAR register. The character and the DV bit can be written together, or as separate MOVB instructions.

The controller returns TA when it reads the character from TXCHAR. As with DMA transfers, TA can be sensed via interrupt or by polling the CSR.

In single-character mode TA is returned when the controller accepts the character, not when it has been transmitted. Each channel has a three-character buffer. Therefore, if the modem status bits or line parameters are changed immediately after the last TA of a message,

the end of the message could be lost. The program can prevent such a loss by adding three null characters to the end of each single-character programmed transfer message.

7.6.8.3 Modem Control

The controller PCBA provides level conversion for modem control channels. The output control functions are RTS and DTR. The input control functions are: CTS, DSR, CD and RING.

CTS, DSR and CD are sampled by the microprogram every 10 ms. Therefore, for a change to be detected, these bits must stay steady for at least 10 ms after a change. RING is also sampled every 10 ms, but a change is not reported unless the new state is held for three consecutive samples. There are no hardware controls between the modem control logic and the receiver/transmitter logic. Any coordination should be done under program control. Modem status change reports placed in the received character FIFO buffer are positioned relative to the received characters.

A channel can be selected for modem operation by setting LT (LNCTRL bit 08). Any change of the modem status inputs will be reported to the program via the FIFO buffer and the STAT Register. Modem control bits must be driven by the program's communication routines. Control bits are written to LNCTRL.

A channel is selected as a 'data lines only' channel by resetting LT. Modem control and status bits can still be managed by the program but status bits must be polled at the high byte of the STAT Register. Changes of modem status will not be reported to the program via the FIFO.

NOTE

When transmitting by the single-character programmed transfer method, up to three characters can be buffered in the controller hardware. If modem control bits are to be changed at the end of a transmission, three null characters should be added. When TA is set after the third null character, the last true character has left the DUART.

Status change reporting is done via the FIFO buffer as follows:

- When OE, FE and PER are all set, the eight low-order bits contain either status change or diagnostic information, and
 - a. If RBUF bit 00 equals zero, RBUF bits <07:01> hold STAT bit <15:09> (see subsection 7.4.5).
 - b. If RBUF bit 00 equals one, RBUF bits <07:00> hold diagnostic information (see subsection 7.6.5).

7.7 CC02 CONTROLLER ARCHITECTURE

Figure 7-3 is a block diagram that shows the major functional elements of the CC02 Controller. The controller is organized around an eight-bit high-speed bipolar microprocessor which performs all controller functions. The ALU and register file portion of the microprocessor are implemented with two 2901 bit-slice components. The microinstruction is 48 bits in length and the control memory of 2K words is implemented with six 2K X 8-bit PROMs.

A 2K x 8-bit high-speed random access memory (RAM) holds the contents of device registers, silo buffer and working storage for the microprocessor. The RAM is both a source and destination to the internal data bus and is addressed directly and indirectly by the microprocessor.

The Q-Bus interface consists of 42-bit bi-directional and two unidirectional signal channels. The Q-Bus interface is used for programmed I/O, CPU interrupts and DMA Data Transfer operations. The microprocessor responds to all programmed I/O and carries out the I/O functions required for the addressed controller register. The microprocessor also controls all DMA Read operations.




Figure 7-3. CC02 Controller Module Block Diagram

7.7.1 RECEIVER OPERATION

Reception on each channel is by means of Dual Universal Asynchronous Receiver/Transmitters (DUARTs). These MOS/LSI devices perform all the functions of double buffered asynchronous character assembly. The receiver section of the DUART samples the channel at 16 times the bit rate of the signals to be received on the channel. Upon detection of a mark-to-space transition, the DUART counts eight clock pulses and checks the state of the channel again. This sampling occurs in the center of the normal start bit. If the sample is a mark, the receiver returns to its idling state, ready to detect another mark-to-space transition. If the sample is a space, the receiver enters the data entry condition and samples the state of the channel at subsequent sample points spaced at multiples of 16 clock pulses from the center of the start bit. The number of samples taken is determined by the character length information and parity enable programmed in the device registers. If parity checking is enabled for the channel, the receiver computes the parity of the character received and compares it with the parity sense specified for reception on that channel. If the parity does not check, the parity error bit is set.

The character length, parity, and number of stop bits that are used by the DUART to perform the above operations are stored in each DUART from information received from the device register controlling the line parameters for the associated channel in the DUART.

7.7.2 TRANSMITTER OPERATION

Transmission on each channel is also performed by DUARTs. These MOS/LSI devices perform all the necessary functions for double buffered asynchronous character transmission. The transmitter section of the DUART holds the serial output at a marking state when idle. When a character has been loaded into the transmitter-holding buffer, the DUART generates a start bit within 1/16 of the bit time. The start space is followed by five, six, seven, or eight data bits and the parity bit if parity is selected. Control of the DUART is performed by the device register controlling the line parameters. Data bits are presented to the channel with the least significant bit first.

If the transmitter's holding register has been loaded while a character is being transmitted, the the start bit of the second character is transmitted immediately at the end of the preceding character's stop bits.



8.1 OVERVIEW

This section describes the interfaces which the CS02/H Communication Subsystem incorporates. Excluding this overview, the section is divided into four subsections, one for each subsystem component.

Subsection	Title		
8.1 8.2	Overview CC02 Controller	Module	*

8.2 CC02 CONTROLLER MODULE

The CC02 Controller Module has up to three interfaces that are used during normal operation; the Q-Bus interface, and one or two distribution panel interfaces.

8.2.1 Q-BUS

The CC02 Controller Module interfaces to the Q-Bus. The Q-Bus consists of 42 bi-directional and two uni-directional signal channels. The Q-Bus interface is used for programmed input/output (I/O), CPU interrupts and data transfers. The microprocessor responds to all programmed I/O and carries out the I/O functions required for the addressed controller register. The microprocessor also controls all DMA operations and transfers data between the Q-Bus data lines and each line buffer.

Addresses, data and control information are sent along the 44 signal channels, some of which contain time-multiplexed information. The channels are divided as follows:

- 1. 22 data/address channels <BDAL21:BDAL00>
- 2. Six data transfer channels BBS7, BDIN, BDOUT, BRPLY, BSYNC and BWTBT
- Three direct memory access control channels BDMG, BDMR and BSACK
- 4. Six interrupt control channels BEVNT, BIAK, BIRQ4, BIRQ5, BIRQ6 and BIRQ7

5. Five system control channels - BDCOK, BHALT, BINIT, BPOK and BREF.

The MS four data address lines (BDAL <21:18>) are used only for addressing and do not carry data. BDAL <17:16> reflect the parity status of the 16-bit data word during the data transfer portion of the bus cycle.

The CC02 Controller Module is a quad-size printed circuit board assembly and interfaces to connector rows A, B, C and D of the LSI-ll chassis or the Micro/PDP-ll or MicroVAX backplane assembly. The 18 gold-plated finger connectors of etch connector row are designated A through V - excluding the letters G, I, O and Q - from right to left. The top side pins are designated 'l' and the bottom side pins are designated '2'. Figure 8-l depicts the Q-Bus interface connections.

8.2.1.1 O-Bus Address

DHII-type devices have eight directly addressable Q-Bus registers, and DMII-type devices have two directly addressable Q-Bus registers. DHVII-type devices have eight directly addressable registers. The Q-Bus address for the DHII, or the DHVII is always assigned an address on a modulo-20g boundary. The Q-Bus address for the DMII is always assigned an address on a modulo-10g boundary. The Q-Bus addresses are assigned using switch SW5 to specify the address of the first register. The starting addresses are tabulated in Table 4-3. The DHII and DMII addresses are paired such that if the switch selects a DHII starting at an address of 17760260g, a DMII address of 17770620g is simultaneously selected.

8.2.1.2 Interrupt Vector Address

The DH11/DHV11 interrupt vector addresses are programmed using switch SW3. The DM11 interrupt vector address is programmed using switch SW4. Instructions for setting the switch are given in Tables 4-4 and 4-5, respectively.

8.2.2 DISTRIBUTION PANEL INTERFACE

The CC02 contains three connectors that interface to the distribution panel. Connectors J2 and J3 are 50-pin connectors used by all panels. J1 is a 16-pin connector used to provide additional modem signals on lines zero through three when used with the CP22 or CP24/B distribution panels. J1 is not used with the other panels available for the CS02/H. It is also not used with the CP22 or CP24/B if the additional modem signals are not required. The pinning assignments for header connectors J1, J2 and J3 are not detailed in this manual because the user will not be interfacing directly to the CC02 Controller Module. Connectors J4 and J5 are used for maintenance purposes.

A CONTRACTOR	SIDE 2		SIDE 1		
	+5V	A	BDCOK		
Ī		B	ВРОК		
٦	GND	C	BDAL18		
		D 1	BDAL19		
	BDAL02	E	BDAL20		
	BDAL03	F	BDAL21		
	BDAL04	н			B
	BDAL05	J	GND		將
Ī	BDAL06	K) CI
Γ	BDAL07	l L			. <u>Ü</u>
	BDAL08	M	GND		CONNECTOR B
	BDAL09	N I	BSAK		
	BDAL10	I P I	BIRQ7		
	BDAL11	R	BEVNT		
	BDAL12	S	***		
Γ	BDAL13	T	GND		
ſ	BDAL14	ΙUΙ		DE	
DE	BDAL15	IV		S	
SOLDER SIDE	- 5V	A	BIRQ5	COMPONENT SIDE	
SC		B	BIRQ6		
	GND	C	BDAL16		
		D	BDAL17		
ľ	BDOUT	E			
	BRPLY	F			
ľ	BDIN	I H I			< -
ľ	BSYNC]	GND		ONNECTOR A
ľ	BWTBT	K			[2]
ľ	BIRQ4	L			Z
Ī	BIAKI	M	GND		00
	BIAKO	N	BDMR		
ľ	BBS7	P	BHALT		
	BDMGI	l B	BREF		
	BDMGO	s			
Ī	BINIT	TI	GND		
	BDAL00	I u l	<u> </u>		
-	BDAL01	1 v 1			Į

Figure 8-1. Q-Bus Interface Connections

BLANK

Use Table A-1 to locate the proper cable schematic for your application. If custom cables other than those described here are required for your application, see Section 8 for a detailed description of the distribution panel channel interfaces.

Cable Description	From	То	Figure
Terminal CP24 Terminal Null-Modem CP24 Null-Modem Modem CP24 Modem CP24 Modem Cable with DTR DH11 Wrap-Around DHV11 Wrap-Around DHV11 Wrap-Around	CP22 or CP24/B CP24 CP22 or CP24/B CP24 CP22 or CP24/B CP24 CP22, CP24 or CP24/B CP22 or CP24/B CP22 or CP24/B CP22 or CP24/B CP22 or CP24/B CP24 CP24 CP24 CP22 or CP24/B	Terminal Terminal Terminal Terminal Modem Modem Printer Loopback Loopback Loopback Loopback	A-1 A-2 A-3 A-4 A-5 A-6 A-7 A-8 A-9 A-10 A-11 A-12
DHV11 Staggered Loopback Connector DHV11 Staggered Loopback Cable	CP24	Loopback	A-13

Table A-1. Cable Applications




Figure A-1. CP22 or CP24/B to Terminal Cable




Figure A-2. CP24 to Terminal Cable




Figure A-3. CP22 or CP24/B Null-Modem Cable




Figure A-4. CP24 Null-Modem Cable




Figure A-5. CP22 or CP24/B Modem Cable




Figure A-6. CP24 Modem Cable




Figure A-7. CP22, CP24 or CP24/B Cable with DTR




Figure A-8. DH11 CP22 and CP24/B Wrap-Around Connector




Figure A-9. DHV11 CP22 and CP24/B Wrap-Around Connector

A-4 Cable Schematics




Figure A-11 DHV11 Figure A-10. DHT1
CP24 Wrap-Around Connector CP24 Wrap-Around Connector




Figure A-12. DHV11 CP22 and CP24/B Staggered Loopback Connector




Figure A-13. DHV11 Staggered Loopback Cable

BLANK

B.1 GENERAL DESCRIPTION

ZDHM is a comprehensive diagnostic test program designed to aid in the acceptance testing, installation checkout, and corrective maintenance of the DH11 16 line asynchronous serial line multiplexer. It consists of 48 logically sequenced diagnostic tests designed to test and verify that the DH11 is operating in accordance with its design specifications.

The program is configurable by the autosizer or by console dialogue to enable it to automatically test and verify all 16 lines on up to 16 contiguous DH1ls (with non-contiguous/contiguous vector assignments). Individual units and individual lines within a unit may be selected or deselected to facilitate fault isolation to a particular DH1l or a functional area of logic affecting a particular line within a unit. Whenever an error is detected, a comprehensive error report is typed that allows the user to isolate the fault to a functional area of logic.

NOTE

The wrap-around connector must be installed on any line under test when running ZDHM. The schematics for the wrap-around connectors are shown in Appendix A, Figures A-8 and A-10.

B.2 ZDHMDO DIAGNOSTIC PATCHES

The patches contained in this subsection must be used for the ZDHMDO diagnostic to function with the CSO2/H Subsystem. Also, all of the switch-selectable options on SW2 must be positioned at their factory settings, and switch SW5-1 must be ON (closed).

There are two versions of the CP22 Distribution Panel. Version A has two ribbon cable connectors on the back of the panel; Version B has three. The patches below are designed for Revision E and above firmware and the Version B CP22. Four of the locations in patch 9 deal with expected modem status and three of them require changes if the Version A CP22 is used. All four locations are noted in the Description column and the changes given. If the firmware revision level is lower than E, tests 56 and 57 will fail with modem control errors.

NOTE

When 22-bit addressing is enabled, Test 24 of ZDHMD0 will fail. This is because it is trying to manipulate bits 6 and 7 of SSR.

Patch Number	Location	From	ТО	Description
1	011700 011702	012737 011730	000137 012204	Skip subtest 40
2	012206 012210	012737 012236	000137 012512	Skip subtest 41
3	015306 015310	012737 015362	000137 015754	Skip subtest 50
4	017266 017270	012737 017302	000137 017526	Skip subtest 54
5	020102 020104	005077 010202	004737 037720	Subtest 56: add modem signal delay and status setup
6	020272 020274	005077 010012	004737 037720	Subtest 57: add modem signal delay and status setup
7	020410 020412	005077 007676	000137 020576	Skip supbtest 60
8	025322 026424	170670 160420	171370 160720	Extend autosize address range
9	037720 037722 037724 037726 037730 037732 037734 037736 037740 037742 037744	vacant	010446 010546 013705 030310 016504 000002 005015 005005 005305 001376 032704 000004	Modem signal delay and expected status setup subroutine called by patches 5 and 6

continued on next page

Patch Number	Location	From	То	Description
9	037750	vacant	001013	
	037752	vacant	020127	E Company of the Comp
	037754	vacant	000003	
	037756	vacant	101404	·
]	037760	vacant	012737	
ar in	037762	vacant	000343	(version A CP22's: 000143)
	037764	vacant	020132	
	037766	vacant	000416	
	037770	vacant	012737	eculation of the control of the cont
· .	037772	vacant	000143	(version A CP22's: 000103)
	037774	vacant	020132	
	037776	vacant	000412	
	040000	vacant	020127	
	040002	vacant	000003	
	040004	vacant	101404	
	040006	vacant	012737	
	040010	vacant	000005	(version A CP22's: no change
	040012	vacant	020322	
-	040014	vacant ·	000403	
	040016	vacant	012737	
	040020	vacant	000205	(version A CP22's: 000005)
	040022	vacant	020322	
	040024	vacant	012605	
	040026	vacant	012604	
- 	040030	vacant	000207	

B.3 REASONS FOR DIAGNOSTIC PATCHES

Patches 1 through 4:

These patches are required because the DEC diagnostic (ZDHMO) is not compatible with the operation of the DUARTS (two UARTS on a single chip) used on this product.

Patches 5 and 6:

This patch inserts a software delay to allow for the increased 'slew rate feature' on the modem control lines and sets up the correct modem status expected, based on whether lines 0 through 3 (full modem support) or lines 4 through 15 (partial modem support) are being tested.

Patch 7:

This patch causes subtests 60 to be bypassed. Subtest 60 attempts to test the secondary transmit and receive signals, which are not supported by te CSO2/H.

and the second second second second

Starting Procedures

Patch 8:

This patch allows the diagnostic to be run with any setting of the Address Selection switches (SW5).

Patch 9:

This is the software delay loop and modem status setup routine for patches 5 and 6.

B.4 LOADING PROCEDURES

There are several different methods for loading the DHll diagnostics under the control of the XXDP diagnostic monitor. The following procedure is common to many DEC systems and similar to others.

- Mount the appropriate medium (Dectape, disk, etc.) containing the XXDP monitor and ZDHM.
- 2. Boot the system to load the monitor.
- 3. Once loaded the XXDP monitor prints an introductory message and displays a period (.) to indicate that it is ready to accept commands.
- 4. Type "L ZDHMD0." This will cause the diagnostic to be loaded, but it will not be started.

B.5 STARTING PROCEDURES

The console switch register is used to select between DH11 diagnostic program options. The program can also be started at different locations to allow it to be rerun without having to reenter the DH11 parameters.

B.5.1 PROGRAM OPTIONS

The CPU switch register (SR) is used to allow the user to select between several program options, as shown in the table below. The 16 bits of the register represent different options during program start than they do during testing (SR = switch register).

Switch Reg.	During Start	During Testing
Bit 15 = 1	No function	Halt on error (after typing message)
Bit 14 = 1	No function	Loop continuously on current test
Bit 13 = 1	No function	Inhibit error typouts
Bit 11 = 1	No function	Inhibit sub-test itera- tions (quick pass)
Bit 10 = 1	No function	Inhibit abbreviated modem control test
Bit 09 = 1	No function	Lock on hard errors
Bit 08 = 1	Halts after configuration to permit dumping pre- configured copies of the program	Search for and lock on test selected by the contents of SR 07:00
07:00	See below for 01:00	Contains test number to search for when SR 08 = 1
Bit 01 = 1	Types device map generated by the auto- sizer	
Bit 00 = 1	Allows the user to input DH parameters manually (inhibits the autosizer)	

B.5.2 SWITCHLESS CPU

If the diagnostic is run on a CPU without a Switch Register, then a software switch register (location 176) is used which allows the user the same switch options.

When SR values are needed the program types out the current value of the SR and asks for new values by typing NEW=. A control G will allow the user to change the contents of the software switch register.

NOTE

After typing control G, it may be necessary to wait up to 30 sec for the diagnostic to respond. This is because the diagnostic allows SR changes only after completion of a subtest.

B.5.3 NORMAL PROGRAM START AT 200

After loading diagnostic, start execution at 2008. Set SR bit 0 OFF if autosizer is to be used and set it ON if the operator is to enter the parameters. The operator should respond as indicated to the following questions asked by the program:

- Number of addresses between vectors Enter 108 for standard DH11s with contiguous vectors; enter 208 if the DM11 vectors are interleaved with the DH11 vectors. The default value is 208.
- Device address Enter the octal address of the first DH11 in the system.
- Vector address Enter the octal receiver vector address for the first DHll in system.
- DH11 device selection Type in a six digit octal number encoded as follows (setting bit 15 to one causes device 15 to be tested, setting bit 13 to one causes device 13 to be tested, setting bit 10 to zero causes device 10 to be ignored, etc.):
 - A value of 1777778 will test all DHlls. The default is 1777778. (DH = Device)
- Line selection Type in a six digit octal number encoded as follows (setting bit 15 to one causes line 15 of all selected devices to be tested, setting bit 13 to one causes line 13 of all selected devices to be tested, setting bit 10 to zero causes line 10 to be ignored, etc.):
 - A value of 1777778 will test all lines. The default is 1777778. (LN = Line)

B.5.4 DEFAULT PARAMETER START AT 204

When starting at 2048, the program will default to the parameters used in the previous execution. It should not be used for the first execution. The SR should be set for testing at the time the program is started.

B.5.5 LINE AND DEVICE PARAMETER CHANGE START AT 210

When the program is started at 2108, it will ask the last two (parameter setting) questions of the input dialogue described above. Set the SR for testing.

B.6 TEST SUMMARY

- Check SSYN response from all DH11 registers
- Test that Master Clr can clear the SCR, LPR, BKR, SSR regs
- Test SCR register R/W bits can set CLR (normal mode)
- Test SCR register read-only bits (normal mode)
- Test SCR register bits that can be Set/Clr in maint. mode
- Test that all R/W bits in LPR can be set/clr
- Test that all R/W bits in BKR can be set/clr 7
- Test that all R/W bits in SSR can be set/clr. 10
- Test that Clr/Set bit N in LPR does not clear any other bits 11
- Test that Clr/Set bit N in BKR doesn't clear any other bits 12
- Test that Clr/Set bit N in SSR doesn't clear any other bits 13
- CAR memory addressing test 14
- BCR memory addressing test
- CAR register test all l's / all 0's all lines 16
- BCR register test all l's / all 0's all lines 17
- CAR memory patterns test / 0's disturb 20
- BCR memory patterns test / 0's disturb 21
- CAR memory patterns test / l's disturb BCR memory patterns test / l's disturb 22
- 23
- Test that CAR memory ext bits Set/Clr properly
- Test intr. enable bits intr. condition disabled
- Test char. available i.e., with intr. condition active 26
- Test silo overflow i.e., with intr. condition active 27 ...
- Test NXM i.e., with intr. condition active
- 31 Test XMITTR done i.e., with intr. condition active
- Transmitter NPR logic test 1 32
- Transmitter NPR logic test 2 33
- Test that character available can cause RCVR interrupt 34
- Test that the silo status register counts up correctly
- Test that silo status register down counts correctly
- Test silo alarm level for counts 0,1,2,4,8,16, and 32
- Transmitter timing test all selected lines all speeds 40
- Receiver timing test all selected lines all speeds 41
- Verify storage overflow-non maint mode-all selected lines
- Basic data test all selected lines/all character lengths 43
- Single line data test all selected lines 44
- Basic parity logic test all selected lines odd parity 45
- Multi-line parity data test all selected lines 46
- Auto-echo test 1 all selected lines 47
- Auto-echo test 2 all selected lines 50
- Auto-echo test 3 all selected lines
- Break bit test all selected lines 52
- Half-duplex test all selected lines
- verify that overrun can set properly all selected lines
- Abbreviated modem control diagnostic (ZDHK T101)

Error Header Mnemonic Definitions

- 56 Modem control diagnostic continued (ZDHK T105)
- 57 Modem control diagnostic continued (ZDHK T106)
- 60 Modem control diagnostic continued (ZDHK T107)

B.7 ERROR HEADER MNEMONIC DEFINITIONS

- All numbers printed as error data are in octal
- (PC) Address of the error call (error PC)
- (PS) Contents of the PSW at the time of the error
- (SP) Contents of the stack pointer at the time of the error
- TEST Test number
- DEVADR Device address 1st address in the selected DH11
- REGADR Address of the DHll register being tested
- WAS What the actual data read was (DH11 register or memory location)
- S/B What the data read should have been
- SPEED Speed code in the LPR register at the time of error
- TIMEB Contents of software counter used in timing tests
- TIMEC contents of software counter used in timing tests.
- CHRLNG Character length code in the LPR at the time of the error 00=5 bits, 01=6 bits, 02=7 bits, 03=8 bits
- TRPPC Contents of the PC (R7) at the time of a bus error or RSVD instruction trap
- TRPPS Contents of the PSW at the time of a bus error or RSVD instruction trap
- (LPRG) Contents of the LPR register at the time of the error
- LINACT Flags used by multi-line tests to indicate active lines
- WASADR Memory address of the WAS data (actual data read)
- SBADR Memory address of the S/B data (good data)
- SCRWAS Contents of the SCR register
- SCRS/B What the contents of the SCR register should have been

LINCHK Line no. being checked during CAR and BCR memory tests

LINEWR Line no. being written into during CAR and BCR tests

PATTRN Test pattern being written into CAR or BCR memories

B.8 DECX11 SYSTEM EXERCISER DIAGNOSTIC

The CS02/H supports the DECX11 system exerciser diagnostic if the following conditions are met:

- The CS02/H firmware is revision G or above.
- You are running a DHll emulation. The DHVll emulation is not supported by DECX11.

Instructions for loading and running DECX11 are contained in the DECX11 user's manual. It will run normally with the CS02/H, but three modifications must be made:

1. The DH11 module (DHAL0) must be modified. At the DECX11 prompt type:

MOD DHALO 552<return>

When the system responds, enter:

1000<return>

2. The DMll module (DMBIO) must be modified if your DECX11 system includes the line time clock module (KWAGO). At the DECX11 prompt, type:

MOD DMBIO 36<return>

When the system responds, enter:

300<return>

3. If the DMll module is being run by itself, wraparound connectors cannot be used.

C.1 GENERAL DESCRIPTION

This appendix describes the DHV11 diagnostics. It includes procedures and commands for running the DHV11 diagnostic programs with the Diagnostic Runtime Services (DRS) supervisor. This appendix also contains two example printouts of diagnostic program runs.

The instructions in the appendix explain how to run the diagnostics with the DRS supervisor. The DRS supervisor provides the interface between the operator and the diagnostic programs, allowing the operator to modify the execution of the diagnostic programs.

The DHV11 diagnostic programs are combined to form a Functional Verification Test (FVT) which, when run, tests various controller functions. The diagnostic programs which make up the FVT are CVDHAAO, CVDHBAO and CVDHCAO. The AO at the end of the diagnostic program names indicates the revision level (A) of the diagnostic, and the patch level (0) of the diagnostic.

The minimum system requirements to use the DHV11 diagnostic programs are:

- 32K bytes of memory
- Console terminal
- XXDP+ load device with Diagnostic Runtime Services supervisor

In order to test the full DMA address capability of the controller, the FVT uses the following address patterns. If the high address lines are to be tested, the host must have memory at the following locations as well as the 32K bytes defined above:

Address Bits	21	20	19	18	17	16	15	14	13	-	
Memory Address (High bank)	1	0	1	0	1	0.	1	X	X	X	X
Memory Address (Low bank)	0	1	0	1	0	1.	0	X	X	X	X

If memory is not available at these locations some high DMA address bits will not be tested. This will not be considered as an error. The operator, by answering a prompt, can display information specifying the bits that were tested.

NOTE

Diagnostics VDHBAO and VDHCAO require either wraparound connectors or staggered loopback cables. Schematics for these connector and cables can be found in Appendix A. If staggered loopback cables are used, they must be installed as shown in Figure C-1.




Figure C-1. Staggered Loopback Cable Configuration

C.2 DIAGNOSTIC TEST FUNCTIONS

CVDHAA0

This program checks the reset and the register access functions, and verifies that the handshake between the controller and the host is operating correctly. It also checks reports from the self-test. This diagnostic test does not require the use of wrap-around connectors.

CV DHB A0

This program checks the major communication functions of the controller. It verifies the correct operation of modem control signals and the register bits which control and report them. This diagnostic does not perform extensive data transmission and reception tests. The use of wraparound connectors or staggered loopback cables (see Figure C-1) with this diagnostic is optional. If they are not used, the RS-232-C drivers and receivers are not tested.

NOTES

This diagnostic (CVDHBAO) tests the six modem control signals present on each channel of the DHV11 channels when the diagnostic is configured for 'staggered' or '25-pin connector' loopback. Therefore, this diagnostic will fail if it is run on channels 4 through 15 of the CP22 panel or on channels 0 through 15 of the CP24 panel. error printouts will indicate modem control signal errors on these lines.

It is possible to skip the subtests which test for modem control signals (subtests 21, 22, 24, and 25). The diagnostic program CVDHBAO has a total of 28 subtests. See subsection C.6.1 for the command that specifies which tests will be run.

CV DH CAO

This diagnostic checks the major communications functions which use the DUARTs. It checks split-speed operation, and verifies that DUART errors are reported correctly. Extensive data transfer tests are performed in both DMA and single-character modes. The use of wrap-around connectors or staggered loopback cables (see Figure C-1) with this diagnostic is optional. If they are not used, the RS-232-C drivers and receivers are not tested.

C.3 DIAGNOSTIC SUPERVISOR SUMMARY

The DHV11 diagnostics have been written for use with the Diagnostic Runtime Services (DRS) supervisor. DRS, which provides the interface between the operator and the diagnostic programs, can be used with load systems such as ACT, APT, SLIDE, XXDP+, and ABS loader. By answering prompt questions supplied by the supervisor the operator can define the following:

- o The hardware configuration of the controllers being tested
- o The type of test information to be reported
- o The conditions under which the test should be terminated or continued.

C.4 LOADING PROCEDURES

There are several different methods for loading the DHVll diagnostics under the control of the XXDP+ diagnostic monitor. The following procedure is common to many DEC systems and similar to others.

- Mount the appropriate medium (Dectape, disk, etc.) containing the XXDP+ monitor and the Functional Verification Test.
- Boot the system to load the monitor.
- Once loaded, the XXDP+ monitor prints an introductory message and displays a period (.) to indicate that it is ready to accept commands.
- 4. To display a list of the diagnostic programs contained on the tape (or disk), type DIR at a period prompt.
- 5. The diagnostic may now be loaded. There are two different ways to load the diagnostic. The two methods are described below. The diagnostic CVDHAAO (where the AO at the end of the name indicates the revision level and the patch level of the diagnostic) is used as an example in both of the methods.
 - a. To load the diagnostic CVDHAAO, type:

L VDHAA0

The DRS supervisor can now be started. At the prompt, type:

S 200

or

b. To load the diagnostic and start the DRS supervisor, type:

R VDHAA0

6. The diagnostic and the DRS supervisor will be loaded. The following message is then displayed:

DRS LOADED
DIAG. RUN-TIME SERVICES REV. D APR-79
CVDHAA0
DHV-11 FUNC TST PART1
UNIT IS DHV-11
DR>

DR> is the prompt for the DRS supervisor routine. At this point a DRS supervisor command (such as START) must be entered. The DRS supervisor commands are listed in subsection C.6.

C.5 STARTING THE DIAGNOSTIC PROGRAM

Use the DRS Supervisor to start the diagnostic program. The start procedure has four steps. The start command is issued, hardware parameter questions are answered, software parameter questions are answered, and the diagnostic is executed. These steps are presented in greater detail below.

1. At the prompt DR> type:

STA/PASS:1/FLAGS:HOE<CR>

The switches and flags are optional

The program prompts with:

CHANGE HW?

You must answer Y to this prompt to change the hardware parameter tables.

NOTES

Some versions of the diagnostic supervisor do not ask if you would like to alter the hardware parameter tables. Instead, they begin with the hardware parameter question sequence.

When running diagnostic programs CVDHBAO and CVDHCAO, be sure to set the BR level to BR5. The CCO2 hardware differs from the DHV11 hardware in that BR5 is used instead of BR4. The BR level may be set when changing the hardware parameter tables.

The answers to the questions are used to build hardware parameter tables in memory. A series of questions is presented for each device to be tested, and a table is built for each device.

3. When all of the hardware parameter tables have been built, the program presents the prompt for the software parameter tables. This prompt is as follows:

CHANGE SW?

If parameters other than the default parameters are desired, type Y. If you wish to use the default parameters, type N.

If you type Y, a series of questions will be asked which prompt you to enter desired software parameters. These parameters will be entered in the software parameter table in memory. Unlike the hardware questions, the software questions will be asked only once, regardless of the number of units being tested.

4. After the software parameter tables have been built, the diagnostic begins to run.

The program printouts and actions on error detection are determined by the switch options selected with the start command.

C.6 DRS SUPERVISOR COMMANDS

The following DRS supervisor commands may be issued in response to the DR> prompt:

COMMAND	FUNCTION
START	Starts a diagnostic program
RESTART	When a diagnostic has stopped and control is returned to the supervisor, this command restarts the program from the beginning
CONTINUE	Allows a diagnostic to continue running from the point where it was stopping point
PROCEED	Causes the diagnostic to resume with the next test after the one it halted in
EXIT	Transfers control to the XXDP+ monitor
DROP	Drops units specified until an ADD or START command is given
ADD	Adds specified units. These units must have been previously dropped
PRINT	Prints out statistics if available
FLAGS	Used to change flags
ZFLAGS	Clears flags

All of the DRS supervisor commands except EXIT, PRINT, FLAGS and ZFLAGS can be used with switch options.

C.6.1 COMMAND SWITCHES

Switch options may be used with most DRS supervisor commands. The commands and their functions and some examples are listed below.

COMMAND	FUNCTION
/TESTS:	Used to specify the tests to be run (the default is all tests). An example of the tests switch used with the start command to run tests 1 to 10, 20 and 30 to 35 would be:
	DR> START/TESTS:1-10:20:30-35 <cr></cr>
/PASS:	Used to specify the number of passes for the diagnostic to run. An example of the tests switch used with the start command to make two passes would be:
	DR> START/PASS:2
/EOP:	Used to specify how many passes of the diagnostic will occur before the end of pass message is printed (the default is one). An example of the tests switch used with the start command to prompt the program to report the end of a pass after every third pass would be:
•	DR> START/EOP:3
/UNITS:	Used to specify the units to be run. This switch is valid only if N was entered in response to the CHANGE HW? question.
/FLAGS:	Used to check for conditions and modify program execution accordingly. It is possible to enable multiple flags at the same time. An example of the format to do this is as follows:
	DR> START/FLAGS: HOE: PNT
	The conditions checked for are as follows:
	 :HOE Halt on error (transfers control back to the supervisor) :LOE Loop on error :IER Inhibit error reports :IBE Inhibit basic error information :IXE Inhibit extended error information :PRI Print errors on line printer

DHVll Diagnostic Examples

:PNT	Print the number of the test being
	executed before execution
:BOE	Ring bell on error
:UAM	Run in unattended mode, bypass manual
	intervention tests
:ISR	Inhibit statistical reports
:IOU	Inhibit dropping of units by program

C.6.2 CONTROL/ESCAPE CHARACTERS SUPPORTED

The keyboard functions supported by the DRS supervisor are as follows:

COMMAND	FUNCTION
CTRL C	Returns control to the supervisor. The DR> prompt would be typed in response to CTRL C. This command can be typed at any time.
CTRL Z	Used during hardware or software dialogue to terminate the dialogue and select default values.
CTRL O	Disables all printouts. This is valid only during a printout.
CTRL S	Used during a printout to temporarily freeze the printout.
CTRL Q	Resumes a printout after a CTRL S.

C.7 DHV11 DIAGNOSTIC EXAMPLES

This subsection contains two examples of printouts. In the first example, Example C-1 the diagnostic program CVDHAAO is loaded and the DRS supervisor is started with a RUN command. This example depicts an error free pass. In the second example, Example C-2, the diagnostic program CVDHAAO is loaded and the DRS supervisor is started with a RUN and a START AT 200 command. This example includes use of a command switch option (Halt on error) and the detection of an error.

Both examples begin after the operating system has been booted. The XXDP+ operating system uses . as a prompt. The DRS supervisor routine uses DR> as a prompt.

Entries made by the operator are underlined. The symbol <CR> represents a carriage return.

Example C-1. .R VDHAAO < CR >

DRS LOADED
DIAG. RUN-TIME SERVICES REV. D APR-79
CVDHA-A-0
DHV-11 FUNC TST PART1
UNIT IS DHV-11

DR>START<CR>

CHANGE HW (L) ? Y < CR >

UNITS (D) ? 2<CR>
UNIT 0
CSR ADDRESS:(0) 160020 ? <CR>
ACTIVE LINE BIT MAP: (0) 377 ? <CR>

UNIT 1
CSR ADDRESS: (0) 160020 ? 160040 < CR >
ACTIVE LINE BIT MAP: (0) 377 ? < CR >

CHANGE SW (L) ? Y<CR>

REPORT UNIT NUMBER AS EACH UNIT IS TESTED: (L) Y ? $\langle CR \rangle$ NUMBER OF INDIVIDUAL DATA ERRORS TO REPORT ON A LINE: (D) 0 ? $1 \langle CR \rangle$ ROM VERSION PRINTOUT ON THE FIRST PASS: (L) Y ? $\langle CR \rangle$

TESTING UNIT: 0 (D)

ROM VERSION NUMBERS: PROC_1=2(D) PROC_2=2(D)

TESTING UNIT: 1 (D)

ROM VERSION NUMBERS: PROC_1=2(D) PROC_2=2(D)

CVDHA EOP 1 0 CUMULATIVE ERRORS

Example C-2. <u>L VDHCAO < CR ></u> <u>S 200 < CR ></u>

DRS LOADED
DIAG. RUN-TIME SERVICES REV. D APR-79
CVDHC-A-0
DHV-11 FUNC. TST PART3
UNIT IS DHV-11

DR>START/FLAGS:HOE<CR>

CHANGE HW (L) ? Y < CR >

UNITS (D) ? 2<CR>
UNIT 0
CSR ADDRESS:(0) 160020 ? <CR>
ACTIVE LINE BIT MAP: (0) 377 ? <CR>
INTERRUPT VECTOR ADDRESS: (0) 300 ? <CR>
TYPE OF LOOPBACK (1=INTERNAL OR NONE, 2=STAGGERED, 3=25 PIN CONNECTOR): (0) 2 ? 1<CR>
BR INTERRUPT LEVEL: (0) 4 ? 5<CR>

UNIT 1

CSR ADDRESS:(0) 160020 ? 160040 < CR >

ACTIVE LINE BIT MAP: (0) 377 ? < CR >

INTERRUPT VECTOR ADDRESS: (0) 300 ? 310 < CR >

TYPE OF LOOPBACK (1=INTERNAL OR NONE, 2=STAGGERED, 3=25 PIN CONNECTOR): (0) 1 ? < CR >

INTERRUPT BR LEVEL: (0) 5 ? 5 < CR >

CHANGE SW (L) ? Y<CR>

REPORT UNIT NUMBER AS EACH UNIT IS TESTED: (L) Y ? $\langle CR \rangle$ NUMBER OF INDIVIDUAL DATA ERRORS TO REPORT ON A LINE: (D) 0 ? $1 \langle CR \rangle$ TESTING UNIT: 0 (D)

CVDHC DVC FTL ERR ... (Error message)

ERR HLT DR>

Table D-1. ASCII Seven-Bit Code

		r			<u> </u>				
0-4-1	 ,,	Danimal	Mne-	Decemination	00001	170.0	Daginal	Mne-	Dogovintion
OCTAL	нех	Decimal	monic	Description	Occar	nex	Decimal	MOILE	Description
000	00	000	NUL	Blank	100	40	064	æ	
001	loi	001	SOH	Start of Header	ioi	41	065	À	•
002	02	002	STX	Start of Text	102	42	066	В	
003	03	003	ETX	End of Text	103	43	067	C	
004	04	004	EOT	End of Transmission	104	44	068	D	
005	05	005	ENQ	Enqui ry	105	45	069	E	
006	06	006	ACK	Acknowledge (Positive)	106	46	070	F	
007	07	007	BEL	Bell	107	47	071	G	
010	08	800	BS	Backspace	110	48	072	H	
011	09 0A	009	HT LF	Horizontal Tabulation Line Feed	111 112	49 4A	073 074	I J	,
013	OB	011	VT	Vertical Tabulation	113	4B	075	K	
014	ac	012	PF	Form Feed	114	4C	076	L	
015	0D	013	CR	Carriage Return	115	4D	077	M	
016	0E	014	so	Shift Out	116	4E	078	N	
017	0.5	015	SI	Shift In	117	4F	079	0	,
020	10	016	DLE	Data Link Escape	120	50	080	P	
021	11	017	DCl	Device Control 1 (X-ON)	121	51	081	Q	
022	12	018	DC2	Device Control 2	122	52	082	R	
023	13	019	DC3	Device Control 3 (X-OFF)	123	53	083	S	
024	14	020	DC4	Device Control 4Stop	124	54	084	T	
025	15	021	NAK SYN	Negative Acknowledge	125	55	085	v	
027	17	023	ETB	Synchronization End of Text Block	126 127	56 57	08 6 087	W	
030	18	024	CAN	Cancel	130	58	088	x	
031	19	025	EM	End of Medium	131	59	089	Ŷ	
032	ĺλ	026	SUB	Substitute	132	5A	090	z	
033	18	027	ESC	Escape	133	5B	091	ī	Opening Bracket
034	10	028	FS	File Separator	134	5C	092	١	Reverse Slant
035	10	029	GS	Group Separator	135	5D	0 93	Ĭ	Closing Bracket
036	1E	030	RS	Record Separator	136	5E	094	^	Circumflex
037	1F	031	US	Unit Separator	137	5F	095	-	Underline
040	20	032	SP	Space	140	60	096		Opening Single Quote
041	21	033 034	ļ.		141	61	097	a	1
043	23	035	1 🌲		142 143	62	098	b	
044	24	036	š	Ì	144	64	100	ď	
045	25	037	9	1	145	65	101	ē	
046	26	038	&		146	66	102	£	
047	27	039	·	Closing Single Quote	1 47	67	103	g	1
050	28	040	(150	68	104	h	
051	29	041	1)		151	69	105	i	
052	2A	042	#	` \	152	6A	106	j	
053	2B	0 43	+		153	6B	107	k	•
054 055	2C 2D	044	<u>'</u>	Comma	154	6C 6D	108	1	
056	2E	045		Hyphen Period	155 156	6E	109 110	m	· ·
057	2F	047	17	1.02200	157	6F	111	, "	1
060	30	048	ló		160	70	112	ğ	} '
061	31	049	i	{	161	71	113	q	1
062	32	050	2		162	72	114	r	
063	33	051	3	1	163	73	115	s	
064	34	052	4		164	74	116	t	1
065	35	053	5	1	165	75	117	น	
066	36	054	6	1	166	76	118	. v	†
067	37	055	8		167	77	119	W	
070 071	38	056 057	9		170	78	120	×	
072	3A	058	:		171 172	79 7A	121	y z	
073	3B	059	;		173	7B	123	1	Opening Brace
074	3C	060	1 2	Less Than	174	7c	124	li	Vertical Line
075	3D	061	<u> </u>		175	70	125	j	Closing Brace
076	3E	062	>	Greater Than	176	7E	126	-	Overline (Tilde)
077	3F	063	?	1	177	7F	127	DEL	Delete/Rubout
			1	<u></u>	.11		 	1	<u> </u>

E.1 OVERVIEW

It may be necessary, either for maintenance reasons or because you wish to change your Emulex controller from one emulation to another, to remove and replace the CC02's firmware PROM set.

E.1.1 EXCHANGING EMULATION PROMS

The six existing emulation PROMs are located in sockets labeled PROM 0 through PROM $\bar{5}$. Pry the existing PROMs from their sockets using an IC puller or a equivalent tool.

The CS02/Hl PROM set is identified by the part numbers on top of the PROMS (448-459). The letter following the part number indicates the revision level. Place the CS02/Hl PROMs in numerical order beginning with the socket labeled PROM 0 (see Table E-1). Make certain that the PROMs are firmly seated and that no pins are bent or misaligned. (If the two rows of PROM pins are too far apart to fit in the socket, grasp the PROM at its ends using your thumb and forefinger and bend one of the pin rows inward by pressing it against a table top or other flat surface.)

Table E-1. CC02 PROM Locations

PROM Number	Socket	PCBA Location
966	PROM 0	U136
967	PROM 1	U135
968	PROM 2	U73
969	PROM 3	U72
970	PROM 4	U31
971	PROM 5	U30
997	Address PROM	U124
998	Address PROM	U125

The following definitions are made with in the context of the communications subsystem that is described in this manual. Consequently, the definitions are not generally applicable to the field of data communications, and they contain specific references to the Emulex equipment in question.

<u>Channel</u>: A channel is an individual, non-multiplexed data communications link between the Data Terminal Equipment (DTE) and the Data Communication Equipment (DCE).

Communications Multiplexer: A microprocessor based control module that provides a structured interface between the host computer's operating system (via the bus) and data communications lines.

Under microprocessor control, the control module multiplexes inbound data from a number of external communications channels on to the host computer's internal data bus. In the outbound direction, it demultiplexes data from the bus and distributes the data to the appropriate channels.

DCE (Data Communication Equipment): The equipment that interfaces the DTE to the telephone line or other communications circuit, that is, a modem or data set. With reference to the RS-232-C interface, the equipment with the female connector; transmitted data is on pin 3 and received data is on pin 2.

<u>Distribution Panel</u>: The distribution panel contains no electronics, it is simply the chassis that contains the subminiature type-D connectors used for RS-423-C (RS-232-C compatible) interfaces.

DTE (Data Terminal Equipment): The equipment comprising the data source, the data destination, or both. That is, either a computer or a terminal. With respect to the RS-423-A (RS-232-C compatible) interface, the equipment with the male connector; transmitted data is on pin 2 and received data is on pin 3.

Modem (Modulator/Demodulator): Modems are required to establish, maintain and terminate a connection using telephone company protocol, and provide digital to analog signal conversion.