PRIMARY MTS = 172520 MTC=172522

VEC= 224

SECONOARY 172460 172462

374

FOR RSX STAND ALONE BRU

US6 >> MT:/CSR=172522/VEC=224

TC01

(TM11/TU10 COMPATIBLE)
LSI-11 TAPE CONTROLLER

TECHNICAL MANUAL



3545 Harbor Boulevard Costa Mesa, California 92626 (714) 662-5600 TWX 910-595-2521

Copyright (C) 1982 Emulex Corporation

The information in this manual is for informational purposes and is subject to change without notice.

Emulex Corporation assumes no responsibility for any errors which may appear in the manual.

Printed in U.S.A.


# TABLE OF CONTENTS

Section	1	INTRODUCTION	
	1.1 1.2 1.3 1.4 1.4.1 1.4.2 1.4.3 1.4.4	SCOPE OVERVIEW PHYSICAL CHARACTERISTICS FEATURES Microprocessor Architecture Phase Encoded Operation Self-Test Efficient DMA Diagnostics	1-1 1-1 1-1 1-1 1-1 1-2 1-2
Section	2	GENERAL DESCRIPTION	
	2.1 2.1.1 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4 2.1.1.5 2.1.2 2.1.2.2 2.1.2.3 2.2 2.2.1 2.2.2 2.3 2.3.1 2.3.2 2.3.3 2.3.4 2.3.4.1 2.3.4.2 2.3.5 2.3.5 2.3.5 2.3.5.1 2.3.5.2 2.4 2.4.1 2.4.2 2.4.3 2.4.4 2.4.5	Connectors Rotary Switch Wire-Wrap Jumpers Indicators PE Read Board Connectors Switches Indicators ORGANIZATION Controller Board PE Read Board TAPE TRANSPORT INTERFACE Connectors and Cable Input Circuits Output Circuits Control Cable Control Signals to Tape Transport	2-1 2-1 2-1 2-3 2-3 2-3 2-3 2-4 2-4 2-4 2-6 2-6 2-6 2-6 2-6 2-6 2-1 2-11 2-11 2
Section	3	FUNCTIONAL DESCRIPTION	
	3.1 3.1.1 3.1.2 3.1.3	CONTROLLER REGISTERS Status Register (MTS) Command Register (MTC) Byte/Record Counter (MTBRC)	3-1 3-1 3-5 3-7

	3.1.4 3.1.5 3.1.6 3.1.7 3.2 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6 3.2.7 3.2.8 3.3 3.3.1 3.3.2 3.3.2.1 3.3.2.2 3.3.2.1	Self-Test Registers	3-7 3-8 3-8 3-10 3-10 3-10 3-11 3-11 3-11 3-11 3-11
Section	4	INSTALLATION	
	4.1 4.2		4-1 4-1
	4.2.1	Transport Configuring Transport Addressing	4-1 4-2
	4.2.3	Transport Mods	4-2 4-2
	4.2.3.1		4-2
	4.2.3.2	Pertec Units	4-2
	4.3		4-2
	4.3.1	Controller and Interrupt Vector Address	4-2
	4.3.1.1	Alternate Addresses	4-4
	4.3.2 4.3.3	Tape Speed Switch	4-4
	4.3.4	NRZI Only Configuration PE Reverse Consideration	4-4 4-4
	4.4	PE READ BOARD SET-UP	4-4
	4.4.1	PE Read Board Speed Selection	4-6
	4.5	MOUNTING	4-7
	4.6 4.6.1	CABLING Grounding	4-7
	4.7	TESTING	4-7 4-7
	4.7.1	Self-Test	4-7
	4.7.2	Register Examination	4-9
	4.7.3	Diagnostics	4-9
	4.7.3.1	Instruction Test Option	4-9
	4.7.3.2	Data Reliability Exerciser Operation	4-9
Appendix		DIAGNOSTIC PATCHES	A-1
Appendix	В	TM11 INSTRUCTION TEST ERROR HALTS	B-1

# LIST OF TABLES

Table No.	<u>Title</u>	
Table 1-1 Table 2-1 Table 2-2 Table 2-3 Table 3-1 Table 3-2 Table 4-1 Table 4-2 Table 4-3 Table 4-4	General Specification Control Cable Interface Data Cable Interface Q-Bus Connections PE Read Board Self-Test Registers PE Read Board Self-Test Error Codes Tape Speed Switch Settings PE VCO Periods Instruction Tets SWR Settings Data Reliability Exerciser SWR Settings	1-3 2-7 2-10 2-12 3-13 3-13 4-4 4-6 4-10 4-10
	LIST OF FIGURES	
Figure No.	<u>Title</u>	
Figure 2-1 Figure 2-2 Figure 4-1 Figure 4-2 Figure 4-3 Figure 4-4	TC01 Controller and PE Read Board TC01 Block Diagram TC01 Controller Assemby PE Read Board Assembly NRZI Cabling Diagram PE Cabling Diagram	2-2 2-5 4-3 4-5 4-8 4-8



#### 1.1 SCOPE

This manual provides information related to the capabilities, design, installation, and use of the TCOl Tape Controller. In addition, this manual provides diagnostics and application information.

#### 1.2 OVERVIEW

The TC01 Magnetic Tape Controller emulates the Digital Equipment Corporation TM11 tape controller, is designed for the DEC LSI-11 computer and interfaces all tape transports having the industry standard (Pertec) interface. The controller is software compatible with the TM11 and will read and write DEC or IBM compatible 9-track PE (1600 bpi) and 9-track NRZI (800 bpi) formats at industry standard tape drive speed from 12.5 to 75 ips. A maximum of four tape transports may be attached to the controller. The controller accommodates only one transport speed.

#### 1.3 PHYSICAL CHARACTERISTICS

The basic TC01 is constructed on a single quad-size board which plugs directly into any LSI-11 slot. This single quad board provides for NRZI tape operations. For phase encoded operation, a quad size PE Read Board is added. This board converts the phase encoded read data into NRZ data for the controller. Two 40-wire flat cables, one for control and one for data, connect the controller and PE Read Board to the first tape transport. Both boards draw power from the LSI-11 backplane.

#### 1.4 FEATURES

#### 1.4.1 Microprocessor Architecture

The TC01 design incorporates a high-speed 16-bit microprocessor to perform most of the functions of the controller. The controller's microprogramming provides the software compatibility and emulation of the TM11. In addition, the microprocessor design approach allows for extensive self-test of the controller and PE Read Board.

## 1.4.2 Phase Encoded Operation

The DEC TM11 tape controller does not handle 1600 bpi PE operation. The TC01 controller provides for PE operation in a manner which is compatible with the TM11 and all DEC software including diagnostics. The controller even generates CRC and LRC, which are not used in the PE format, so as to satisfy the NRZI diagnostics. The bad track information is placed in the MTRD at the end of each record rather than the LRC error. PE operation is normally enabled by the high density switch at the tape transport. The controller will conform to the mode of the transport. The controller can also

be programmed for 1600 bpi. Since standard software will select 800 bpi, the selection of 1600 bpi at the transport will force PE operation.

# 1.4.3 Self-Test

The controller incorporates an extensive self-test capability for itself and the PE Read Board. The self-test is executed every time the controller is powered on. It does not execute self-test with a bus INIT. The LED on the top of the board is turned on when the controller is cleared and is turned off if the controller passes its self-test. If the controller does not properly execute the self-test, the LED remains on and the controller cannot be addressed from the LSI-11. The controller also executes an extensive self-test of the PE Read Board consisting of the generation of short PE records with various data patterns and dead tracks. The controller checks the response from the PE Read Board and leaves the LED on if an error is detected. The PE self-test can be initiated with various options by writing into the Maintenance Register. (See Sections 3.1.7 and 3.3)

## 1.4.4 Efficient DMA

The controller incorporates eight bytes of data buffering and it transfers data to or from memory on a word basis, except for odd bytes at the start or end of the record.

# 1.4.6 <u>Diagnostics</u>

The TC01 controller executes the following DEC TM11/TU10 diagnostics in both NRZI and PE modes:

ZTMA - Instruction Test \*

ZTMF - Supplemental Instruction Test

ZTMH - Multidrive Data Reliability Exercise\*

ZTMG - Utility Driver

ZTMD - Data Reliability 9 Track

\*Requires minor patch

# Table 1-1 General Specifications

TITILOM T AND T	
FUNCTIONAL Recording Standards	IBM, ANSI, and DEC
Number of Tracks	9
Recording Method and Density	9-track NRZI, 800 bpi 9-track PE, 1600 bpi
Number of Tape Units	4
Number of Tape speeds	1
Tape Speeds	75, 45, 37.5, 18.75, 25, 15, 12.5 inches/second (ips)
Controller Commands	Off-Line, Read, Write, Write EOF, Space Forward, Space Reverse, Write with Extended IRG and Rewind
UNIBUS INTERFACE	
Register Address Version -01/-02  Version -02 (Alternate Address Range)	Status (MTS)       772520         Command (MTC)       772522         Byte/Record Count       772524         Current Memory Address       772526         Data Buffer (MTD)       772530         Read Lines (MTRD)       772532         Maintenance (MTM)       772534         Status (MTS)       772460         Command (MTC)       772462         Byte/Record Count       772464         Current Memory Address       772466         Data Buffer (MTD)       772470         Read Lines (MTRD)       772472         Maintenance (MTM)       772474
Vector Addresses Version -01/-02 (Standard) Version -02 (Alternate) Interrupt Priority Level Data Transfer	224 374 BR5 Direct Memory Access (DMA) with word (16-bit) transfer, except for odd byte at beginning or at end of record.

# Table 1-1 (Cont'd)

PHYSICAL Number of Boards	NRZI - one quad size PE - two quad size boards
Mounting	Any two SPC slots in standard DEC system unit.
Cables	One 40-wire flat cable for control and one 40-wire flat cable for data.
ELECTRICAL Power	NRZI: +5V, 5 amps. (one board) PE: +5V, 7 amps. (two boards)
ENVIRONMENTAL Operating Temperature	00C to +550C
Storage Temperature	-10°C to +70°C
Humidity	10 to 90% without condensation

#### 2.1 PHYSICAL DESCRIPTION

The TC01 Tape Controller is constructed on a single quad-size printed circuit board. This board contains all circuitry required for handling tape transports using NRZI formats up to 800 bits per inch. For transports using 1600 bpi (phase encoded) formats, an additional quad size board is required to decode the PE read signals from the tape and convert them to NRZ signals which can be handled by the controller board. The controller board and PE Read Board are interconnected by means of a 40-conductor flat ribbon cable when used together in a system.

## 2.1.1 TC01 Controller Board

The TC01 Tape Controller board is designated Part No. TC0110401. This board contains the interface circuitry to both the LSI-ll computer, and to the tape drives attached to the controller, plus all other circuitry required for tape control and data transfer operations, except for reading phase encoded signals from the tape.

The TC01 controller coard is shown in Figure 2-1. The board is a four-layer PCB with power and ground planes on the inner layers and etch interconnects on the outer layers. The board dimensions are 8.7 inches high by 15.69 inches wide, corresponding to the DEC quad-sized board. The controller board is equipped with handles for easy insertion, removal and for maintaining space between adjacent boards.

#### 2.1.1.1 Versions

There are two versions of the TCOl Tape Controller. The version number is labeled in the upper left hand corner of the board. With Version -Ol only the standard set of register and vector addresses may be used. Version -O2 allows use of the standard set, or an alternate set of addresses. Table 1-1 lists the addresses possible for each board. Paragraph 4.3.1.1 explains the procedure for use of the alternate set of addresses.

#### 2.1.1.2 Connectors

The tape transport interface is made via two 40-pin connectors Jl and J2 at the top edge of the board. For NRZI operation, cables are routed directly to the tape transport. For PE operation, the connector Jl cable is connected to the PE Read Board.

There are two additional male connectors located on the board, designated J3 and J4. These are used for connecting a special test panel used for factory test and repair operations and are not intended for use in normal controller operations.




Figure 2-1 TC01 Controller and PE Read Board

# 2.1.1.3 Rotary Switch

The ten position rotary switch (SW1) is for tape speed selection. The three speed choices and settings are printed on the controller board.

# 2.1.1.4 Wire-Wrap Jumpers

There are a group of wire wrap jumper pins that are used to ground certain return lines in the data cable when the PE Read Board is not present. These same data cable wires are used to pass certain control to the PE Read Board when it is in use. See paragraph 4.3.3 for information on grounding lines.

# 2.1.1.5 <u>Indicators</u>

The LED located between the two connectors is both a controller fault and an activity indicator. It will flash during data transfer operations.

#### 2.1.2 PE Read Board

The PE Read board is designated Part No. TUll10406. This board design sets speed by switch selection. The PE Read Board contains the phase decode circuitry required for read back of PE signals from the tapes. The board is also used with the TCll Tape Controller for the PDP-11 and VAX-11/750/780 computers.

The PE Read Board is shown in Figure 2-1. The board is a 4-layer PCB with power and ground planes on the inner layers and etch interconnects on the outer layers. The board dimensions are 8.7 inches wide by 10.44 inches high, corresponding to the DEC quad size board.

The board plugs into the four backplane connectors corresponding to connector rows C, D, E, and F. The 18 pins of each connector row are designated A through V - excluding the letters G, I, O, and Q - from right to left; the top side pins are designated "1" and the bottom side pins are designated "2". This board uses only the standard power and ground pins defined for these connectors, and no functional interface is made to the Q-bus.

Although the PE Read Board does not interface to the Q-bus, it does occupy a slot, and therefore, provision is made to jumper through the IAK and DMG signals to insure continuity to succeeding devices. These jumpers are made via jumpers I-J, K-L, U-V and W-X. Jumpers M-N, O-P, Q-R, and S-T are used for bus grant continuity when installed in a PDP-11 backplane. These connections are installed at the factory.

#### 2.1.2.1 Connectors

The board has two 40-pin connectors located for interfaces to the TC01 Controller and to the tape transport. The board interfaces to

the controller board via connector Jl and to the tape transport via connector J2; both are located at the top of the board. The board is equipped with handles for easy insertion, removal and for maintaining spacing between adjacent boards.

#### 2.1.2.2 Switches

There are two rotary selector switches on the PE Read Board for selecting speed. Only one speed (and one switch, SWI) is used for the TCOl. See paragraph 4.4.1 for information on speed selections.

## 2.1.2.3 Indicators

The LED on the board indicates that the PE Read Board is in self-test, or that there is a fault in the board detected by the self-test.

#### 2.2 ORGANIZATION

## 2.2.1 Controller Board

A block diagram showing the major functional elements of the TC01 controller is shown in Figure 2-2. The controller is organized around a 16-bit high-speed bipolar microprocessor. The ALU and register file portion of the microprocessor are implemented with four 2901 bit slice components. The microinstruction is 48 bits in length and the control memory of 1K words is implemented with twelve 1K x 4 PROMs.

All the device registers of the TCO1 controller, the 4-word data buffer and working storage are contained in the microprocessor's registers.

The Write Data Register (WDR) holds the nine bits of data to the transport and the Read Data Register (RDR) receives the nine data bits from the transport. The Control Register holds internal control signals and the control signals to the transport via the control cable. The status signals from the transport via the control cable are testable signals to the microprocessor.

The Q-bus interface consists of a set of 16 bi-directional DAL lines which are used for data and addresses. An extra two lines provide for 18-bit addressing. The Q-bus interface is used for programmed I/O, CPU interrupts, and DMA data transfers. The microprocessor responds to all programmed I/O and carries out the I/O functions required for the addressed controller register. The microprocessor also controls all DMA operations and trasfers data between the DAL lines and the transport via its own internal buffer.

#### 2.2.2 PE Read Board

The PE Read Board intercepts the read data signals from the transport and converts the phase encoded waveform to NRZ data for




Figure 2-2 TC01 Block Diagram

the controller. The write data signals pass through the board from J1 to J2, but they can also be the input to the PE decode logic so that the controller may simulate data from the transport when doing self-test.

The decode circuitry consists of a phase-locked loop and a three stage deskew buffer for each of the nine channels. The transistion detector and the high frequency part of the phase-locked loop are mechanized for each channel. The remainder of the loop, the deskew buffers and the bad track detection logic are done on a time-division multiplexed basis. The VCOs track either channel 6 or channel P.

## 2.3 TAPE TRANSPORT INTERFACE

# 2.3.1 Connectors and Cable

The tape controller uses two 40-conductor flat cables to interface to the transports. The cable should be a twisted pair with a maximum daisy-chained length of not over 50 feet. All wires should be 28 AWG minimum, and each pair should have not less than one twist per inch. Connectors are standard 40-pin flat cable connectors.

## 2.3.2 Input Circuits

The input lines from the tape transport are terminated with a 220 ohm, 5%, resistor to plus five volts, and a 330 ohm, 5%, resistor to ground. All input circuits have low-level input voltage of 0.8 volt maximum and a high level input voltage of 2.0 volt minimum. The input receivers are all 74LS type circuits.

#### 2.3.3 Output Circuits

All output lines must be terminated at the far end of the daisy-chained cable with a 220 ohm, 5%, resistor to plus five volts and a 330 ohm, 5%, resistor to ground. Output driver circuits are 74LS374 TTL registers, except for some 7438 open collector gates.

#### 2.3.4 Control Cable

The control cable has 11 signals from the controller to the transports, and seven responses from the tape transport to the controller. All signals are active-low logic level. Table 2-1 lists the control cable signals.

## 2.3.4.1 Control Signals to Tape Transport

## Unit Select Lines: SLT0-SLT3

A low level on one of the four (4) unit select lines selects a tape transport. The select lines are a decoding of bits 09 and 08 of the MTC register.

Table 2-1 Control Cable Interface

	ller J2 Ground	Transpo Signal	ort J101 Ground	Function
17	18	J	8	Select 0 (SLTO)
19	20	A	8	Select 1 (SLT1)
7	8	18	8	Select 2 (SLT2)
9	10	V	8	Select 3 (SLT3)
15	16	С	3	Synchronous Forward Command (SFC)
3	4	E	5	Synchronous Reverse Command (SRC)
11	12	Н	7	Rewind Command (RWC)
1	2	L	10	Rewind and Unload Command (RWU)
5	6	K	9	Set Write Status (SWS)
13	14	В	2	Overwrite (OVW)
21	22	D	4	Data Density Select (DDS)
27	28	T	16	Ready (RDY)
35	36	M	11	On-Line (ONL)
33	34	N	12	Rewinding (RWD)
31	32	U	17	End of Tape (EOT)
37	38	R	14	Load Point (LDP)
39	40	P	13	File Protect (FPT)
23	24	F	6	Data Density Indicator (DDI)

#### Synchronous Forward Command: SFC

A low level causes the selected tape transport to move in the forward direction during read, write and space operations.

## Synchronous Reverse Command: SRC

A low level causes the selected tape transport to move in the reverse direction during space reverse operation. The line becomes high upon reaching the load point.

#### Rewind Command: RWC

A low level pulse of approximately one usec commands the selected transport to rewind to the load point.

#### Rewind and Unload: RWU

A low level pulse of approximately one usec causes the on-line tape transport to be taken off-line.

#### Set Write Status: SWS

This line is at a low level for all write operations. The state of this line is interrogated in the tape transport approximately 20 usec after the leading edge of a SFC or SRC.

#### Overwrite Command: OVW

This line is low when an edit operation is taking place. The state of this line is interrogated in the tape transport approximately 20 usec after the leading edge of a SFC or SRC.

## Data Density Select: DDS

A low level indicates that phase encoded operation is commanded. See 1.4.2 for information on forced PE operation.

# 2.3.4.2 Control Signals From Tape Transport

#### On-Line: OL

A low level indicates that the selected tape transport is on-line and under control of the tape controller.

#### Ready: RDY

A low level indicates that the selected tape transport has loaded the tape and not rewinding.

#### Rewinding: RWD

A low level indicates that the selected tape transport is engaged in a rewind operation or the load sequence following a rewind operation.

# End of Tape: EOT

A low level indicates that the EOT tab on the tape is being sensed.

## Load Point: LDP

A low level indicates that the selected tape transport is sensing the BOT tab on the tape, has completed its initial load sequence, and the tape transport is not rewinding.

#### File Protect: FPT

A low level indicates that a reel of tape without a write enable ring installed is mounted on the transport.

#### Data Density Indicator: DDI

A low level indicates that the high density PE mode of operation is selected. A high level indicates that the low density NRZI mode is selected.

NOTE - The controller uses this line to determine its own mode of operation.

#### 2.3.5 Data Cable

The data cable plugs into connector Jl on the controller board or J2 on the PE Read Board. The data cable has ll signals from the controller to the transport and 10 signals from the tape transports to the controller. All signals are active-low logic level. Table 2-2 lists the data cable signals.

#### 2.3.5.1 Data Signals to Tape Transport

#### Write Data Lines: WD0-WD7, WDP

For NRZI operation, a low-level at the time of the trailing edge of WDS, will result in a flux transition being recorded on the tape if the transport is in the write mode. For phase encoded operation, the data lines are copied into the transport flip-flops on the trailing edge of WDS.

#### Write Data Strobe: WDS

A low level pulse of approximately 1.2 usec occurs for each flux transition to be written on the tape. The frequency of the WDS is equal to the character rate in NRZI mode and twice the character rate in PE mode.

#### Write Amplifier Reset: WARS

A low pulse of approximately 1.2 usec resets the write amplifier circuits on the leading edge. This signal is used to write the LRC

Table 2-2 Data Cable Interface

	ller Jl Ground		102 und Function
21	22	C :	Write Amplifier Reset (WARS)
23	24	Α :	l Write Data Strobe (WDS)
25	26	L 10	Write Data Parity (WDP)
35	36	M 13	Write Data 0 (WD0)
27	28	N 12	Write Data 1 (WD1)
29	30	P 13	Write Data 2 (WD2)
33	34	R 14	Write Data 3 (WD3)
32	-	s -	Write Data 4 (WD4)
31	-	т -	Write Data 5 (WD5)
39	40	U 17	Write Data 6 (WD6)
37	38	V 18	Write Data 7 (WD7)
Control Signal			.03 ind Function
3	4	2 E	Read Data Strobe (RDS)
1	2	1 A	Read Data Parity (RDP)
9	10	3 0	Read Data 0 (RD0)
11	12	4 🛚 🗈	Read Data 1 (RD1)
17	18	8 J	Read Data 2 (RD2)
19	20	9 K	Read Data 3 (RD3)
13	14	14 R	Read Data 4 (RD4)
7	8	15 S	Read Data 5 (RD5)
5	6	17 U	Read Data 6 (RD6)
15	16	18v	Read Data 7 (RD7)

character at the end of each record when recording NRZI data, and is used to turn off the write current doing an edit operation in both NRZI and PE modes.

# 2.3.5.2 Data Signals From Tape Transport

#### Read Data: RD0-RD7: RDP

For NRZI operation, the nine read data bits are clocked into the controller on the trailing edge of the read data strobe (RDS), and a low level indicates a binary 1 data bit. For PE operation, the signals on these lines are a replica of the wave form used to drive the write amplifiers when writing. The direction of the transition at the data transition time in the middle of the bit cell determines the state of the data. A transition from a high level to a low level on the read data lines indicates a binary 0 data, and a transition from a low level to a high level indicates a binary 1 data.

## Read Data Strobe: RDS

A low level pulse of approximately one usec occurs for each data character read from the tape. The trailing edge of this pulse is used to clock the read data into the controller in NRZI mode.

## 2.4 Q-BUS INTERFACE

The controller interfaces the Q-bus using only the A and B connectors. The IAK and DMG are jumpered in the C connector. The signal connections are shown in Table 2-3.

# 2.4.1 Interrupt Request Level

The controller interrupts on level 4 and 5. It is compatible with the LSI-11/2 and the LSI-11/23 processors.

## 2.4.2 Register Address

The controller register addresses are fixed and consist of seven registers. Both Version -01 and -02 may use the standard register addresses, which start at the standard TM11 address of 772520. The alternate address set begins at 772460 and may be used only with the -02 version.

# 2.4.3 Interrupt Vector Address

The standard controller interrupt vector address for the TC01 is 224. Both Versions -01 and -02 can accomadate this address. The alternate vector address of 374 may be used only with Version -02.

# 2.4.4 DCOK and INIT Signals

The DCOK and INIT signals both perform a controller clear. The self-test is performed only if DCOK has been asserted.

# 2.4.5 DMA Operations

All DMA data transfers are carried out under microprocessor control. A check is made for memory parity errors when doing a tape write operation. If an error is detected the non-existant memory (NXM) error is set.

Table 2-3 Q-bus Connections

Column	A		F	3	,	С		D
Pin	1	2	1	2	1	2	1	2
A	IRQ5	+5V	DCOK	+5V		+5V		+5 <b>V</b>
В	IRQ6							
С	AD16	GND		GND		GND		GND
D	AD17							
E		DOUT		DAL02				
$\mathbf{F}$		RPLY		DAL03				
Н		DIN		DAL04				
J		SYNC		DAL05				
K		WTBT		DAL06				
L		IRQ4		DAL07	,			
M		IAKI		DAL08		IAKI		
N	DMR	IAKO	SACK	DAL09		IAKO		
P		BS7	IRQ7	DAL10				
R		DMGI		DAL11		DMGI		
S		DMGO		DAL12		DMGO		
Т	GND	INIT	GND	DAL13	GND		GND	
Ū		DAL00		DAL14				
V		DAL01		DAL15				

#### 3.1 CONTROLLER REGISTERS

Device register usage is compatible with DEC TM11 register definitions. Some additions have been provided for extended functions. A Maintenance Register was added for PE Read Board diagnostics. Register functions and bit assignments are described in the following sections.

Registers and their mnemonic codes are the following:

Location	Mnemonic	Name
772520 772522 772524 772526 772530 772532	MTS MTC MTBRC MTCMA MTD MTRD	Status Register Command Register Byte Record Counter Current Memory Address Register Data Buffer Register Read Lines
772534	MTM	Maintenance Register

# 3.1.1 Status Register (MTS) 772520

ILC EOF CRE PAE BGL EOT RLE BTE NXM SELR BOT 0 SDN WRL RWS TUR PEE

#### Illegal Command (ILC) - Bit 15

This bit indicates an illegal command is received by the controller. It is set by the following illegal conditions:

- Any write to the MTC register during a tape operation. RDY in the MTC register indicates a controller tape operation is not in progress.
- Any write, write-end-of-file, or write-with-extended-interrecord gap (functions 5, 7, and 15) operation to a file-protected tape unit.
- Any command to a tape unit that is not on-line. SELR in the MTS indicates a tape unit which in on-line.
- Any time a tape unit goes off-line during any operation except off-line.

The ILC in MTS and ERR in MTC are set simultaneously. This is a read-only bit which is cleared by INIT, PWR CLR, or setting GO.

## End of File (EOF) - Bit 14

This bit indicates that the tape has reached the end of the file. The EOF bit is set during a read, write or space operation when a file mark (PE mode) or a LRC character (NRZI mode) is detected. The ERR in the MTC is set at the same time. This is a read-only bit which is cleared by INIT, PWR CLR, or the initiation of a tape operation.

A pair of EOF characters  $(23_8)$  are written into the memory when an EOF character (NRZI mode) or a tape mark (PE mode) is detected during a read operation and the byte count has not yet reached zero.

# Cyclic Redundancy Error (CRE) - Bit 13

This bit indicates a cyclic redundancy error has been detected during a NRZI read operation. This check compares the CRC character written on a 9-track NRZI tape during a write or write-with-extended-IRG operation with the CRC character generated in the controller during a read operation. If the two CRC characters are not the same, the CRE bit is set. The ERR bit in MTC is set at the same time. This is a read-only bit which is cleared by INIT, PWR CLR, or setting GO.

## PE Error (PEE) - Bit 13

In PE mode this bit indicates that one or more bad tracks were detected during a write, write-with-extended-IRG or write EOF operation, or that more than one bad track was detected during a read or space operation. A single bad track can be tolerated when reading, since the missing data is reconstructed from the parity information, in which case CPE in MTRD is set to a 1-bit. PEE is also set when excessive track-to-track skew is detected. This is a read-only bit which is cleared by INIT, PWR CLR or setting GO.

#### Parity Error (PAE) - Bit 12

In NRZI operation, this bit indicates the detection of:

- Vertical parity error on any character other than the CRC or LRC character. Odd or even parity is defined by the even parity bit (PEVN in the MTC). Detection of a vertical parity error does not affect the transfer of data.
- Longitudinal Parity Error. This error is defined as an odd number of ones in any channel in the record.

In PE operation, this bit indicates the detection of:

 Vertical parity error on any character other than the preamble and postamble. This check is disabled for single track errors on read operation. Vertical parity errors do not affect the transfer of data. The PAE bit is set when the parity error is detected, and the ERR bit in the MTC is set at the end of the record. This is a read-only bit which is cleared by INIT, PWR CLR, or setting GO.

#### Bus Grant Late (BGL) - Bit 11

This error occurs if the DMA data transfers do not occur in sufficient time to insure valid data transfer through the controller data buffer. During write or write-with-extended-IRG, this error will occur if a write strobe is issued to the transport when there is no data to transfer. During read, this error occurs when a data character is read from the tape and the data buffer is full. A check is also performed to insure all data is transferred via DMA requests prior to completing a read operation.

The BGL in the MTS and ERR in the MTC are set simultaneously. This is a read-only bit which is cleared by INIT, PWR CLR, or setting GO.

#### End of Tape (EOT) - Bit 10

The EOT bit is set when the EOT marker is detected when the tape is moving in the forward direction. It is cleared by the trailing edge of the EOT marker when the tape is moving in the reverse direction.

The EOT is an error condition when the tape is moving in the forward direction and ERR in the MTC is set at the end of the record. This is a read-only bit.

#### Record Length Error (RLE) - Bit 09

This bit is set during read operations and occurs when a byte is read after the byte counter has incremented to zero and data transfers have stopped. The controller continues to read the entire record and sets ERR in the MTC when the end of the record is detected.

The RDY in the MTC remains cleared until the end of the record is detected, at which time RDY is set. This is a read-only bit which is cleared by INIT, PWR CLR, or setting GO.

#### Bad Tape Error (BTE) - Bit 08

A bad tape error occurs when a tape character is detected during the inter-record gap, or data can not be found within 16 feet after initiating a read or space operation.

ERR in the MTC is set simultaneously with BTE. See Bit 13 of the MTRD register for diagnostic simulation of this error bit. This is a read-only bit which is cleared by INIT, PWR CLR, or setting GO.

# Non Existent Memory (NXM) - Bit 07

This error occurs when the controller is bus master during DMA transfer and does not receive a RPLY response within 10 us. after asserting SYNC. NXM in MTS and ERR in MTC are set simultaneously. This is a read-only bit which is cleared by INIT, PWR CLR, or setting GO.

## Select Remote (SELR) - Bit 06

This bit is set when the tape unit has been properly selected. The SELR bit is zero if the tape unit addressed does not exist, if the selected tape unit is off-line, or if the tape unit power is OFF. This is a read-only bit.

# Beginning of Tape (BOT) - Bit 05

This bit is set when the BOT marker is read, and cleared when the BOT marker is not read. BOT at a one does not produce a one in the ERR bit.

# 7 Channel (7CH) - Bit 04

This bit is always zero to indicate nine-track tape units. This is a read-only bit.

# Settle Down (SDWN) - Bit 03

This bit is set whenever the tape unit has completed an operation and the tape is slowing down. When the tape unit stops, SDWN is reset and the tape unit ready (TUR) is set.

The tape controller will accept any new command during the SDWN period, except if the new command is directed to the same tape unit which issued SDWN and the new command is not the same as the previous one. This is a read-only bit.

#### Write Lock (WRL) - Bit 02

This bit is controlled by the presence or absence of a write protect ring on the selected tape unit. Absence of the write ring sets WRL and prevents the controller from writing on the tape. Presence of the write ring clears WRL and enables the writing of information on tape. This is a read-only bit.

## Rewind Status (RWS) - Bit 01

This bit is set at the start of a rewind operation and is reset as soon as the BOT marker is detected while the tape is moving in the forward direction. This is a read-only bit.

#### Tape Unit Ready (TUR) - Bit 00

This bit is set when the tape unit is selected, the tape is loaded and stopped, and the SELR bit is set. This indicates the tape unit is ready to receive a new command. The bit is cleared when the selected tape is in motion. This is a read-only bit.

# 3.1.2 Command Register (MTC) 772522

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
ERR				PEVN				RDY	ΙE	Al7	A16	F2	F.1	F0	GO
1	8	5	CLR		2	1	0	1							

#### Error (ERR) - Bit 15

This bit indicates an error condition and is a function of bits <07:15> in the status register. It is cleared by INIT, PWR CLR, or by the next GO command. This is a read-only bit.

# Density Bits (DEN8, DEN5) - Bits <14:13>

Bit 14	Bit 13	Density	No. of
(DEN 8)	(DEN 5)	(BPI)	Tracks
1	1 0	800 NRZI 1600 PE	9

#### Power Clear (PWR CLR) - Bit 12

When a l is loaded into this bit position, it clears the controller registers and stops any tape operation except a rewind. The PWR CLR bit is always read back by a 0.

## Parity Even (PEVN) - Bit 11

This bit is set if even vertical parity is to be used for a read or write operation. The bit is cleared if odd vertical parity is to be used. Vertical parity is checked for all tape motion operations except space forward, space reverse, and rewind. This is a read/write bit which is cleared by INIT, PWR CLR, or by loading a 0.

#### Unit Select (SEL) - Bits <10:08>

These three bits are the address of the tape unit being selected. All operations defined in the MTC and all status conditions defined in the MTS pertain to the selected tape unit. Units 0-3 select speed 1, while units 4-7 select speed 2. Only four physical tape units may be selected. These are read/write bits which are cleared by INIT, PWR CLR, or by loading zeros.

# Controller Ready (RDY) - Bit 07

This bit, when set, indicates the controller is ready to receive a new command. It is cleared by setting the GO bit and is set at the completion of a tape operation, by INIT, PWR CLR, or when an error condition exists. This is a read-only bit.

## Interrupt Enable (IE) - Bit 06

When set this bit allows an interrupt to occur whenever RDY changes from 0 to 1, or whenever a tape unit that was set into rewind has arrived at BOT. In addition, an interrupt is generated on an instruction that sets IE and does not set the GO bit. This is a read/write bit which is cleared by INIT, PWR CLR, or by loading a 0.

# Extended Address Bits (Al7, Al6) - Bits <05:04>

These bits are bus address bits Al7 and Al6 and are used with the MTCMA register to specify an 18-bit address. These bits function with the MTCMA register and are incremented by one when MTMCA overflows. These are read/write bits which are cleared by INIT, PWR CLR, or by loading a 0.

#### Function Bits (F2-F0) - Bits <03:01>

These bits specify a command to be performed by the selected tape unit. These functions are:

Code		Function
0 1 2 3 4 5 6	(1) (3) (5) (7) (11) (13) (15) (17)	Off-line Read Write Write End of File Space Forward Space Reverse Write with Extended IRG Rewind

Function bits are read/write and are cleared by INIT, PWR CLR, or by loading a zero. Section 3.2 describes each controller function.

#### GO Bits (GO) - Bit 00

This bit is loaded with a 1 to initiate the function selected. When set, this bit clears RDY, ERR and the error flag. GO is cleared when the command is initiated by the controller. The time required to initiate may vary when issued to a rewinding drive.

# 3.1.3 Byte/Record Counter (MTBRC) 772524

# 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 Two's Complement of Number of Bytes or Records

The byte/record counter is loaded with the two's complement of the number of bytes to be transferred or the number of records to be spaced over. The MTBRC is cleared by INIT, PWR CLR, or by loading 0's.

This is a 16-bit binary counter used to count bytes in a read or write operation, and records in a space forward or reverse operation. When used in a write or write-with-extended-IRG operation, this register is set by the program to the two's complement of the number of bytes to be written on the tape. After the last byte of the record has been read from memory the register becomes 0. In NRZI, the controller then writes the CRC character and instructs the tape unit to write the LRC character. In PE (phase encoded) operation, the controller writes the postamble sync and 0s.

When used in a read operation, this register is set to a number equal to or greater than the two's complement of the number of words to be loaded into the memory. A record length error occurs whenever a character is received after the register has been incremented to zero. Neither the CRC or LRC character in NRZI mode or the preamble or postamble characters in PE mode are loaded into the memory.

When used in a space forward or space reverse operation, the byte record counter register is loaded with the two's complement of the number of records to be spaced over. The counter is incremented by l at the end of each record regardless of the tape direction. The space operation terminates when an EOF or file mark is read.

# 3.1.4 Current Memory Address Register (MTCMA) 772526

# 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 Memory Address

The MTCMA contains 16 of the 18 memory address bits. It is used in DMA operations to provide the memory address for data transfers in read, write, and write-with-extended-IRG operations. Prior to issuing a command, the MTCMA is set to the memory address into which the first byte is loaded in a read operation, or from which the first byte is read in a write or write-with-extended-IRG operation. If the initial or final memory address is not on a word boundary (Bit 00 is a one), that DMA operation will transfer one byte of data. DMA transfers, when the memory address falls on word

boundaries (bit 00 is a zero), will be on a word basis (two bytes). The MTCMA is incremented by one for each byte and two for each word of data transferred. Therefore, at any instance of time it points to the next higher address than the one which had most recently been accessed. In the error condition, memory parity error and non-existent memory (NXM), the MTCMA contains the word address of the location in which the failure occured, plus two.

# 3.1.5 Data Buffer Register (MTD) 772530

	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
	Data Byte										D	ata	Byte			
-													_			

The data buffer is a 16-bit register which is used during read, write, or write-with-extended-IRG operations. In a read operation, the data buffer is a temporary storage register for characters read from the tape before being stored into the memory. As the tape characters are read from the tape, they are assembled into a 16-bit word prior to transferring into the memory. During a write or write-with-extended-IRG operation, the data buffer is a temporary storage register for words read from the memory before they are written on tape. Each word from the memory is disassembled into two tape characters.

In a read operation, the LRC character (simulated LRC for PE operation) is placed in the Data Buffer register when ELR (bit 14 in MTRD) is a one, and is inhibited from doing so when ELR is a zero. Thus, after reading a nine channel tape, the data buffer contains the LRC character when ELR is a one, and the CRC character when ELR is a zero. After reading a seven channel tape, the data buffer contains the LRC when ELR is one, and the last data character when ELR is a zero. INIT or PWR CLR clears all bits of the MTD.

## 3.1.6 Read Lines (MTRD) 772532

_15	14	13	12	11	10	09	80	07	06	05	04	03	02	01	00
TMR	ELR	BTE	GSS	CPE	IBM	EDIT				Bad	Tra	cks			
L		GEN													

#### Timer (TMR) - Bit 15

The timer is a 10 KHz signal with a 50% duty cycle. The signal can be used for diagnostic purposes in measuring the time duration of tape operations. This is a read-only bit.

#### Enable LRC (ELR) - Bit 14

This bit is used to enable the LRC character to be placed in the MTD register rather than the CRC. This is a read/write bit which is cleared by INIT or PWR CLR. (See Section 3.1.5)

## Bad Tape Generator (BTE GEN) - Bit 13

This bit is used during diagnostics to check the bad tape error logic. When loaded with a 1, RDY is set and the tape is stopped, causing a premature gap shutdown while characters are still being read. This in turn, causes a bad tape error indication since one or more characters will be received in what the controller assumes to be the IRG. This is a write-only bit which is cleared by INIT, PWR CLR, or the completion of a tape operation.

# Gap Shutdown Status (GSS) - Bit 12

When set, this bit indicates the tape controller is in a gap shutdown interval, which is the time between reading or writing the last and then stopping the tape.

## Correctable Parity Error Status (CPE) - Bit 11

This bit indicates the controller detected and corrected a parity error in PE read operation. The data transferred into memory is the corrected data. This bit is read-only and is cleared by INIT, PWR CLR, or by the initiation of a tape operation.

## IBM Mode (IBM) - Bit 10

This bit controls the assembling and disassembling of the 16-bit data word transferred to or from the processor on a read, write or write-with-extended-IRG operation. When cleared, the even byte (bits <07:00>) corresponds to the first tape character on tape, and the odd byte (bits <15:08>) corresponds to the second character on tape. This is the normal DEC mode of operations.

When this bit is set the order of bytes is reversed. The odd byte (bits <15:08>) corresponds to the first character on the tape and the even byte (bits <07:00>) corresponds to the second character on tape. This is compatabile with the IBM method of addressing bytes. This is a read/write bit which is cleared by INIT, PWR CLR, or by writing a 0.

#### Edit Mode Control (EDIT) - Bit 09

This bit allows the controller to operate in edit mode. In this mode of operation, the processor can selectively replace any record of a previously recorded tape with an updated record. This bit is a write-only bit which is cleared by INIT, PWR CLR, or by writing a 0.

#### Bad Tracks - Bits <08:00>

When a bad track is detected the corresponding BT bit is set after the record is read. In NRZI operation, these bits are an exclusive-OR of the generated LRC character and the one read from the tape. These bits indicate the channels with a longitudinal parity error. In PE operation, these bits indicate the channels which are dead at the end of the record. A track is detected bad and becomes dead for the remainder of the record, when incorrect, missing or misplaced transitions are detected during read, space, or write operations. The order of channel numbers is reversed from the order of bit numbers. Bit 00 is for Channel 7, bit 01 is for Channel 6, etc. Bit 08 is for channel P. These are read-only bits which are cleared by INIT, PWR CLR, or the initiation of a tape operation.

# 3.1.7 Maintenance Register (MTM) 772534

0 0 0 0 0 0 0 Command	_	15	14	13	12	11	10	09	80	07	06	05	04	03	02	0 1.	00
		0	0	0	0	0	0	0	0			Co	mman	ıd			

This register is a read/write register which is used to command the built-in diagnostics of the PE Read Board. The following commands can be used:

05X - Perform single pass test

15X - Perform continuous test

250 - Stop test

Where X = 1 - Freeze bad track selection

= 2 - Freeze data pattern

= 4 - Stop on errors

#### 3.2 FUNCTION COMMANDS

Command and their corresponding function codes (always odd since the GO bit is included) are described below:

#### 3.2.1 Off-Line (1)

This function causes the tape transport to go off-line. With some transports, it also rewinds and/or unloads the tape.

#### 3.2.2 Read (3)

This function causes a single record to be read from the tape. All data characters up to the number of bytes specified by MTBRC are transferred to the LSI-ll memory at the address specified by MTCMA. Data transfer is aborted by non-existent memory timeout and data late.

#### 3.2.3 Write (5)

This function causes a single record to be written on the tape with the number of characters specified by MTBRC transferred from the LSI-ll memory at the address specified by MTCMA. Data transfer is aborted by non-existent memory timeout, memory parity error, data late.

# 3.2.4 Write EOF (7)

This function causes three inches of tape to be erased and a tape mark (PE mode) or EOF character and associated LRC (NRZI mode) to be written on the tape. The PE tape mark and the NRZI EOF character and its associated LRC character are considered one record.

## 3.2.5 Space Forward (11)

This function causes the tape to space over the number of records specified by MTBRC. The space operation stops when a tape mark or EOF is read. Space forward does not transfer any data to the LSI-ll memory.

## 3.2.6 Space Reverse (13)

This function is identical to the space forward function except the tape moves in the reverse direction.

# 3.2.7 Write-With-Extended-IRG (15)

This function is the same as write except that a 3-inch segment of tape is erased before writing the first character or the preamble.

## 3.2.8 Rewind (17)

This function initiates a rewinding of the tape. The controller becomes ready immediately after sending the rewind pulse to the transport. This function sets the RWS status bit, which is reset when the tape reaches the beginning-of-tape (BOT) marker and the tape motion is stopped.

#### 3.3 INTERNAL SELF-TEST

## 3.3.1 Controller Test

The TC01 Tape Controller has a built-in self-test for verifying the proper operation of the controller. This test is initiated when the CPU and controller are powered-up. The LED on the controller board is turned on at the beginning of the self-test and is turned off after successful completion of the test. If any fault is detected during the test, the controller's microprocessor stops at the step where the error is detected and leaves the LED on. The controller cannot be addressed from the LSI-11 while the LED is indicating a controller fault. The self-test exercises the microprocessor, the byte swap register, the 10 KHz. timer, the write time base, and the Q-bus DMA and programmed I/O logic. The write data and read data interfaces are also checked if a PE Read Board is present.

# 3.3.2 PE Read Board Test

The controller can exercise an extensive self-test on the PE Read Board. This test consists of a simulated phase encoded record consisting of a preamble, 20 identical data characters and shortened postamble. The test can be operated with various data patterns, bad track configurations, and operating modes as described below.

## 3.3.2.1 Test Initiation

The PE Read Board test is automatically executed following the successful execution of the controller self-test when the PE Read Board is connected to the controller. Therefore, the test is initiated upon power-up. An alternative method of initiating the self-test is to enter 05% or 15% into the Maintenance Register (MTM). (See Section 3.1.7.) The LED located between the connectors on the PE Read Board is turned on when the controller or PE Read Board self-test is initiated, and will be on as long as the controller is in the PE Read Board self-test.

## 3.3.2.2 Self-Test Registers

The PE Read Board self-test makes use of the TCOl registers for set-up and communicating error information. These registers are used as described in Table 3-1.

#### 3.3.2.3 Data Patterns

The self-test makes use of 10 data patterns consisting of a single bit in each of the channels (starting with the Channel P and proceeding through Channel 7) and an all ls pattern. Each data pattern is run without any bad tracks and then with a single bad track in each of the channels (starting with Channel P and proceeding through Channel 7). The test starts over when all patterns have been run. If an error is detected during a record, the pattern is repeated with the same bad track. Other data patterns and bad track configurations can be run by entering these into the appropriate register and running the test with data and bad track freeze.

It should be noted that tape Channel P corresponds to bit position 8; Channel 0 corresponds to bit position 7; Channel 7 corresponds to bit position 0.

#### 3.3.2.4 Error Codes


The self-test monitors the data status being received from the PE Read Board during the simulated record. When an error is detected, an error code is placed in bits <14:12> of the MTS register. These error codes are given in Table 3-2.

Table 3-1 PE Read Board Self-Test Registers

Address	Register	Use
772520	MTS	Error code in bits <14:12>. See Table 3-2.
772522	MTC	Speed 2 can be selected by setting bit 10 (2000).
772524	MTBRC	Count of characters in record, starting with $^{24}\mathrm{8}$ and counting to 0.
772526	MTCMA	Write Data
772530	MTDB	Read Data or status
772532	MTRD	Bad Track configuration
772534	MTM 	Maintenance Register used to initiate test and select options.

Table 3-2
PE Read Board Self-Test Error Codes

Code	Error
0	No Error
1	No data received
2	Read data not equal to write data
3	Postamble detect flag not present
4	Bad track status not equal to expected bad track
5	Status Error



This section describes the step-by-step procedure for installation of the TC01 tape controller in an LSI-ll computer. The following list is an outline of the procedure. Each step corresponds to a second level heading in this section (i.e., item one, Inspect the TC01, is covered in paragaph 4.1).

Emulex recommends that Section 4 be read in its entirety before installation is begun.

- 1. Inspect the TCOl.
- 2. Prepare the tape drives.
- 3. Prpare the CPU.
- 4. Configure the TC01.
- 5. Install the TCOl.
- 6. Route the drive I/O cables.
- 7. Run the diagnostics.

#### 4.1 INSPECTION

A visual inspection of the unit is recommended after unpacking. Specific checks should be made for such items as bent or broken connector pins, damaged components, or any other visual evidence of physical damage. The cable should likewise be visually inspected prior to installation. Should any damage be detected, you may wish to return the unit to Emulex for repair prior to further handling.

#### 4.2 TRANSPORT CONFIGURATING AND MODIFICATION

#### 4.2.1 Transport Configuring

The transport manual should be checked to insure that the transport is configured for the desired modes of operation. PE (1600 bpi) operation is normally enabled by the high density switch at the tape transport. The controller will conform to the mode of the transport. The controller can also be programmed for 1600 bpi. Since standard software will select 800 bpi, the selection of 1600 bpi at the transport will force PE operation. In particular, the configuring of the DDI signal should be checked since some transports configure this signal differently from that required by the TC01 controller. This signal determines how the mode (PE or NRZI) of the controller is sensed. Check the interface section of your transport manual for specification of the characteristics of

this signal. After the levels for the transport have been determined, see 4.3.4.1 for information on setting the dual density level on the TC01.

#### 4.2.2 Transport Addressing

It is possible to use up to four tape drives with the TCOl. When using more than one tape drive, it is necessary to assign unique unit numbers to each tape drive.

#### 4.2.3 Transport Mods

In some cases it may be necessary to make a minor modification to the transport for it to work properly with the TC01.

#### 4.2.3.1 Cipher Units

The Cipher transports require a modification if they are to operate at 75 ips in PE mode. This modification causes the write strobe to write off the trailing edge rather than a delay of the leading edge. The 900X transport is modified as follows:

- 1) Cut ground etch to pin 9 of the 74LS123 at Ull5.
- 2) Cut the etch between pin 10 of Ull5 and top of R259, which is available immediately to the right of R259.
- 3) Jumper Ull5 pin 9 to Ull2 pin 6 (or lower end of R259).
- 4) Jumper Ull5 pin 10 to Ull5 pin 16.

### 4.2.3.2 Pertec Units

The DDI status output from Pertec tape transports is the OR of phase encoded mode and 9 track mode. Since the DDI must be a function of the transports PE mode only, it is necessary to cut the etch to the OR gate where 9-track mode is OR-ed in.

#### 4.3 CONTROLLER SET-UP

There are a number of configuration considerations which must be taken into consideration before installing the controller and attempting to use it. Figure 4-1 shows the controller assembly.

#### 4.3.1 Controller and Interrupt Vector Addresses

Both the -01 and -02 versions of the controller may use the standard address of 772520 and the interrupt vector address of 224. Only the -02 version may use the alternate register address of 772460 and the alternate interrupt vector address of 374.




Figure 4-1 TC01 Controller Assembly

### 4.3.1.1 Alternate Addresses

Version -02 of the TC01 Tape Controller allows for use of the alternate addresses. They may be used by installing a jumper from the post located at U87-10 to the post at location U87-11. This will change the controller address to 772460 and the interrupt vector address to 374. This is the only method available to make this change.

### 4.3.2 Tape Speed Switch

There is a ten position rotary switch on both the controller board and the PE Read Board which selects the tape speed. The selection of speed on each must be the same. The settings for the three most commonly used speeds are printed on each board. The others can be found in Table 4-1. Since the TCO1 has only one speed available, all tape transports connected to the controller must be of the same speed.

Table 4-1
Tape Speed Switch Settings

Speed		Code
125 75 45 37.5 25 18.75 15	ips ips ips ips ips ips ips ips	0 (not used) 1 2 3 4 5 6 7

#### 4.3.3 NRZI Only Configuration

When the controller board is to be used without the PE Read Board, certain lines in the Data Cable should be grounded by jumpers near J1 on the board. These lines are used to carry control signals when used with the PE Read Board, but are ground returns of read data lines when the Data Cable is plugged directly into the controller. The jumpers which must be installed are B-C, D-E, F-G, H-J, K-L, and M-N. In addition, jumper A-B must be removed.

NOTE - It is not mandatory to change over from PE configuration to run without the PE Read Board. It only provides some better grounding which may be necessary with long cables.

#### 4.3.4 PE Reverse Consideration

When reading PE data in reverse the data must be complemented for proper operation. The PE Read Board has this capability. Some




Figure 4-2 PE Read Board Assembly

tape transports (notably Kennedy) have an option which performs this function — in which case the function must be defeated on the controller board. This is done by installing a jumper between pins K and L on the upper left hand corner of the controller board. If it is not known whether the option is installed in the tape transport, the diagnostics should be run with the jumper removed and then with it installed to see which gives proper operation.

#### 4.4 PE READ BOARD SET-UP

The PE Read Board assembly is shown in Figure 4-2.

#### 4.4.1 PE Read Board Speed Selection

The PE Read Board (part number TUll10406) incorporates two rotary selector switches, SWl and SW2 located on the right side of the board, for establishing the speed setting. Only SWl is used with the TC01. The switch allows selection of one of three speeds as follows:

Code		Speed
1 2 3	-	75 ips 45 ips 37.5/25 ips

To provide 25 ips, it is necessary to insert the 25 ips jumper located below the switches and to adjust the 37.5/25 ips pot (location R24 on the PE Read Board) in accordance with Table 4-2. There is a pot on the board for each speed. They are adjusted with a screwdriver while monitoring the timing generator output on TPl (Ul, pin 2). The period is adjusted by the trimpot in accordance with Table 4-2.

Table 4-2 PE VCO Periods

Speed :		Clock Perio	
125	ips	1.0	us
<b>7</b> 5	ips	1.7	us
45	ips	2.9	us
37.5	ips	3.5	us
25	ips	5.2	us
18.75	ips	6.9	us
15	ips	8.6	us
12.5	ips	10.0	us

#### 4.5 MOUNTING

The one or two boards may be mounted in an LSI-11 backplane slots. Always insert and remove the boards with the power OFF to avoid possible damage to the circuitry. Be sure that the board is properly seated in the throat of the connector before attempting to press the board fully home. It may be desirable to place the TC01 ahead of other DMA devices to give it priority if the speed is high. There must be cards in all slots between the CPU and the TC01 to provide IAK and DMG continuity.

#### 4.6 CABLING

The controller board has two 40-pin connectors, one for control (J2) and one for read/write data (J1). The control cable is connected to connector J101 of the tape transport. The data cable supplied by Emulex connects to both J102 and J103 of the tape transport. For NRZI operation without the PE formatter board, the data cable plugs directly into J1 of the controller. For dual density operation, the data cable plugs into J2 of the PE Read Board and J1 of the controller is connected to J1 of the PE Read Board by a short jumper cable which is supplied with the board. This jumper cable connects certain control signals to the PE Read Board in addition to the read and write data lines. Cabling is shown in Figures 4-3 and 4-4.

#### 4.6.1 Grounding

For proper operation of the tape subsystem, it is very important that the tape drives have a good ground connection to the logic ground of the computer. The ground connection should be a 1/4 inch braid (preferably insulated) or AWG No. 10 wire or larger. The grounding wire may daisy-chain between drives. If the drive has a switch or jumper which connects the logical signal ground to the cabinet ground (DC ground to AC ground), this connection should be removed once the drive is put on-line with the controller. It can be connected for performing local off-line maintenance on the drive.

NOTE: Failure to observe proper grounding methods will generally result in marginal operation with random error conditions.

#### 4.7 TESTING

#### 4.7.1 Self-Test

When power is applied to the CPU, the controller will automatically execute a built-in self-test. This test is not executed with every bus INIT but only on powering-up. If the self-test of the controller board fails, the LED in that board will be ON. If the controller test passes, but the PE Read Board fails, the Controller LED will be OFF and the PE Read Board LED will be ON. Both LED's OFF indicates that the controller is ready to operate. If the controller's LED is ON after powering up, the controller can not be addressed from the Q-Bus.




Figure 4-3 NRZI Cabling Diagram




Figure 4-4 PE Cabling Diagram

#### 4.7.2 Register Examination

After powering-up the CPU and noting that the Fault LED indicator is not ON, a quick check should be made to ensure that the controller registers can be read out. The MTS register will contain 000141 if the tape transport is on-line and the tape is loaded at the BOT.

#### 4.7.3 Diagnostics

The TC01 controller executes the following DEC TM11/TU10 diagnostics in both NRZI and PE modes:

ZTMA - Instruction Test\*

ZTMF - Supplemntal Instruction Test

ZTMH - Multidrive Data Reliability exercise\*

ZTMG - Utility Driver

ZTMD - Data Reliability 9 Track

\*Requires minor patch

The DEC TM11 diagnostics should be run. Only the Instruction Test (ZMTA) and the Data Reliability Exerciser (ZTMD) need be run. The diagnostics can be loaded from an XXDP media. If loaded from tape, it will be necessary to zero out location  $40_8$  to allow execution of the diagnostics.

#### 4.7.3.1 Instruction Test Operation

The Instruction Test executes most of the functions of the TC01. The program starts at location 200, and the program will immediately halt to allow the SWR to be set. Bit 10 (2000) of SWR should be on to prevent executing manual intervention part of the test. The program will print out the contents of the PC and the TC01 registers on every error detected. When an error occurs, the error bits and last command executed should be examined carefully to determine the cause of the error. The program will print out the end of each pass. The SWR useage is given in Table 4-3 and the error PC locations are listed in Appendix B.

## 4.7.3.2 Data Reliability Exerciser Operation

The Data Reliability Exerciser is an extensive test of the tape subsystem. The program starts at location 200 if it is to be parameterized, otherwise it may be started at location 204. The program can be initialized by the following responces: Unit No. = 0 (or any unit number); Density = 3; Parity = 0; and carriage return to all other questions. The use of the SWR is given in Table 4-4.

Table 4-3
Instruction Test SWR Settings

SWR	(Octal)	Use
15	100000	Halt on Error
14	040000	Scope Loop
13	020000	Inhibit Printout
12	010000	Inhibit Sub-test Iteration
11	004000	Single Pass
10	002000	Inhibit Manual Intervention Test
1	000001	Test 7-track Tape

Table 4-4
Data Reliability Exerciser SWR Settings

SWR	(Octal)	Use
15	100000	Stop on Error
14	040000	Yozzle on Block
13	020000	Do Not Check Data Errors
12	010000	Do Not Check Write Status Errors
11	004000	Do Not Check Read Status Errors
10	002000	Do Not Print Errors
9	001000	Rewind All Available Tapes
8	004000	Generate Random Data
7	000200	Generate Random Character Count
6	000100	Generate Random Record Length
5	000040	Yozzle On Current Record
4	000020	Print Statistics
3	000010	Do Not Read
2	000002	Disable Write and Read Retry Option
0	000001	Do Not Write

### Appendix A

#### DIAGNOSTIC PATCHES

## A.1 ZTMAH - INSTRUCTION TEST

Location	From	To	
11000	13	60013	DEC patch
12164	100	177701	DEC patch
06322	177774	177400	Account for prefetch at BTE test
14132	5077	5777	Bug with some CRT interfaces

## A.2 ZTMHF - MULTIDRIVE DATA RELIABILITY TEST

20314 215 15 Poss 20336 260 60 (No 20352 270 70	problem, no patch!)
---	---------------------

Subtract 6 for addresses in ZTMHE version.

# A.3 PATCHES FOR ALTERNATE ADDRESS AND VECTOR

## A.3.1 ZTMAH - INSTRUCTION TEST

Location	From	To	
01000 01002 01004 01006 01010 01012 01014 01016	224 226 172520 172522 172524 172526 172530 172532	374 376 172460 172462 172464 172470 172470	Vector Vector status Register address

## A.3.2 ZTMBF - DATA RELIABILITY 9 TRACK

Location	From	To		
000500 000502 000504 000506 000534	172520 172522 172524 172526 224	172460 172462 172464 172466 374	Register Vector	address

# A.3.3 ZTMFF - SUPPLEMENTAL INSTRUCTION TEST

Location	From	To		
000376 000600 000602 000604 000606	0000 172520 172522 172524 172526	4704 172460 172462 172464 172466	Indirect Register	vector addresses

### A.3.4 ZTMGC - UTILITY DRIVER

Location	From	То		
000600	$17\overline{2520}$	$1724\overline{60}$	Register	addresses
000602	172522	172462	•	
000604	172524	172464		
000606	172526	172466		

## A.3.5 ZTMHF - MULTI-DRIVE RELIABILITY EXERCISER

Location	From	To		
000600	172520	172460	Register	addresses
000602	172522	172462		
000604	172524	172464		
000606	172526	172466		
000610	172530	172470		
000612	172532	172472		
000614	224	374	Vector	

## Appendix B

### TM11 INSTRUCTION TEST ERROR HALTS

Address	Reason
1262, 1300, 1314, 1330	INIT didn't clear a register
1344, 1360, 1376	INIT didn't clear a register
1420, 1442, 1462, 1502	Power clear didn't clear a register
1522, 1542, 1564	Power clear didn't clear a register
1606	RDY and function bits not set
1636	Function bits not cleared
1660, 1702, 1724, 1736	Function bits not correct
1746, 1770, 2012, 2032	Function bits not correct
2056	RDY and Addr bits in MTC not set
2106	Address bits not cleared
2366, 2406, 2432	Address bits not set properly
2454	RDY and Unit Sel not set in MTC
2504	Unit Select bits not cleared
2526, 2550, 2572, 2614	Unit Select not proper
2636, 2660, 2702	Unit Select not proper
2724	Even parity not set
2754	Even parity not cleared
2776	RDY and Density bits not set in MTC
3026	Density bits not cleared
3050, 3072, 3114	Density bits not proper
3146	MTBC not holding proper value
3206	MTCMA not holding proper value

3246	MTDB not holding proper value
3276	Bit 14 of MTRD not equal to 0
3316	Bit 14 of MTRD not equal to 1
3340	Tape not ready in MTS
3354	RWS is set in MTS
3320	Write lock is set in MTS
3404	Settle down is set in MTS
3430	Channel 7 selected in MTS
3446	Channel 7 not selected in MTS
3470	Tape not at BOT
3504	Tape not on-line
3566	Tape not at BOT
3640	BOT not cleared in MTS on 1 byte write
3650	RDY not set in MTC on 1 byte write
3660	MTBC didn't increment to 0 on 1 byte write
3672	MTCMA didn't increment on 1 byte write
3756	RDY not set in MTC after 3 byte write
3770	MTCMA didn't increment after 3 byte write
4000	MTBC didn't increment to 0 after 3 byte write
4010	ERR bit in MTC set after 3 byte write
4104	RWS not set in MTS on rewind
4114	TUR not reset in MTS on rewind
4146	BOT not set when SDWN set after rewind
4166	TUR not set after SDWN cleared on rewind
4222	BOT set after rewind
4274	BOT not reset after read from BOT
4304	RDY not set in MTC after read

4314	MTBC didn't increment to 0 on read
4326	MTCMA didn't increment on 1 byte read
4412	RDY not set in MTC on 3 byte read
4424	MTCMA didn't increment on 3 byte read
4434	MTBC didn't increment to 0 on 3 byte read
4444	ERR bit set in MTC on 3 byte read
4530	MTBC shouldn't increment on write EOF
4542	MTCMA shouldn't increment on write EOF
4612	EOF in MTS not set on space into EOF
4622	ERR in MTC not set on space into EOF
4634	MTBC should have incremented from -2 to -1
4646	MTCMA should not have incremented
4666	Power clear didn't clear EOF
4730	EOF not set in MTS after backplane into EOF
4742	BOT should not be set on backplane into EOF
4756	MTBC should have incremented from -2 to -1
4766	MTCMA should not have incremented
5156	EOF should not be set; spaced too far
5204	EOF should be set on space into EOF
5216	MTBC should = 1 on space into EOF
5260	EOF should be set after backspace into EOF
5304	MTBC should = 0 on backspace
5310	MTCMA shouldn't increment on backspace
5322	Backspace should not have reached BOT
5430	EOF not set during read
5452	EOF didn't transfer 23, 23 during 9T read
5466	EOF didn't transfer 17, 17 during 7T read

5636	RLE not set on read
5646	ERR not set on read
5660	First two bytes not correct on RLE test
5672	Third byte not proper or something fourth byte
5712	Power clear didn't clear RLE
6004	ILC not set on write to MTC while busy
6014	ERR didn't set
6060	Unit 7 should not indicate on-line
6104	ILC should have set on rewind to Unit 7
6122	ERR should have set
6210	ILC should have set on backspace at BOT
6222	Not at BOT after backspace at BOT
6302	ILC should have set on rewind at BOT
6314	Not at BOT after backspace to BOT
6402	BTE not set in MTS after simulate bad tape
6412	ERR not set
6432	Power clear didn't clear BTE in MTS
6504	NXM didn't set in MTS on read
6514	ERR didn't set in MTS on read
6534	Power clear didn't clear NXM
6600	Interrupt enable didn't cause interrupt
6634	Shouldn't have interrupt at this priority
6720	No interrupt when controller became ready
7030	No interrupt when controller became ready
7042	Shouldn't be at BOT after RDY set
7100	No interrupt on rewind complete
7124	Write buffer contaminated on write

7300	ERR set during read of patterns; 20. byte record
7314	Data pattern read not correct
7420	Data read not equal to data written on long record
7734	Parity Error not set in MTS read even parity
10204	Parity Error not set in MTS on write even parity
10234	LPC not proper
10246	LPC not equal to 77 in 7T
10266	Power clear didn't clear PAE
10306	10KC timer bit in MTRD never 0
10326	10KC timer bit in MTRD never 1
10720	Data read not equal data written
10732	Data read not equal data written
10756	LPC not = 0 on write CRC test
10766	CRC written on = CRC calculated
10766	LPC not equal to CRC on read
11360	CRC not zero





#### **Reader's Comments**

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publication. Manual Part Number \_\_\_\_\_ Rev. \_\_\_\_ What is your general reaction to this manual? In your judgment is it complete, accurate, well organized, well written, etc.? Is it easy to use? What features are most useful? What faults or errors have you found in the manual? Does this manual satisfy the need you think it was intended to satisfy? Does it satisfy *your* needs? \_\_\_\_\_\_ Why? \_\_\_\_\_ ☐ Please send me the current copy of the *Controller Handbook*, which contains the information on the remainder of EMULEX's controller products. State/Country \_\_\_\_\_ Company \_\_\_\_\_

Additional copies of this document are available from:

Department \_\_\_\_\_\_

Emulex Corporation 3545 Harbor Boulevard P.O. Box 6725 Costa Mesa, CA 92626

Attention: Customer Services

Fold Here and Staple

Do Not Tear - Fold Here



NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

# **BUSINESS REPLY MAIL**

FIRST CLASS PERMIT NO. 202 COSTA MESA, CA

POSTAGE WILL BE PAID BY ADDRESSEE
EMULEX CORPORATION
3545 HARBOR BOULEVARD
P.O. BOX 6725
COSTA MESA, CALIFORNIA 92626
ATTN: TECHNICAL PUBLICATIONS