VT01 9-TRACK TAPE DRIVE INTERFACE TECHNICAL MANUAL



3545 Harbor Boulevard Costa Mesa, California 92626 (714) 662-5600 TWX 910-595-2521

WARNING

This equipment generates, uses and can radiate radio frequency energy, and if not installed and used in accordance with the technical manual, may cause interference to radio communications. It has been tested and found to comply with the limits for a Class A computing device pursuant to Subpart J of Part 15 of Federal Communications Commission (FCC) Rules, which are designed to provide reasonable protection against such interference when operating in a commercial environment. Operation of this equipment in a residential area is likely to cause interference in which case the user at his own expense will be required to take whatever measures may be required to correct the interference.

UNIX is a registered trademark of AT&T.

Copyright (c) 1988 Emulex Corporation

The information in this manual is for information purposes and is subject to change without notice.

Emulex Corporation assumes no responsibility for any errors which may appear in the manual.

Printed in U.S.A.

TABLE OF CONTENTS

SECTIO	N 1 GENERAL DESCRIPTION	
1.1 1.2 1.2.1 1.3 1.4	Introduction Overview Part Numbers Features Compatibility	1-1 1-1 1-1 1-2 1-2
SECTIO	N 2 SPECIFICATIONS	
2.1	Specifications	2-1
SECTIO	N 3 INSTALLATION	
3.1 3.1.1 3.2 3.3 3.3.1 3.3.1.1 3.3.1.2 3.3.1.3 3.3.2 3.3.2.1 3.3.2.2 3.4 3.5	Overview Maintaining FCC Class A Compliance Inspection Setup Jumper Settings Bus Request/Grant - J5 I/O Address Modifier - J6 Interrupt Request and Acknowledge J3, J4 Switch Settings Base I/O Address - SW1, SW2 Interrupt Vector - SW3 VT01 Installation in a Backplane Cabling	3-1 3-1 3-2 3-3 3-3 3-5 3-6 3-7 3-8 3-9 3-9
SECTIO	ON 4 PROGRAMMING THE VT01	
4.1 4.2 4.3 4.4 4.5 4.6 4.7 4.8	Overview Address Offsets DMA Address - Offset 0 (Write Only) Byte Count - Offset 2 (Read/Write) Control Word - Offset 4 (Write Only) Status Word - Offset 4 (Read Only) Interrupt Read and Interrupt Write - Offset 6 (Read/Write) Address Modifier - Offset 8 (Write Only)	4-1 4-1 4-2 4-2 4-2 4-3 4-4 4-5
SECTIO	ON 5 THEORY OF OPERATION	
5.1	Overview	5-1
A	CABLE PIN ASSIGNMENTS	

LIST OF FIGURES

Figure	Title	Page
3-1 3-2 3-3 3-4 3-5 3-6 3-7 3-8 3-9 3-10	VT01 Board Component Locations VMEbus Request/Grant Jumper Area VMEbus Request/Grant Jumper Settings I/O Address Modifier Selection Interrupt Request Jumpers I/O Address Switches Base I/O Address - Sample Setting Interrupt Vector Switch Interrupt Vector Switch Sample Setting VT01 Cabling	3-2 3-3 3-4 3-5 3-6 3-7 3-8 3-8 3-10
	LIST OF TABLES	
Table	Title	Page
1-1	VT01 Part Numbers	1-2
2-1	VT01 Specfications	2-1
3-1	Emulex Cable Part Numbers	3-10
4-1	Address Offsets	4-1
A-1 A-2	Connector P1 Pin Identification	A-1 A-2

STATEMENT OF WARRANTY

BASIC WARRANTY - In the absence of any optional warranty or continuing provisions extended by formal agreement, Emulex warranties its Products in accordance with the schedules listed below.

In all cases where equipment is to be returned to Emulex, a "Return Authorization" must be issued by the "Repair Center," (714) 662-5600.

CONTROLLERS - PERIPHERALS - DATA COMMUNICATION PRODUCTS - Emulex warrants for a period of twelve (12) months from the date of shipment, that each product shall be free of defects in material and workmanship. These products include all Disk and Tape Controllers, Magnetic Disk and Tape Drives, Optical Disk Drives, Communication Multiplexers, and modem products.

During this period, if the customer experiences difficulties with an Emulex product and is unable to resolve the problem via the phone with Emulex Technical Support, a Return Authorization will be issued. Following receipt of a Return Authorization, the customer is responsible for returning the product to Emulex, freight prepaid. Emulex, upon verification of warranty will, at its option, repair or replace the product in question, and return to the customer freight prepaid.

SOFTWARE WARRANTY - Emulex warrants for a period of ninety (90) days, from the date of shipment, that each software package supplied shall be free from defects and shall operate according to Emulex specifications under those Digital Equipment Corporation ("DEC"), IBM, Intel, and Unix, operating system versions supported by Emulex. Emulex does not warrant its software products under any operating system which has not been specifically identified. Any software revisions required hereunder will cover supply of distribution media only and will not cover on-site installation or integration.

CABLE WARRANTY - (Return to Factory) - All Emulex provided cables are warranted for ninety (90) days from the time of shipment. Questionable cables should be returned to Emulex, freight prepaid, where they will be repaired or replaced by Emulex at its option and returned to the customer freight prepaid.

MEDIA WARRANTY - Emulex warrants all media to be free of defects and material for a period of thirty (30) days from date of shipment. The customer is responsible for return of media to Emulex and Emulex for freight associated with replacement media being returned to the customer.

RETURN TO FACTORY - All of the warranties referenced above provide for corrective action on products returned to the Emulex factory accompanied by a "Return Authorization".

On-site services are not included as a part of these warranties.

GENERAL TERMS - The above warranties shall not apply to expendable components such as fuses, bulbs, and the like, nor to connectors and other items not a part of the basic product. Emulex shall have no obligation to make repairs or to cause replacement required through normal wear and tear or necessitated in whole or in part by catastrophe, fault or negligence of the user, improper or unauthorized use of the Product, or use of the Product in such manner for which it was not designed, or by causes external to the Product, such as, but not limited to, power failure or air conditioning. Emulex's sole obligation hereunder shall be to repair or replace items covered in the above warranties, unless covered by an Emulex On-Site Warranty Contract. Purchaser shall provide for removal of the defective Product, shipping charges for return to Emulex, and installation of its replacement. Above warranties are subject to change without notice.

RETURNED MATERIAL -Warranty claims must be received by Emulex within the applicable warranty period. A replaced product, or part thereof, shall become the property of Emulex and shall be returned to Emulex at Purchaser's expense. All returned material must be accompanied by a Return Authorization Number assigned by Emulex.

In the event product(s) returned under the provisions of this Warranty are subsequently determined by Emulex to be functionally operational and in accordance to its published specifications, i.e., "No Defect Found" (NDF), Purchaser will be charged a NDF fee and the product shall be returned to Purchaser freight collect.

THE EXPRESSED WARRANTIES SET FORTH IN THIS AGREEMENT ARE IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED OR IMPLIED, INCLUDING WITHOUT LIMITATION, ANY WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, AND ALL SUCH OTHER WARRANTIES ARE HEREBY DISCLAIMED AND EXCLUDED BY EMULEX. THE STANDARD EXPRESSED WARRANTIES ARE IN LIEU OF ALL OBLIGATIONS OR LIABILITIES ON THE PART OF EMULEX FOR DAMAGES, INCLUDING BUT NOT LIMITED TO SPECIAL, INDIRECT OR CONSEQUENTIAL DAMAGES ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THE PRODUCTS.

1.1 Introduction

This manual contains information and applications data for the Emulex VT01 9-Track Tape Drive Interface. It is designed to be used for setup, installation, cabling, and programming of the VT01 interface. Installation and usage of software is described in the *Emulex VMEbus UNIX Software Installation and User's Guide*.

The contents of the manual are as follows:

Section 1	General Description
Section 2	Specifications
Section 3	Installation
Section 4	Programming the VT01
Section 5	Theory of Operation
Appendix A	Cable Pin Assignments

1.2 Overview

The VT01 is designed to interface a VMEbus based computer system with 9-track tape drives which use the Cipher-Pertec formatter interface. This double-height Eurocard is fully compatible with Revision C VMEbus Specifications.

Up to eight tape drives may be connected in daisy-chain fashion to the VT01 using 50-conductor ribbon cables. The VT01 supports tape densities up to 6250 bits-per-inch (bpi) at 100 inches-per-second (ips).

Data is transferred on both read and write by DMA using 16-bit or 32-bit data paths and 24- or 32-bit addressing. Data transfers are buffered by a 1024-byte FIFO which prevents overruns if DMA is delayed by bus latency.

1.2.1 Part Numbers

Table 1-1 lists the part numbers for the VT01 9-Track Tape Drive Interface and accessories.

Table 1-1. VT01 Part Numbers

Model	Part Number	Qty	Description
VT01	VT0110501-00	1	VT01 Controller Board
		-	See Table 1-1 for ribbon cables
	VT0151001-00	1	VT01 9-Track Tape Drive Interface Technical Manual
	VS9951801-XX	1	Emulex Diagnostics and Driver; media on 9-track tape (-01)
			Emulex Diagnostics and Driver; media on 5.25 inch floppy disk, 360K bytes (-02)
			Emulex Diagnostics and Driver; media on 5.25 inch floppy disk, 1.2M bytes (-03)
	VS9950901	1	Emulex VMEbus UNIX Software Installation and User's Guide

1.3 Features

- Supports tape densities up to 6250 bpi.
- Buffered data transfers.
- Selectable response to VMEbus address modifiers.
- Selectable bus request and grant level.
- Selectable interrupt level.
- Selectable base I/O and vector address.

1.4 Compatibility

Note the following details about compatibility and restrictions on VT01 use:

- All NRZI tape drives used with the VT01 must be able to disable transmission of LRC and CRC data reliability bytes.
- DMA requests to the VT01 must be made one command at a time (no overlap is allowed).
- On the VT01, transfers of even byte counts that are less than 65,535 bytes must be made from even addresses only.

2.1 Specifications

Table 2-1 lists the specifications for the VT01 Interface.

Table 2-1. VT01 Specifications

Parameter	Description
Master Data Transfer Options	A32 - 31 address lines. D16 or D32 data lines. D16 - 16 data lines.
Address Modifiers	Any; loaded from host CPU.
Slave Data Transfer Options	A16 - 15 address lines. D16 - 16 data lines.
Address Modifiers	2D (short supervisory) or 29 (user supervisory)
Requester Options	RWD - release when done. Any one of R(0), R(1), R(2), or R(3) (STAT) - static selection of request line.
Interrupter Options	Any one of I(1), I(2), I(3), I(4), I(5), I(6), or I(7) (STAT) - static selection of interrupt request line.
Environmental Options Operating Temperature Maximum Relative Operating Humidity	0-70 degrees C 90%
Power Options	3.0 A max (2.4 A typ) at +5 VDC
Physical Configuration	EXP (expanded) - double-height Eurocard (160mm x 233mm).

3.1 Overview

This section describes the procedures for installing and checking the VT01 interface. The subsection titles are listed below to serve as an outline of the procedure.

Subsection	Title
3.1	Overview
3.2	Inspection
3.3	Setup
3.4	Installing the VT01 in a Backplane
3.5	Cabling
3.6	Power-Up and System Verification

3.1.1 Maintaining FCC Class A Compliance

Emulex has tested the VT01 interface for FCC compliance. The VT01 complies with FCC Class A limits for radiated and conducted interference.

3.2 Inspection

Emulex products are shipped in special containers designed to provide full protection under normal shipping conditions. Immediately upon receipt, the shipping container should be inspected for evidence of possible damage incurred in transit. Any obvious damage to the container, or indications of actual or probable equipment damage, should be reported to the carrier company in accordance with instructions on the form included in the container.

Unpack the VT01 interface and, using the shipping invoice, verify that all equipment is present. Verify also that model or part number (P/N) designation, revision level, and serial numbers agree with those on shipping invoice. Subsection 1.2 explains model numbers. These verifications are important to confirm warranty. If evidence of physical damage or identity mismatch is found, notify an Emulex representative immediately. If the equipment must be returned to Emulex, it should be shipped in the original container.

Visually inspect all components after unpacking. Check for such items as bent or broken connector pins, damaged components or any other evidence of physical damage.

Examine all socketed components carefully to ensure they are properly seated.

3.3 Setup

Use Figure 3-1 as a reference for switch, jumper, and connector locations on the VT01 Interface board.




Figure 3-1. VT01 Board Component Locations

3.3.1 Jumper Settings

The jumper functions are as follows:

Bus Request/Grant: J5 I/O Address Modifier: J6

Interrupt Request and Acknowledge: J3 and J4

3.3.1.1 Bus Request/Grant - J5

Jumpers on J5 (Figure 3-2) select the VMEbus request and bus grant levels that are to be used by the DMA circuitry.

All VMEbus masters must request the VMEbus prior to use by means of one of the BR0-3 lines. Only one of these lines may be used by a master. A request line is selected by jumpering across the jumper area from BRX to the desired request level.

If your system's arbiter is configured for "option one" bus arbitration, it will respond only to requests which occur on BR3. This is the simplest form of VMEbus arbitration. If your arbiter supports Round Robin or Priority arbitration, any of the lines BR0-3 may be selected.




Figure 3-2. VMEbus Request/Grant Jumper Area

Once a master has requested the VMEbus via one of the BR lines, the system arbiter responds by issuing a bus grant on the corresponding BG line. If the request is on BR2, for example, the arbiter in the system will issue the grant on the BG2 line. Therefore, the levels selected for request and grant must be the same.

Grant-in is selected by jumpering from one of the BGXIN posts to the desired level. Grant-out is selected by jumpering from one of the BGXOUT posts to the desired level. The three unused grant levels must be jumpered across from grant-in to grant-out on each level to maintain the continuity of the unused grant daisy-chains. The four valid jumper settings for VMEbus request/grant are shown in Figure 3-3 with the VT01 board positioned so that the P3 and P4 connectors are on the right and the front panel is on the left.




Figure 3-3. VMEbus Request/Grant Jumper Settings

3.3.1.2 I/O Address Modifier - J6

Jumpers in J6 (Figure 3-4) select the type of address modifier that the board, as a slave, will respond to on Input/Output accesses. Address modifier types may be user-short, supervisory-short, or both. Normally, I/O access is performed by the operating system which requires the supervisory address modifier. Address length is short; that is, 15 address lines, A01 through A15.





Figure 3-4. I/O Address Modifier Selection

3.3.1.3 Interrupt Request and Acknowledge - J3, J4

The interrupt request level is selected by a jumper in J3. The interrupt acknowledge level is selected by a jumper in J4. See Figure 3-5. The interrupt acknowledge level is used in the decoding of the lower three address lines in the interrupt-acknowledge cycle. For the board to function properly J3 and J4 must be jumpered at the same level.



NOTE: J4 AND J3 MUST BE JUMPERED AT THE SAME LEVEL

VT0101-1488

Figure 3-5. Interrupt Request Jumpers

3.3.2 Switch Settings

The switch functions are as follows:

Base I/O Address:

SW1 and SW2

Interrupt Vector:

SW3

3.3.2.1 Base I/O Address - \$W1, \$W2

The settings of switches SW1 and SW2 (Figure 3-6) determine the base I/O address for eight 16-bit I/O ports which are used to control the VT01. Input/Output ports are discussed further in Section 4, Programming.

Switch settings for a base I/O address of E000H are shown in Figure 3-7.




Figure 3-6. I/O Address Switches




Figure 3-7. Base I/O Address - Sample Setting

3.3.2.2 Interrupt Vector - SW3

DIP switch SW3 (Figure 3-8) is used to set the vector number which is issued by the board during an interrupt-acknowledge cycle.

Figure 3-9 depicts a sample interrupt vector address setting of 85H.




Figure 3-8. Interrupt Vector Switch




Figure 3-9. Interrupt Vector Switch - Sample Setting

3.4 VT01 Installation in a Backplane

Use the procedure below to install the VT01 in a backplane.

- 1. Shut down the operating system and remove the AC power.
- 2. Remove the side (or top) covers from the CPU cabinet to make the VMEbus accessible.
- 3. Select a card slot for the VT01. If switch and jumpers settings on the VT01 give it a low priority on the VMEbus, then the VT01 should be given a high-priority slot in the backplane.
- 4. Remove any jumpers (look especially for NPR and IRQ) already located in the selected slot.
- 5. Install the VT01 board by firmly plugging it into the backplane. Orient the components on the board in the same direction as the CPU and other modules.
 - Be sure that the board is properly seated in the throat of the connector before attempting to seat the board using the extractor handles.
- 6. Connect cables using the information in subsection 3.5.

3.5 Cabling

After installing the VT01 in a VMEbus computer card cage, connect the VT01 to a 9-track tape drive with two 50-conductor ribbon cables. Use Figure 3-10 and the procedure below. Emulex part numbers for the cables are listed in Table 3-1. Pin-out information for VT01 J1 and J2 connectors is contained in Appendix A.

- 1. The cable labeled P1, connects connector P1 (or P4) on the tape drive to connector J1 on the VT01.
 - Similarly, the P2 cable connects connector P2 (or P5) on the tape drive to connector J2 on the VT01.
- 2. Pin 1 of each connector on the VT01 is designated by an arrow. Be sure to align the pin-1 edge of each cable with the pin-1 marking beside the connector.

NOTE

When using a streaming tape drive **and** a start/stop tape drive, place each at a different formatter address.

Unformatted tape drives are connected to a formatted tape drive via special connectors (not P1, P2, or P4, P5). See the tape drive documentation for details.

CAUTION

Do not add or remove cables to tape drive while UNIX system is running. This causes unpredictable controller actions (NXM accesses, spurious interrupts, etc.)

Table 3-1. Emulex Cable Part Numbers

Item	Part Number	Description	
1	TU1211201-03	8-foot 50-Pin Unshielded Cable	
2	TU1211201-04	15-foot 50-Pin Unshielded Cable	
3	TU1211201-05	25-foot 50-Pin Unshielded Cable	
4	TU1211201-06	35-foot 50-Pin Unshielded Cable	
5	TU1210402-00	Daisy-Chain Adapter	
Note: Cables connect the VT01 to a tape drive, or connect one tape drive to another via the daisy-chain adapter.			

UP TO A TOTAL OF EIGHT TAPE DRIVES

EMULEX VT01

TAPE DRIVE 0

VT0101-1492

Figure 3-10. VT01 Cabling

4.1 Overview

The information contained in this section is based on the assumption that the user has a basic understanding of the Cipher-Pertec tape format and of VMEbus specifications. This section contains the following subsections:

Subsection	Title
4.1	Overview
4.2	Address Offsets
4.3	DMA Address
4.4	Byte Count
4.5	Control Word
4.6	Status Word
4.7	Interrupt Read and Interrupt Write
4.8	Address Modifier

4.2 **Address Offsets**

Eight I/O ports (Table 4-1) are used to control the VT01. Each port is 16-bits wide and can be accessed either one byte at a time or one word at a time.

Table 4-1. Address Offsets

Offset	Read Port	Write Port
0x0 0x2 0x4 0x6 0x8 0xA 0xC 0xE	Byte Count Status Word Interrupt Read	DMA Address Byte Count Control Word Interrupt Write Address Modifier

4.3 DMA Address - Offset 0 (Write Only)

The DMA address must be loaded into Port 0 before a command is issued (excluding rewind and off-line commands). The most significant word of the 32-bit address is loaded first followed by the least significant word. The most significant word is shifted up 16 bits automatically to position it for addressing memory. The least-significant bit of the least-significant word is ignored. If 24-bit addressing is used the most-significant byte of the 32-bit address is ignored. The address must fall on a word boundary.

4.4 Byte Count - Offset 2 (Read/Write)

Before a command is issued (excluding rewind and off-line commands), a byte count must be loaded into Port 1. The byte count is 16-bits wide. Reading this port returns the byte count after a command has been performed. The byte count must be an even number.

4.5 Control Word - Offset 4 (Write Only)

Port 2 is used to select the tape drive and to issue commands to it.

15	14	13	12	11	10	9	8
32 BIT	OFL	RWD	DEN	FEN	FAD	TAD1	TAD0
L							
7	6	5	4	3	2	1	0
GO	GO TOGGLE	Х	ERASE	EDIT	WFM	WRT	REV

Bit 15, 32-Bit (32 BIT) - should be set to use longword DMA transfers between the VT01 and VMEbus memory. The default is word (16-bit) DMA transfers.

Bit 14, Off Line (OFL) - must be set to zero before being set to one. Upon being set to one, this bit causes the tape drive to go off line. On some tape drives, setting this bit to one causes the tape to be rewound before the drive goes off line.

Bit 13, Rewind (RWD) - must be set to zero before being set to one. Upon being set to one this bit causes the tape to be rewound.

Bit 12, Density (DEN) - is used in multiple density drives to select high or low density. In other drives, such as the Cipher F880, this bit is used to select high or low tape speed.

Bit 11, Formatter Enable (FEN) - may be used to terminate runaway read, write, and search commands.

Bits 10-8, Formatter Address (FAD) and Transport Address (TAD) - are used to address one of eight possible drives.

Bit 7 - is the pulsed GO line which is normally used to initiate a command. This bit must be set to a 0 before issuing a 1 to initiate a command.

Bit 6 - controls the GO line directly and can be used to produce extended interrecord gaps on some drives. It should be left at 0, if bit 7 is used. Bit 7 must always be used to initiate a command.

Bits 4, 3, 2, 1, and 0 - encode the command to be issued to the formatter. See the tape drive manual for the codes generated by various combinations of Erase, Edit, Write File Mark, Write, and Reverse.

4.6 Status Word - Offset 4 (Read Only)

This port is normally read after a command has been executed to give error conditions and interface status information.

15	14	13	12	11	10	9	8
IDENT	FPT	REWD	NRZ	NTC	RLE	CER	HER
7	6	5	4	3	2	1	0
•	Ū	J	-	ŭ	_	_	

Bit 15, Identification (IDENT) - identifies phase-encoded tapes.

Bit 14, File Protect (FPT) - indicates the absence of a write-enable ring in the tape

Bit 13, Rewinding (REWD) - indicates that the tape is rewinding.

Bit 12, Non-Return to Zero (NRZ) - is ignored in drives that use phase encoding.

Bit 11, No Terminal Count (NTC) - indicates that the terminal count (see section 4.2 I/O Port 1, Byte Count) was not zero at the completion of a command requesting DMA. **NTC is an error indication.**

Bit 10, Record Length Error (RLE) - indicates more data was waiting in the FIFO to be transferred when the command completed. This data cannot be recovered directly from the FIFO.

The data must be flushed with a non-DMA command prior to another DMA command or the data will be written randomly to memory.

Bits 9 through 1 - are standard status outputs for a nine-track tape drive. The status ouput bits are defined as follows:

CER	Corrected error
HER	Hard error detected
RDY	Tape ready
DBY	Data busy active
FBY	Formatter busy
LP	Load point
EOT	End of tape
ONL	On-line status
FMK	Filemark detected

Bit 0, Error - indicates that any one of the three error conditions reported in the Interrupt Read port has occurred.

4.7 Interrupt Read and Interrupt Write - Offset 6 (Read/Write)

This port controls interrupts and returns error conditions.

15	14	13	12	11	10	9	8
FIFO OVER- FLOW	FIFO UNDER- FLOW	BERR	Х	Х	X	Х	Х
7	6	5	4	3	2	1	0
х	Х	Х	Х	Х	Х	INT ENABLE FBY	INT ENABLE DBY

Bit 15 - is read only and indicates an attempt to write to a full FIFO.

Bit 14 - is read only and indicates an attempt to read from an empty FIFO.

Bit 13 - is read only and indicates that a Bus Error (BERR) was received at least once from memory during a command.

Bits 1 and 0 - control interrupts at the end of a command when Formatter Busy (FBY) or Data Busy (DBY) go false. If bit 1 is set, the VT01 will request an interrupt on the VMEbus as soon as the FBY signal goes false. Similarly, bit 0 set, causes the VT01 to request an interrupt as soon as the DBY signal goes false.

4.8 Address Modifier - Offset 8 (Write Only)

Bits 0 to 5 can be written with the address modifiers that are to be used by the VT01 when it accesses memory via a DMA cycle. These bits are latched on the board and need not be issued with every command. They must, however, be set before issuing the first command.

See the VMEbus Specifications manual (Revision C) for more information on address modifiers.

15	14	13	12	11	10	9	8
Х	Х	Х	Х	Х	Х	Х	Х
7	6	5	4	3	2	1	0
X	х	AM5	AM4	АМ3	AM2	AM1	AM0

Overview 5.1

The VT01 acts as both a bus slave and a bus master. The slave portion consists of eight contiguous I/O ports, 16 bits wide, that allow commands to be set up and executed. Once a command has begun, the master portion of VT01 takes over and transfers the data via DMA. DMA cycles take place on the bus one word or longword at a time. Arbitration for the bus takes place between each cycle.

Every 16-bit transfer must have an even numbered byte count and a DMA address falling on a word boundary. Every 32-bit (longword) transfer must start on a longword boundary and have a byte count that is a multiple of four. In 32-bit mode, the I/O port may not be accessed while DMA transfers are in progress. Completion of an operation must therefore be monitored by using interrupts (this does not include rewinds).

Two 512-byte FIFOs buffer the data on the VMEbus bus to the tape interface in both directions. On a read-from-tape, for example, byte-wide data from the tape interface is written alternately to the two FIFOs. A signal from the FIFOs indicating they are not empty initiates DMA cycles that read a byte from each FIFO to form a 16-bit word for transfer to memory. This memory transfer continues until both FIFOs are empty. If DMA is delayed by bus latency, the FIFO will continue to receive data from the tape interface to be transferred later when the bus becomes available.

On a write-to-tape, DMA cycles write 16-bit data into the two FIFOs until the byte count is zero or the FIFOs are full. The tape interface reads byte-wide data from the two FIFOs alternately until they are empty.

When a command terminates, an interrupt is issued and status information regarding errors and formatter status can be read from the slave portion of the board. Interrupt-enables allow the selection of an interrupt when either FBY or DBY go inactive at the end of a command. Any error conditions reported are cleared when a new command is issued.

Table A-1. Connector P1 Pin Identification

Pin	Signal	Name
2	FBY	Formatter Busy
4	LWD	Last Word
6	W4	Write Data 4
8	GO	Initiate Command
10	W0	Write Data 0
12	W1	Write Data 1
14	-	-
16	-	-
18	REV	Reverse
20	REW	Rewind
22	_	-
24	W7	Write Data 7
26	W3	Write Data 3
28	W6	Write Data 6
30	W2	Write Data 2
32	W5	Write Data 5
34	WRT	Write
36	-	-
38	EDIT	Edit
40	ERASE	Erase
42	WFM	Write File Mark
44	-	-
46	TAD0	Transport Address 0
48	-	-
50	RD3	Read Data 3

Table A-2. Connector P2 Pin Identification

Pin	Signal	Name
1	-	-
2	RD0	Read Data 0
2 3	RD1	Read Data 1
4	LP	Load Point
6	RD4	Read Data 4
8	RD7	Read Data 7
10	RD6	Read Data 6
12	HER	Hard Error
14	FMK	File Mark
16	IDENT	Identification
18	FEN	Formatter Enable
20	RD5	Read Data 5
22	EOT	End of Tape
24	OFL	Offline
26	NRZ	Non-Return to Zero
28	RDY	Ready
30	REWD	Rewinding
32	FPT	File Protect
34	RSTR	Read Strobe
36	WSTR	Write Strobe
38	DBY	Data Busy
40	-	-
42	CER	Corrected Error
44	ONL	Online
46	TAD1	Transport Address 1
48	FAD	Formatter Address
50	DEN	Density



VT01 PROGRAMMING REFERENCE CARD

ADDRESS OFFSETS

Offset	Read Port	Write Port		
0×0	_	DMA Address		
0×2	Byte Count	Byte Count		
0×4	Status Word	Control Word		
0×6	Interrupt Read	Interrupt Write		
0×8	_	Address Modifier		

DMA Address — Offset 0 (Write Only)

The 32-bit DMA address must be loaded into Port 0 before a command is issued (excluding rewind and off-line commands). The most significant word is loaded first followed by the least significant word. The least-significant address bit is ignored. If 24-bit addressing is used, the most-significant byte is ignored. The address must fall on a word boundary.

Byte Count — Offset 2 (Read/Write)

Before a command is issued (excluding rewind and off-line commands), a 16-bit byte count must be loaded into Port 1. This port returns the byte count after a command has been performed. The byte count must be an even number.

Control Word — Offset 4 (Write Only)

Port 2 is used to select the tape drive and to issue commands to it.

15	14	13	12	11	10	9	8
32 BIT	OFL	RWD	DEN	FEN	FAD	TAD1	TAD0
7	6	5	4	3	2	1	0
GO	GO TOGGLE	Х	ERASE	EDIT	WFM	WRT	REV

Bit 15, 32-Bit — Set to use longword DMA transfers. The default is word transfers.

Bit 14, Off Line — Set to zero then one to cause the tape drive to go off line. On some tape drives, this will cause the tape to rewind before going off line.

Bit 13, Rewind — Set to zero then one to rewind the tape.

Bit 12, Density — Used in multiple density drives to select high or low density. In other drives, such as the Cipher F880, this bit selects high or low tape speed.

Bit 11, Formatter Enable — Terminates runaway read, write, and search commands.

Bits 10-8, Formatter Address (FAD) and Transport Address (TAD) --- Address one of eight possible drives.

Bit 7 — Pulsed GO line. This bit must be set to 0 then 1 to initiate a command.

Bit 6 — Controls the GO line directly and can be used to produce extended interrecord gaps on some drives. It should be left at 0 if bit 7 is used.

Bits 4, 3, 2, 1, and 0 encode the formatter command. See the tape drive manual for the code combinations of Erase, Edit, Write File Mark, Write, and Reverse.

VT0101-1798



VT01 PROGRAMMING REFERENCE CARD

ADDRESS OFFSETS

Offset	Read Port	Write Port
0×0		DMA Address
0×2	Byte Count	Byte Count
· 0×4	Status Word	Control Word
0×6	Interrupt Read	Interrupt Write
0×8		Address Modifier

DMA Address — Offset 0 (Write Only)

The 32-bit DMA address must be loaded into Port 0 before a command is issued (excluding rewind and off-line commands). The most significant word is loaded first followed by the least significant word. The least-significant address bit is ignored. If 24-bit addressing is used, the most-significant byte is ignored. The address must fall on a word boundary.

Byte Count — Offset 2 (Read/Write)

Before a command is issued (excluding rewind and off-line commands), a 16-bit byte count must be loaded into Port 1. This port returns the byte count after a command has been performed. The byte count must be an even number.

Control Word — Offset 4 (Write Only)

Port 2 is used to select the tape drive and to issue commands to it.

15	14	13	12	11	10	9	8
32 BIT	OFL	RWD	DEN	FEN	FAD	TAD1	TAD0
7	6	5	4	3	2	1	0
GO	GO TOGGLE	Х	ERASE	EDIT	WFM	WRT	REV

Bit 15. 32-Bit — Set to use longword DMA transfers. The default is word transfers.

Bit 14, Off Line — Set to zero then one to cause the tape drive to go off line. On some tape drives, this will cause the tape to rewind before going off line.

Bit 13, Rewind - Set to zero then one to rewind the tape.

Bit 12, Density — Used in multiple density drives to select high or low density. In other drives, such as the Cipher F880, this bit selects high or low tape speed.

Bit 11, Formatter Enable — Terminates runaway read, write, and search commands.

Bits 10-8, Formatter Address (FAD) and Transport Address (TAD) — Address one of eight possible drives.

Bit 7 — Pulsed GO line. This bit must be set to 0 then 1 to initiate a command.

Bit 6 — Controls the GO line directly and can be used to produce extended interrecord gaps on some drives. It should be left at 0 if bit 7 is used.

Bits 4, 3, 2, 1, and 0 encode the formatter command. See the tape drive manual for the code combinations of Erase, Edit, Write File Mark, Write, and Reverse.

Status Word — Offset 4 (Read Only)

This port hold error and interface status information after a command has executed.

15	14	13	12	11	10	9	8
IDENT	FPT	REWD	NRZ	NTC	RLE	CER	HER
7	6	5	4	3	2	1	0
RDY	DBY	FBY	LP	EOT	ONL	FMK	ERROR

Bit 15, Identification - Identifies phase-encoded tapes.

Bit 14, File Protect — Indicates the absence of a write-enable ring in the tape reel.

Bit 13, Rewinding — Indicates that the tape is rewinding.

Bit 12, Non-Return to Zero — Is ignored in drives that use phase encoding.

Bit 11, No Terminal Count — An error indication that the terminal count was not zero at the completion of a command requesting DMA.

Bit 10, Record Length Error — Indicates more data waiting in the FIFO to be transferred after the command completed.

Bits 9 through 1 — Standard status outputs for a nine-track tape drive, as follows:

CER	Corrected error	DBY	Data Busy Active	EOT	End of tape
HER	Hard error detected	FBY	Formatter Busy	ONL	ON-line status
RDY	Tape Ready	LP	Load Point	FMK	Filemark detected

Bit 0, Error — An error condition reported in the Interrupt Read port has occurred.

Interrupt Read and Interrupt Write — Offset 6 (Read/Write)

This port controls interrupts and returns error conditions.

15	14	13	12	11	10	9	8
FIFO OVER- FLOW	FIFO UNDER- FLOW	BERR	х	х	х	Х	x
7	6	5	4	3	2	1	0
 х	х	Х	х	х	х	INT ENABLE FBY	INT ENABLE DBY

Bit 15 — Read only, indicates an attempt to write to a full FIFO.

Bit 14 - Read only, indicates an attempt to read from an empty FIFO.

Bit 13 — Read only, indicates that a Bus Error (BERR) was received during a command.

Bits 1 and 0 — These bits control interrupts at the end of command when FBY or DBY go false. Set bit 1 to request a VMEbus interrupt when the FBY signal goes false. Set bit 0 to request and interrupt when the DBY signal goes false.

Address Modifier — Offset 8 (Write Only)

Bits 0 to 5 hold the address modifiers for the VT01 when it uses DMA. They must be set before issuing the first command. These bits are latched on the board and need not be issued with every command.

15	14	13	12	11	10	9	8
Х	Х	Х	X	X	Х	Х	. X
7	6	5	4	3	2	1	0
Х	Х	AM5	AM4	АМЗ	AM2	AM1	AM0

Status Word — Offset 4 (Read Only)

This port hold error and interface status information after a command has executed.

	15	14	13	12	11	10	9	8
	IDENT	FPT	REWD	NRZ	NTC	RLE	CER	HER
	7	6	5	4	3	2	1	0
_	RDY	DBY	FBY	LP	EOT	ONL	FMK	ERROR

Bit 15, Identification — Identifies phase-encoded tapes.

Bit 14, File Protect — Indicates the absence of a write-enable ring in the tape reel.

Bit 13, Rewinding — Indicates that the tape is rewinding.

Bit 12, Non-Return to Zero — Is ignored in drives that use phase encoding.

Bit 11, No Terminal Count — An error indication that the terminal count was not zero at the completion of a command requesting DMA.

Bit 10, Record Length Error — Indicates more data waiting in the FIFO to be transferred after the command completed.

Bits 9 through 1 — Standard status outputs for a nine-track tape drive, as follows:

CER	Corrected error	DBY	Data Busy Active	EOT	End of tape
HER	Hard error detected	FBY	Formatter Busy	ONL	ON-line status
RDY	Tape Ready	LP	Load Point	FMK	Filemark detected

Bit 0, Error — An error condition reported in the Interrupt Read port has occurred.

Interrupt Read and Interrupt Write — Offset 6 (Read/Write)

This port controls interrupts and returns error conditions.

15	14	13	12	11	10	9	8
FIFO OVER- FLOW	FIFO UNDER- FLOW	BERR	х	х	х	х	x
7	6	5	4	3	2	1	0
х	Х	Х	х	х	х	INT ENABLE FBY	INT ENABLE DBY

Bit 15 — Read only, indicates an attempt to write to a full FIFO.

Bit 14 — Read only, indicates an attempt to read from an empty FIFO.

Bit 13 — Read only, indicates that a Bus Error (BERR) was received during a command.

Bits 1 and 0 — These bits control interrupts at the end of command when FBY or DBY go false. Set bit 1 to request a VMEbus interrupt when the FBY signal goes false. Set bit 0 to request and interrupt when the DBY signal goes false.

Address Modifier — Offset 8 (Write Only)

Bits 0 to 5 hold the address modifiers for the VT01 when it uses DMA. They must be set before issuing the first command. These bits are latched on the board and need not be issued with every command.

15	14	13	12	11	10	9	8
Х	Х	Х	Х	Х	Х	Х	Х
7	6	5	4	3	2	1	0
Х	Х	AM5	AM4	АМЗ	AM2	AM1	AM0

						5013		DATE	16 (08 8	18
EMULEX								OF1			
EQUIPMENT AFFECTED:		MAIN	RECT ITAIN, ORD (ATION EASE	ABILIT CHAN							
EFFECTIVITY:					YES	NO T F	CO F	EOU	IDEN		
INITIAL RELEAS	E					√ S	OFTV	VARE	AFF	FFEC	
REASON FOR CHANGE:						POSITI JSE AS					
INITIAL F	ELE	ASE	1		2. F 3. C 4. N 5. II 6. S	REWOF CHANG NOT AF NCORF SCRAP SEE NO	IK E PRO PPLICA PORAT	ABLE TE			
	RI	ΕV		•	 	T		_			
DOCUMENT NUMBER	-		TITLE/C	DESCRIPTION		S S S S S S S S S S S S S S S S S S S	NING OF	Š	SES	SPARES	
	FROM	10			NEXT ORDER	ON ORDER AT VENDOR	RECEIVING & INSPECTION	IN STOCK	IN PROCESS	SPA	
VT0151001-00		A	VT01 Techni	cal Manual	5	_5_	5_	5	5	5	
	<u> </u>				<u> </u>	ļ	-			ļ	ļ
	 					ļ					
्राज्यां कर्षा विकास के अपने का क्षेत्र कर है जिसके होता करते व्यक्ति सुक्रा है, यह उ	Spiles	-0.40g/s	- Se considerant contract	ed more and in the second section in	cases	Sister Se	- Salaria - S	ا مخد	· · · · · · · · ·	. (· · · · · · · · · · · · · · · · · ·	10000
	 										
-											_
Print an	d d	ist	ribute VT015	1001-00 Rev. A							_
-						-					-
-											-
-											-
_											
											_
DIODOGITION NOTE.			<u> </u>		<u> </u>	L			<u> </u>	Щ	<u> </u>
DISPOSITION NOTE:											
ORIGINATOR Elaine Rubinstein DESIGN SERVICES Roled 1. Hom						MANUF	ACTU	JRING	à		
QUALITY CONTROL	FIE	LD S	ERVICE	TEST ENGINEERING	RING CERTIFICATION						
					- -					-	ġ Ż

36						5012	1	DATE	16 (8 8	8
EMULEX	ENGINETRIAN COUNCE ORDER							OF 1			
EQUIPMENT AFFECTED: VM31		MAIN	RECTI TAINA ORD (ATION EASE	ABILIT CHAN							
EFFECTIVITY:	***************************************			V. V	YES	NO <u>↓</u> F	CO P	EO! II	DED		
INITIAL RELE	IASE	2				j⊊ S	OFTV	VARE	AFFE		
REASON FOR CHANGE:	Permit				1. L	POSITI	IS			,	
INITIAL RELE	IASE	S	N.		2. REWORK 3. CHANGE PROMS 4. NOT APPLICABLE 5. INCORPORATE 6. SCRAP 7. SEE NOTE ON PAGE						
	RI	ΕV			E E	# K	% Z	¥	SS	(0	
DOCUMENT NUMBER	FROM	10	TITLE/C	DESCRIPTION	NEXT ORDER	ON ORDER AT VENDOR	RECEIVING & INSPECTION	IN STOCK	IN PROCESS	SPARES	
VM3151001-00	_	A	VM31 Techni	cal Manual	5	.5	5	5	5	5	
	 					ļ					
in the property of the second		singer!	والمعارض وال	ter ann a annaige - ann ann gear ann ann ann ann aige ann a	ميني د		****	****	areas and the	خعيفة من	Sec.
	\vdash										
-		•									
Print and	A 4 c	2+ r i	bute VM31510	01-00 Rev. A.							_
-	u.	,		or oo kev. A.							_
-											-
-											
									_		
-											_
DISPOSITION NOTE:		1	<u> </u>		L	<u> </u>				<u> </u>	L
ORIGINATOR and	ORIGINATOR DESIGN SERVICES PROJECT ENGINEER MANUFACTURING										
Elaine Rubinstei		Role of f. Home							· · · · · · · · · · · · · · · · · · ·		
QUALITY CONTROL	FIE	LD S	ERVICE	TEST ENGINEERING	CERTIFICATION						
9								2			



Reader's Comments

our publication.	Rev
	? In your judgment is it complete, accurate, well organized, well written, etc.?
What faults or errors have you found in the ma	anual?
	t was intended to satisfy?
Does it satisfy <i>your</i> needs?	Why?
☐ Please send me the current copy of the <i>Controller</i> products.	roller Handbook, which contains the information on the remainder of EMULEX's
Name	Street
Title	City
Company	State/Country
Department	Zip

Additional copies of this document are available from:

Emulex Corporation 3545 Harbor Boulevard P.O. Box 6725 Costa Mesa, CA 92626

Attention: Customer Services

Fold Here and Staple

Do Not Tear—Fold Here



NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO. 202 COSTA MESA, CA

POSTAGE WILL BE PAID BY ADDRESSEE

EMULEX CORPORATION ATTN: TECHNICAL PUBLICATIONS 3545 HARBOR BOULEVARD P.O. BOX 6725 COSTA MESA, CA 92628-9928

