


cc
Zins
Testa (5 copies)
DeLozi
Kramer
Buckley
Demme



FABRI-TEK INC.
COMPUTER SYSTEMS


PRODUCT DESCRIPTION

MODEL 4511

CACHE


MEMORY BUFFER

From Seattle



MODEL 4511 MEMORY BUFFER

A high speed Semiconductor Memory designed to increase the apparent or effective speed of Core Memory.



For the
DIGITAL EQUIPMENT CORPORATION PDP 11/45 COMPUTER

ACHIEVE TWICE THE COMPUTER PERFORMANCE: BY OPERATING THE MODEL 4511 HIGH SPEED MEMORY BUFFER IN CONJUNCTION WITH THE COMPUTER CORE MEMORY, YOUR EFFECTIVE PROCESSING SPEED CAN BE INCREASED UP TO TWICE YOUR PRESENT RATE. THAT COMPARES IN SPEED TO THE D.E.C. MOS MEMORY.

ALL *UNIBUS MEMORY ADDRESS LOCATIONS ARE BUFFERED: EVERY AVAILABLE CORE MEMORY ADDRESS LOCATION ON THE *UNIBUS IS UNDER BUFFER CONTROL WHICH ACCOMPLISHES UNEXCELLED PERFORMANCE THROUGHOUT THE ENTIRE 0-124K ADDRESS FIELD OF THE PDP 11/45. THIS ELIMINATES THE NEED FOR HIGH PRICED MOS MEMORY WITH LIMITED (32K max.) ADDRESS STORAGE.

ON/OFF LINE SWITCH: A SWITCH IS PROVIDED WITHIN THE MEMORY BUFFER TO ALLOW FOR EASE OF ON-LINE OR OFF-LINE OPERATION.

The FABRI-TEK Model 4511 Memory Buffer System has been designed to provide Digital Equipment Corporation PDP 11/45 users the opportunity of achieving twice their present computer performance for a fraction of the original overall system price.

PERFORMANCE VERSUS PRICE: THERE IS NO OTHER PRODUCT AVAILABLE ON THE MARKET WHICH CAN YIELD THIS IMPROVED PERFORMANCE FOR SUCH A SMALL PERCENTAGE OF YOUR OVERALL SYSTEM PRICE.

PLUG-IN COMPATIBILITY: THE ENTIRE MEMORY BUFFER IS CONTAINED ON THREE PRINTED CIRCUIT ASSEMBLIES WHICH CAN BE INSTALLED IN A MATTER OF MINUTES INTO THE PDP 11/45 FAST BUS. A +5.0VDC POWER SUPPLY IS ALSO PROVIDED TO OPERATE THE BUFFER.

NON-VOLATILITY: IN CONTRAST TO SEMI-CONDUCTOR MEMORY THE MODEL 4511 MEMORY BUFFER GUARANTEES PROTECTION OF DATA AGAINST UNEXPECTED AC POWER FAILURE AND POWER TURN ON/OFF.

DELIVERY: "OFF-THE-SHELF".

FABRI-TEK can also supply the fastest Add-On Core Memory System for the PDP 11 Series Computer, so no matter what memory performance you desire, why not check with "The Leader in Memory Technology".

MODEL 4511 BUFFER SPECIFICATIONS

Model 4511 Buffer Memory System (Individual Components)

PRINCIPLES OF OPERATION

The Buffer System utilizes a write through algorithm. On all CPU DATA Operations (Read from Memory) the address and its corresponding data is mapped into the Buffer from the Unibus. On all successive CPU Fetches (Reads) to this address the data will be in the Buffer and available to the Fastbus of the PDP 11/45. All CPU DATA operations (Write into Memory) take place on the Unibus for any address selected in Core Memory and the Buffer will update itself simultaneously with Core if the selected address is in the Buffer. In this way the Data in the Buffer is identical to that of Core at the same address at all times.

BUFFER ELECTRICAL CHARACTERISTICS

Storage Media
Semiconductor - Bipolar

Word Capacity
512 Words

Word Length
16 Bits

Cycle Time
Compatible with the 300 NS CPU Cycle Time

INTERFACE (Plug Compatible)

The Buffer, which consists of three (3) P.C. Assemblies, is designed to plug directly into the Fastbus (Semiconductor Memory Area) of the PDP 11/45 Computer. Installing the Model 4511 Buffer into this Semiconductor Memory Area restricts the maximum allowable Bipolar or MOS Memory to either 4K or 16K words respectively. Installing the Buffer also requires that Unibus A & B are tied together.

POWER REQUIREMENTS

DC - +5.0VDC Power Supply is provided with the Model 4511 Buffer and installs in location K of the lower H742 Power Supply. This supply is designed to operate from 25VAC ± 5VAC @ 3.0A and measures 2.75" x 5.25" x 8.40".

BUFFER MECHANICAL CONFIGURATION

The Buffer is contained on three (3) Printed Circuit Assemblies designed to plug directly into PDP 11/45 slot locations No. 21 designated M8110-MEM, No. 22 designated MOS/BIP and No. 24 designated MOS/BIP.

ASSY. NAME	CPU LOCATION	ASSY DIMENSION
Buffer - Matrix Controller	No. 21	15.70" x 8.40" x 0.50"
Buffer - Memory Matrix	No. 22	15.70" x 8.40" x 0.50"
Buffer - Aux. Mat. Controller	No. 24	5.20" x 8.40" x 0.50"

* ALL SPECIFICATIONS SUBJECT TO CHANGE.

FABRI-TEK INC.
COMPUTER SYSTEMS

5901 SO. COUNTY ROAD 18, MINNEAPOLIS, MINNESOTA 55436

PHONE 612/935-8811

TWX 910-576-2913

Boston
617/869-5077

Dallas
214/661-3155

Long Beach
213/420-2493

San Jose
408/246-8391

Orlando
305/857-1050

Hong Kong
K331383

Tokyo
(03)432-6901

Chicago
312/437-4116

Denver
303/753-0631

New Jersey
201/964-4770

Detroit
313/348-2161

United Kingdom
Maidenhead 37321-4

detailed competitive analysis of both the Fabritek and Cambridge Memory products follows:

Fabritek Cache Analysis:

The Fabritek model 4511 add-in cache provides 11/45 performance that is approximately equal to a MOS 11/45. When used without memory management it generally provides performance that lies between MOS and Bipolar. When used with memory management, it provides performance that is about equal to non-memory-managed MOS and is 10% slower than the Bipolar 11/45. In certain programs (see FFT 45 Benchmark Program Results) it provides performance that is only slightly better than CORE. In systems with a lot of UNIBUS I/O activity, wither MOS or Bipolar will out-perform the cache, because the CPU will not have to wait for UNIBUS availability as it must whenever there is a cache "miss."

The Fabritek Cache is a very simple 512 word direct mapping cache that fits into a machine that was not designed for a cache in the first place. The 11/70 cache with its 32-bit memory and dual 512 word mapping scheme was carefully optimised to give maximum processor performance. If a customer feels a cache would help him, he is an obvious 11/70 candidate.

Fabritek Cache Pricing:

\$11,800 when bundled with 8K of Fabritek core. It is believed they will sell the cache un-bundled, but no prices are known.

Benchmarks have been run on an 11/45 with the Fabritek cache. The results of some of them are:

Program Name	Execution Time in Seconds:			
	Bipolar	Fabritek Cache	MOS*	CORE*
FFT 45	4.3	5.9	4.7	6.0
GAUSS	2.5	2.68	2.7	3.1
SINGLE	3.5	3.7	4.0	4.9
HANOI	22.0	28.02	41.0	71.0

* with RT 010

Note that in FFT 45, the cache is hardly better than a Core 45, while Bipolar is 3 times faster.

Cambridge Memories FasBUS 11^R Analysis:

FasBUS 11^R MOS from Cambridge Memories is a product that is very similar to our own 11-BT MOS. It is slightly faster because it uses newer technology chips. It consists of a control card similar to our own MS11-BC and up to four matrix boards with 4K of parity memory per board (like our MS11-BT), that plug into the solid state memory slots in the 11/45 backplane. They also provide a 5 1/2" rack mounted power supply that will power up to 32K of their memory in an 11/45.

Performance-wise the FasBUS 11^R Memory is 10% faster than our MOS and 45% slower than our bipolar. A comparison table of memory speeds is given below:

Memory System Speeds: (without Memory Management)
FASTBUS Cycle Times: FASTBUS Access Times:

DEC MS11-BT	MOS	510 nsec (max.)	360 nsec
CMI FasBUS 11 ^R	MOS	450 nsec *	310 nsec *
DEC MS11-AP	Bipolar	330 nsec (max.)	190 nsec

sing, at best they may be able to make 420 nsec times. Thus the 450 nsec should be their real specification.
FASTBUS ACCESS TIMES are meaningless as CPU performance is limited by FASTBUS TIMES!!

IS 11R pricing:
are pricing the FasBUS 11 at \$ 10,500 for 16K.
esent their Memory offers no performance advantage over Bipolar and only a t performance advantage over MOS.
pricing is competitive. Counter this by selling DEC reliability, maintenance, bipolar performance as a total solution to their needs.

TABLE OF CONTENTS

SECTION I	GENERAL INFORMATION AND SPECIFICATIONS
Scope	1-1
General System Description	1-1
Physical Description	1-1
Specifications and Interface Schematic	1-3
SECTION II	INSTALLATION AND TEST ADJUSTMENTS
Introduction	2-1
Initial Inspection	2-1
Preparation for Installation	2-1
Existing DEC Semiconductor Memory Configurations	2-2
FTI Memory Buffer Configurations	2-2
CPU Preparation Flowchart	2-3
Power Regulator Installation	2-3
Power Regulator Installation Procedure	2-6
CPU Backplane Power Modification	2-6
Initial Power Regulator Adjustment Check	2-6
Existing Memory Verification Test	2-8
Memory Buffer Module Installation	2-8
Final Adjustment and Test Procedures	2-12
Maximum Address Jumper Selection	2-12
Final Power Supply Output Adjustment	2-13
Card Edge Switch Settings	2-13
Manual Operation Test	2-14
Diagnostic Tests	2-15
SECTION III	PRINCIPLES OF OPERATION
Introduction	3-1
Integration of the Memory Buffer into the PDP 11/45	3-1
Memory Buffer Functions	3-1
Control Logic	3-1
Valid Bit Register	3-4
Directory	3-4
Buffer Memory Matrix	3-4
Match Circuit	3-4
Initialization Circuit	3-5
Principles of Buffer Operation	3-5
Direct Mapping Scheme	3-5
Write-Through Algorithm	3-5
Types of Operation	3-7
DATI Operation	3-7
DATO Operation	3-9

Internal Signals and Requirements	3-9
Unibus Interface Signals	3-9
Fastbus Interface Signals.	3-11
Interface Signals	3-12

LIST OF ILLUSTRATIONS

FIGURE	TITLE	PAGE
1-1	Memory Buffer System	1-2
1-2	Buffer Matrix Controller Module	1-4
1-3	Buffer Memory Matrix Module	1-5
1-4	Auxiliary Buffer Matrix Controller Module	1-6
1-5	Model 1744 Power Regulator Module	1-7
1-6	Control, Address, and Data Interface Schematic	1-8
2-1	CPU Preparation Flowchart	2-4
2-2	FTI Model 1744 Power Regulator Location.	2-5
2-3	CPU Backplane J5 Jumper Wire and +5 Volt Test Points	2-7
2-4	Memory Buffer Module Installation (Side View)	2-9
2-5	Memory Buffer Module Installation (Mul Strip Top View)	2-10
2-6	Maximum Address Jumpers	2-12
2-7	Card-Edge Switches	2-13
3-1	FABRI-TEK Model 4511 Memory Buffer with the PDP 11/45 Computer.	3-2
3-2	FTI Model 4511 Memory Buffer Block Diagram	3-3
3-3	Direct Mapping Scheme	3-6
3-4	Direct Mapping Algorithm (Read).	3-8
3-5	Write-Through Algorithm (Write)	3-8

TABLE	TITLE	PAGE
1-1	Specifications	1-3
2-1	Possible PDP 11/45 Semiconductor Memory Configurations	2-2
2-2	Possible DEC Semiconductor Memory and FTI Memory Buffer Configurations	2-3
2-3	Maximum Address Jumper Configurations	2-11
3-1	Unibus Memory Operation Select	3-10
3-2	Fastbus Memory Operation Select.	3-11

SECTION I GENERAL INFORMATION AND SPECIFICATIONS

SCOPE

This manual applies to the FABRI-TEK Model 4511 Cache Memory Buffer.

- I GENERAL INFORMATION AND SPECIFICATIONS
- II INSTALLATION AND TEST ADJUSTMENTS
- III PRINCIPLES OF OPERATION

GENERAL SYSTEM DESCRIPTION

The Model 4511 is a high speed, 512 x 16 Memory Buffer which installs in the PDP 11/45 computer system. Figure 1-1 illustrates the 4511 system. The purpose of the FTI Memory Buffer is to combine the best advantages of core and semi-conductor memories:

- Non-volatility of core memory.
- Low cost of core memory.
- High speed of MOS memory throughout the entire address range of 0-124K as opposed to the 32K maximum address block of MOS memory.

The FTI Memory Buffer combines these advantages by utilizing the two-bus structure of the DEC PDP 11/45 processor in an optimum way to reduce CPU processing time. When desired, up to 16 k of MOS or 4 k of bipolar memory can be installed concurrently with the Buffer on the Fastbus*. In this case the Model 4511 still buffers only the core memory and has no effect on the semiconductor memory.

PHYSICAL DESCRIPTION

The 4511 Memory Buffer consists of the following major assemblies:

- Buffer Matrix Controller module (BMC).
- Auxiliary Buffer Matrix Controller module (ABMC).
- Buffer Memory Matrix module (BMM).
- FTI Model 1744 +5-V d-c Power Regulator module.

The printed circuit modules plug into the semiconductor memory and Unibus A and B slots in the PDP 11/45 chassis. Normally, only minor changes are necessary to the computer. The +5-V d-c

*Registered Trademark of Digital Equipment Corporation.




Figure 1-1
MEMORY BUFFER SYSTEM

Power Regulator module installs in location K of the lower "H742" Power Supply. Refer to Section II for physical locations and installation instructions.

Figures 1-2 through 1-5 are photographs of the printed circuit modules and the Power Regulator module. These photographs illustrate significant assembly features.

SPECIFICATIONS AND INTERFACE SCHEMATIC

Table 1-1 summarizes the general 4511 Memory Buffer specifications. Figure 1-6 illustrates the CPU-to-Memory Buffer interface characteristics.

Table 1-1.—SPECIFICATIONS

DATA CAPACITY	
Address	512 Addresses
Word Length	16 Bits
PRINTED CIRCUIT DIMENSIONS (inches) H x D	
Buffer Matrix Controller	15.70 x 8.40
Buffer Memory Matrix	15.70 x 8.40
Auxiliary Buffer Matrix Controller	5.20 x 8.40
Power Regulator	5.10 x 6.50
COOLING	Forced Air
ENVIRONMENT PARAMETERS	
Operating	0°C to +70°C
Non-Operating	-55°C to +100°C
Humidity (No Condensation)	95%
INTERFACE LOGIC VOLTAGES	
Logic One In	+2.4V to +5.5V
Logic One Out	+2.4V to +5.5V
Logic Zero In	-0.5V to +0.8V
Logic Zero Out	-0.5V to +0.8V
DC POWER REQUIREMENTS	
+5 V dc at 10 Amps Maximum	




Figure 1-2
BUFFER MATRIX CONTROLLER MODULE




Figure 1-3
BUFFER MEMORY MATRIX MODULE




Figure 1-4
AUXILIARY BUFFER MATRIX CONTROLLER MODULE




Figure 1-5
MODEL 1744 POWER REGULATOR MODULE




Figure 1-6
CONTROL, ADDRESS, AND DATA INTERFACE SCHEMATIC

SECTION II INSTALLATION AND TEST ADJUSTMENTS

INTRODUCTION

The DEC PDP 11/45 and the FTI Model 4511 Memory Buffer are integrated by installing the FTI Power Regulator and Memory Buffer modules into the DEC computer. This section contains the installation procedures and test adjustments necessary to install the Memory Buffer into any PDP 11/45. It is important to read and understand the information in this section prior to installation because the memory configuration and power regulator complement at each computer site can vary with customer needs. If there is any doubt about the original status of the PDP 11/45, contact DEC Field Service personnel prior to installing the Memory Buffer. The illustrations and instructions in this section provide information for all installation steps which include:

- Initial Inspection
- Preparation for Installation
- Power Regulator Installation
- Memory Buffer Module Installation
- Final Adjustment and Test Procedures

INITIAL INSPECTION

Initial inspection includes unpacking, inventory, and inspection of all essential assemblies of the Memory Buffer. After removing the packing material, inventory all items with the list below. Inspect for shipping damage. Report all discrepancies to the Computer Systems Division of FABRI-TEK INCORPORATED. Before preparing for the installation of the Memory Buffer, verify that all of the following items are available:

1. Buffer Matrix Controller (BMC) module – FTI Part No. 190-1665-00.
2. Buffer Memory Matrix (BMM) module – FTI Part No. 190-1666-00.
3. Auxiliary Buffer Matrix Controller (ABMC) module – FTI Part No. 190-1767-00.
4. Buffer Cable Assembly – FTI Part No. 262-0317-00.
5. FTI Model 1744 Power Regulator – FTI Part No. 261-0124-00.

PREPARATION FOR INSTALLATION

Preparation for installation consists of identifying the existing DEC semiconductor memory configuration, selecting the correct FTI Memory Buffer configuration, and preparing the CPU with the aid of a preparation flowchart. Computer preparation is necessary before the actual installation of the Model 4511 Memory Buffer because:

- each PDP 11/45 computer contains one of several semiconductor memory configurations and accompanying power regulator arrangements.
- the Memory Buffer requires the use of CPU slots 21 through 27 (slots 23 through 25 are left empty).
- The +5-volt power sources for CPU slots 21 through 25 must be installed properly.

The extent of CPU preparation depends on the type of installation and can include memory module reconfiguration, power cabling modification, and power regulator installation; in some installations only one of these preparation steps is necessary.



To prevent accidental shocks, power down the Model 11/45, de-energize any external d-c voltage inputs to the Model 11/45, and disconnect the main power cable from the line source BEFORE performing the following modification and installation procedures.

EXISTING DEC SEMICONDUCTOR MEMORY CONFIGURATIONS

All PDP 11/45 computers have Fastbus slots 16 through 25 populated in one of the configurations listed in Table 2-1. Verify the DEC memory configuration before selecting the Memory Buffer configuration.

Table 2-1.—POSSIBLE PDP 11/45 SEMICONDUCTOR MEMORY CONFIGURATIONS

CONFIG. NO.	MEMORY TYPE	SLOTS 16-20	SLOTS 21-25	TOTAL
1	None	Empty	Empty	-----
2	MOS	4 k-16 k	4 k-16 k	32 k Max.
3	{ MOS BIP	4 k-16 k	1 k-4 k	{ 20 k Max.
4		BIP	1 k-4 k	

FTI MEMORY BUFFER CONFIGURATIONS

Installation of the FTI 4511 Memory Buffer results in the combination of DEC semiconductor memory and the Memory Buffer into one of the configurations listed in Table 2-2.

**Table 2-2.—POSSIBLE DEC SEMICONDUCTOR MEMORY AND
FTI MEMORY BUFFER CONFIGURATIONS**

CONFIG. NO.	MEMORY TYPE	SLOTS 16-20	SLOTS 21-27	TOTAL
1	None	Empty	BUFFER	-----
2	MOS	4 k-16 k	BUFFER	16 k Max.
3	BIP	1 k-4 k	BUFFER	4 k Max.

CPU PREPARATION FLOWCHART

The CPU preparation procedure is illustrated by the CPU Preparation Flowchart, Figure 2-1. Use the flowchart by referencing the following explanation of the flowchart procedure steps to prepare the CPU for installation of the Memory Buffer.

Step No. 1 — Is any Fastbus semiconductor memory present (in CPU slots 16 through 25)?
 NO — Branch to **C**.
 YES — Proceed to Step No. 2.

Step No. 2 — Are CPU slots 21 through 25 empty?
 NO — Remove the modules from these slots and reconfigure MOS or BIP memory into slots 16 through 20 per Table 2-2. Reference the DEC PDP 11/45 Maintenance Manual for detailed MOS and BIP reconfiguration instructions.
 YES — Proceed to Step No. 3.

Step No. 3 — Is +5 volts present at CPU slots 21 through 23?
 NO — This implies that either the jumper between J5 pins 3 and 4 is disconnected, or that a fault exists at the power source. Proceed to Step No. 4.
 YES — Branch to **B**.

Step No. 4 — Is the jumper between J5 pins 3 and 4 disconnected?
 NO — Consult DEC Field Service.
 YES — Proceed to Step No. 5.

Step No. 5 — Is a DEC H744 +5-V Regulator installed in slot K of the lower H742 Power Supply?
 NO — Branch to **C**.
 YES — Consult DEC Field Service.

POWER REGULATOR INSTALLATION

Installation of the FTI Model 1744 Power Regulator includes mounting the power regulator in the DEC H742 Power Supply chassis, CPU backplane power modification, and an initial power regulator adjustment check. Figure 2-2 illustrates the location of the 1744 Power Regulator when it is installed.






Figure 2-1
CPU PREPARATION FLOWCHART

UPPER H742 POWER SUPPLY (SWITCHED)

E	D	C	B	A	BULK SUPPLY A REGULATORS
					A, B, C, D, E SWITCHED
					+15V TO REGS E, F
+15V CPU	+5V INTERNAL OPTIONS	+5V CPU	+5V CPU	+5V FLOATING POINT	+15V TO SLOT 13 CONSOLE
-15V TO 1, 2, 15	+5V TO SLOTS 26, 27, 28				+8V TO SLOT 1 FOR MAINT MODULES
INTERNAL OPTIONS	SYSTEM UNITS				50/60 Hz SIG
-15V TO SLOTS 26, 27, 28 CONSOLE	+5V TO SYSTEM UNITS NOS. 1, 2, 3	+5V TO SLOTS 10 THRU 15	+5V TO SLOTS 1, 6, 7, 8, 9	+5V TO SLOTS 2, 3, 4, 5	0 TO +5V TO SLOT 1 FOR CLOCK MODULE
SYSTEM UNITS					-15V TO SYSTEM UNITS NOS. 1, 2

LOWER H742 POWER SUPPLY (NOT SWITCHED)

L	K	J	H*	F	BULK SUPPLY B REGULATORS F, H, J, K, L NOT SWITCHED
+5V BIPOLAR MEMORY	+5V BIPOLAR MEMORY	+5V IF BIPOLAR MEMORY IS INSTALLED	+5V IF BIPOLAR MEMORY IS INSTALLED	-15V SYSTEM UNITS	
+5V TO SLOTS 24, 25	+5V TO SLOTS 21, 22, 23	+5V TO SLOTS 19, 20	+5V TO SLOTS 16, 17, 18	-15V TO SYSTEM UNIT NO. 3	
H744 P29	FTI MODEL 1744 POWER REGULATOR P28	H744 P27	H744 P31	H745 P25	
J29	J28	J27	J26/J31	J25	
					

* Regulator in location H will be either a +5V or MOS Voltage Regulator.

Figure 2-2
FTI MODEL 1744 POWER REGULATOR LOCATION

POWER REGULATOR INSTALLATION PROCEDURE

Use the following installation procedure to mount the 1744 Power Regulator in the DEC H742 Power Supply chassis:

1. Remove the screw which mounts the P28 connector to the H742 Power Supply chassis.
2. Slide the FTI Model 1744 Power Regulator into slot K of the lower H742 Power Supply chassis. In this slot, the female connector on the 1744 Power Regulator is identified as J28.
3. Install the two screws which fasten the 1744 Power Regulator to the H742 Power Supply.
4. Connect P28 to J28 at the 1744 Power Regulator.

CPU BACKPLANE POWER MODIFICATION

Installation of a power regulator in the lower H742 Power Supply makes it necessary to modify the CPU backplane power cabling as follows: reference Figure 2-3 and locate the jumper wire between J5 pins 3 and 4, remove one end of the jumper wire, wrap the disconnected end with insulating tape, as an alternate approach either cut the jumper wire or remove it entirely.

INITIAL POWER REGULATOR ADJUSTMENT CHECK

The Initial Power Regulator Adjustment Check is necessary only when an FTI or DEC Power Regulator is connected at slot K of the lower H742 Power Supply. Prior to installing the Memory Buffer modules, perform the procedure below to adjust the Power Regulator output voltage. Each regulator in the lower H742 Power Supply has a voltage adjustment potentiometer on the front of the Power Regulator case. Final voltage adjustments will be made with all the Memory Buffer modules inserted during the final adjustment and test procedures in this section.

1. If the jumper wire between J5 pins 3 and 4 is installed, remove all printed circuit modules from CPU slots 16 through 25. If the jumper wire is disconnected, remove all printed circuit modules from CPU slots 21 through 25.
2. Connect a VOM between CPU location A21A2 and A21C2 (ground). Figure 2-3 illustrates the location of these test points.




Figure 2-3
CPU BACKPLANE
J5 JUMPER WIRE AND +5 VOLT TEST POINTS

3. Toggle the Power Supply circuit breakers to ON.
4. Check for a voltage reading of +5.2 V dc. Rotating the voltage adjustment potentiometer in a clockwise direction at the appropriate power regulator increases the output voltage.
5. Toggle the Power Supply circuit breakers to OFF.
6. Re-install the printed circuit modules into their correct CPU slots.

EXISTING MEMORY VERIFICATION TEST

Perform the DEC 0-124 k Memory Exerciser Diagnostic Test prior to installing the Memory Buffer modules. This test will verify the operation of the existing MOS, bipolar, and core memory. If a fault occurs, locate and correct any malfunctions until memory operation is error-free.

MEMORY BUFFER MODULE INSTALLATION

Figures 2-4 and 2-5 illustrate the location of the Memory Buffer modules in the CPU. Slide each module into its correct location and lock the module into the back panel connectors by pressing the locking levers at the edge of each module. Install the modules as follows:

- Slide the Buffer Matrix Controller module into CPU slot 21.

NOTE

The Buffer Matrix Controller module is jumper-programmed at the factory to buffer a 0-124 k address range. It is not necessary to alter this setting. Option: if desired, the maximum address range may be changed at this time by referencing Table 2-3, Figure 2-6, and the final adjustment and test procedures in this section. Do not set the jumpers to include the I/O address space (125 k - 128 k).

- Slide the Buffer Memory Matrix module into CPU slot 22.
- Slide the Auxiliary Buffer Matrix Controller module into CPU slots 26 and 27. This module replaces the DEC M9200 module.
- Connect the Buffer Cable Assembly, FTI Part No. 262-0317-00, between the Auxiliary Buffer Matrix Controller module and the female connector J1 at the Buffer Matrix Controller module. This completes the installation of the Memory Buffer modules.




Figure 2-4
MEMORY BUFFER MODULE INSTALLATION (SIDE VIEW)





Figure 2-5
MEMORY BUFFER MODULE INSTALLATION (MUL STRIP TOP VIEW)

Table 2-3.—MAXIMUM ADDRESS JUMPER CONFIGURATIONS

DECIMAL ADDRESS WORDS NOTE 1	OCTAL ADDRESS BYTES NOTE 2	JUMPER POSITION							DECIMAL ADDRESS WORDS NOTE 1	OCTAL ADDRESS BYTES NOTE 2	JUMPER POSITION						
		17	16	15	14	13	12	11			17	16	15	14	13	12	11
127K	774K	-	-	-	-	-	-	-	95K	574K	-	J	-	-	-	-	-
126K	770K	-	-	-	-	-	-	J	94K	570K	-	J	-	-	-	-	J
125K	764K	-	-	-	-	-	-	J	93K	564K	-	J	-	-	-	-	J
124K	760K	-	-	-	-	-	-	J	92K	560K	-	J	-	-	-	-	J
123K	754K	-	-	-	-	-	-	J	91K	554K	-	J	-	-	-	-	-
122K	750K	-	-	-	-	-	-	J	90K	550K	-	J	-	-	-	-	J
121K	744K	-	-	-	-	-	-	J	89K	544K	-	J	-	-	-	-	J
120K	740K	-	-	-	-	-	-	J	88K	540K	-	J	-	-	-	-	J
119K	734K	-	-	-	-	-	-	J	87K	534K	-	J	-	-	-	-	-
118K	730K	-	-	-	-	-	-	J	86K	530K	-	J	-	-	-	-	J
117K	724K	-	-	-	-	-	-	J	85K	524K	-	J	-	-	-	-	J
116K	720K	-	-	-	-	-	-	J	84K	520K	-	J	-	-	-	-	J
115K	714K	-	-	-	-	-	-	J	83K	514K	-	J	-	-	-	-	-
114K	710K	-	-	-	-	-	-	J	82K	510K	-	J	-	-	-	-	J
113K	704K	-	-	-	-	-	-	J	81K	504K	-	J	-	-	-	-	J
112K	700K	-	-	-	-	-	-	J	80K	500K	-	J	-	-	-	-	J
111K	674K	-	-	-	-	-	-	J	79K	474K	-	J	J	-	-	-	-
110K	670K	-	-	-	-	-	-	J	78K	470K	-	J	J	-	-	-	J
109K	664K	-	-	-	-	-	-	J	77K	464K	-	J	J	-	-	-	-
108K	660K	-	-	-	-	-	-	J	76K	460K	-	J	J	-	-	-	J
107K	654K	-	-	-	-	-	-	J	75K	454K	-	J	J	-	-	-	-
106K	650K	-	-	-	-	-	-	J	74K	450K	-	J	J	-	-	-	J
105K	644K	-	-	-	-	-	-	J	73K	444K	-	J	J	-	-	-	J
104K	640K	-	-	-	-	-	-	J	72K	440K	-	J	J	-	-	-	J
103K	634K	-	-	-	-	-	-	J	71K	434K	-	J	J	J	-	-	-
102K	630K	-	-	-	-	-	-	J	70K	430K	-	J	J	J	-	-	J
101K	624K	-	-	-	-	-	-	J	69K	424K	-	J	J	J	-	-	-
100K	620K	-	-	-	-	-	-	J	68K	420K	-	J	J	J	-	-	J
99K	614K	-	-	-	-	-	-	J	67K	414K	-	J	J	J	J	-	-
98K	610K	-	-	-	-	-	-	J	66K	410K	-	J	J	J	J	-	J
97K	604K	-	-	-	-	-	-	J	65K	404K	-	J	J	J	J	J	-
96K	600K	-	-	-	-	-	-	J	64K	400K	-	J	J	J	J	J	J

DECIMAL ADDRESS WORDS NOTE 1	OCTAL ADDRESS BYTES NOTE 2	JUMPER POSITION							DECIMAL ADDRESS WORDS NOTE 1	OCTAL ADDRESS BYTES NOTE 2	JUMPER POSITION						
		17	16	15	14	13	12	11			17	16	15	14	13	12	11
63K	374K	J	-	-	-	-	-	-	31K	174K	J	J	-	-	-	-	-
62K	370K	J	-	-	-	-	-	-	30K	170K	J	J	-	-	-	-	J
61K	364K	J	-	-	-	-	-	-	29K	164K	J	J	-	-	-	-	J
60K	360K	J	-	-	-	-	-	-	28K	160K	J	J	-	-	-	-	J
59K	354K	J	-	-	-	-	-	-	27K	154K	J	J	-	-	-	-	J
58K	350K	J	-	-	-	-	-	-	26K	150K	J	J	-	-	-	-	J
57K	344K	J	-	-	-	-	-	-	25K	144K	J	J	-	-	-	-	J
56K	240K	J	-	-	-	-	-	-	24K	140K	J	J	-	-	-	-	J
55K	334K	J	-	-	-	-	-	-	23K	134K	J	J	-	-	-	-	-
54K	330K	J	-	-	-	-	-	-	22K	130K	J	J	-	-	-	-	J
53K	324K	J	-	-	-	-	-	-	21K	124K	J	J	-	-	-	-	J
52K	320K	J	-	-	-	-	-	-	20K	120K	J	J	-	-	-	-	J
51K	314K	J	-	-	-	-	-	-	19K	114K	J	J	-	-	-	-	-
50K	310K	J	-	-	-	-	-	-	18K	110K	J	J	-	-	-	-	J
49K	304K	J	-	-	-	-	-	-	17K	104K	J	J	-	-	-	-	J
48K	300K	J	-	-	-	-	-	-	16K	100K	J	J	-	-	-	-	J
47K	274K	J	-	-	-	-	-	-	15K	74K	J	J	J	-	-	-	-
46K	270K	J	-	-	-	-	-	-	14K	70K	J	J	J	-	-	-	J
45K	264K	J	-	-	-	-	-	-	13K	64K	J	J	J	-	-	-	J
44K	260K	J	-	-	-	-	-	-	12K	60K	J	J	J	-	-	-	J
43K	254K	J	-	-	-	-	-	-	11K	54K	J	J	J	-	-	-	-
42K	250K	J	-	-	-	-	-	-	10K	50K	J	J	J	-	-	-	J
41K	244K	J	-	-	-	-	-	-	9K	44K	J	J	J	-	-	-	J
40K	240K	J	-	-	-	-	-	-	8K	40K	J	J	J	-	-	-	J
39K	234K	J	-	-	-	-	-	-	7K	34K	J	J	J	J	-	-	-
38K	230K	J	-	-	-	-	-	-	6K	30K	J	J	J	J	-	-	J
37K	224K	J	-	-	-	-	-	-	5K	24K	J	J	J	J	-	-	J
36K	220K	J	-	-	-	-	-	-	4K	20K	J	J	J	J	-	-	J
35K	214K	J	-	-	-	-	-	-	3K	14K	J	J	J	J	-	-	-
34K	210K	J	-	-	-	-	-	-	2K	10K	J	J	J	J	-	-	J
33K	204K	J	-	-	-	-	-	-	1K	4K	J	J	J	J	-	-	J
32K	200K	J	-	-	-	-	-	-	0K	0K	J	J	J	J	-	-	J

Note 1: In Decimal Word Address, K = 1024₁₀
 Note 2: In Octal Byte Address, K = 1000₈
 Note 3: Do not set jumpers to include I/O Address space.

A "J" in the Jumper Position column indicates the presence of a jumper, which is equivalent to a logic Zero. Any jumper configuration defines the first address to be excluded from the Buffer. For example: to set in a maximum address of 124 K₁₀ install jumpers in the slots for bits 11 and 12 only.


FINAL ADJUSTMENT AND TEST PROCEDURES

Final adjustment includes defining the maximum address capability of the Buffer, measuring the Power Regulator output voltages with the Memory Buffer installed, and setting the Buffer card edge switches to the correct position. A Manual Operation Test and diagnostic testing confirm error-free operation.

MAXIMUM ADDRESS JUMPER SELECTION

The configuration of the jumpers on the Buffer Matrix Controller module determines the maximum address space that the Buffer will map into itself. Reference Table 2-3 to determine the proper jumper configuration for the desired address space. Figure 2-6 illustrates the physical location of the Maximum Address Jumpers.

The factory setting defines the maximum address space that the Buffer will buffer to be 0-124 k words, which will allow proper operation with any PDP 11/45 memory. Note that this means that the I/O address space 125 k-128 k words is not buffered. These jumpers should not be set higher than 124 k, but could for some special reason, be set to a lower address space. The address space always starts at 0, with the portion being occupied by DEC semiconductor memory automatically excluded from buffering.



LOCATION T5 OF BUFFER MATRIX CONTROLLER MODULE

NOTE: The location of the shaded jumpers illustrated above, for bits 11 and 12, is the factory setting for 0-124 k. This setting is suitable for any size main memory up to 124 k, and normally will not need changing.

Figure 2-6
MAXIMUM ADDRESS JUMPERS


FINAL POWER SUPPLY OUTPUT ADJUSTMENT

With all Memory Buffer modules installed in their correct locations, adjust the output voltage of the +5-V d-c Power Regulator in slot K of the lower H742 Power Supply to $+5.0 \pm 0.1$ volts while measuring at the backpanel. Because of the memory reconfiguration, checking the output voltage of the +5-V regulators for CPU slots 16 through 20 is recommended. Readjust, if necessary, to $+5.0 \pm 0.1$ volt.


CARD EDGE SWITCH SETTINGS

The Buffer Matrix Controller Module contains three card-edge test switches. Figure 2-7 illustrates the position of the switches and describes their functions. In normal operation, all switch handles must be in the UP position.

Initialization switch H1S1 is a momentary contact switch used only for troubleshooting. Toggling the switch to the INIT position initializes the Memory Buffer.



Line switch J1S1 is a two-position toggle switch. Toggling the switch to the ON position places the Memory Buffer in the On-Line condition and disables the Copy switch K1S1. Toggling the switch to the OFF position places the Memory Buffer in the Off-Line condition, prevents the Memory Buffer from responding on the Fastbus, and enables the Copy switch K1S1.



Copy switch K1S1 is a two-position toggle switch used only for troubleshooting. This switch is enabled only when the Line switch J1S1 is in the OFF position. Toggling the Copy switch to the ON position allows the Memory Buffer to update itself. Toggling the Copy switch to the OFF position prevents updating of the Memory Buffer.




Figure 2-7
CARD-EDGE SWITCHES

MANUAL OPERATION TEST

The Manual Operation Test verifies the operation of the Memory Buffer, without the use of a scope or program, prior to diagnostic testing. When the Memory Buffer is completely installed in the PDP 11/45, perform the Manual Operation Test by using the Buffer Matrix Controller card-edge switches illustrated in Figure 2-7 and the CPU front panel switches and indicators as follows:

1. Halt the CPU.
2. Toggle H1S1 to INIT.
3. Toggle J1S1 to ON.
4. Toggle K1S1 to OFF.
5. Select an address.
6. Load all zeros into the selected address.
7. Examine the contents of the selected address. The contents should be all zeros. The Memory Buffer now contains the same address and data. The CPU front panel is displaying the data from the Unibus (core memory).
8. Press the Examine switch again. The contents of the selected address should be all zeros again. The CPU front panel is displaying the data from the Fastbus (Memory Buffer).
9. Toggle J1S1 and K1S1 to OFF.
10. Load all ones into the same selected address.
11. Examine the contents of the selected address. The CPU front panel should display all ones.
12. Toggle J1S1 to ON.
13. Press the Examine switch again. The CPU front panel should display all zeros to indicate correct Memory Buffer operation.

NOTE

Whenever the data in the Memory Buffer differs from the data in the same address in core memory, it is necessary to initialize the Memory Buffer before restarting the CPU with the Memory Buffer On-line. This operation prevents the use of invalid data.

DIAGNOSTIC TESTS

The diagnostic tests are the final steps necessary to verify correct operation of the Memory Buffer in the PDP 11/45. Perform the DEC 0-124 k Memory Exerciser Diagnostic. In case of a fault, recheck the installation instructions in this section.

SECTION III PRINCIPLES OF OPERATION

INTRODUCTION

This section describes the operating theory and basic functions of the FTI Model 4511 Memory Buffer. The text describes the integration of the Memory Buffer into the PDP 11/45, Memory Buffer functions, principles and types of Buffer operation, and interface signal requirements. A system block diagram illustrates the integration of the 4511 Memory Buffer with the Fastbus/Unibus structure of the PDP 11/45. A Memory Buffer block diagram illustrates the interrelationship of each of the major sections of the Memory Buffer. Additional tables and illustrations support the description of Buffer operations and the discussion of Interface, Internal and Control circuits.

INTEGRATION OF THE MEMORY BUFFER INTO THE PDP 11/45

Installation of the Memory Buffer modules unites the FTI 4511 with the Fastbus/Unibus structure of the PDP 11/45. The Memory Buffer is a two-port device consisting of a Fastbus port and a Unibus port. Figure 3-1 illustrates the integration of the FTI 4511 with the PDP 11/45. Note by the direction of the arrows that the Memory Buffer Unibus port is unidirectional since it is capable of only receiving the Unibus address, data, and control signals. The Memory Buffer Fastbus port only receives the address signals from the Memory Management Unit, only transmits the data signals to the semiconductor memory and CPU, but transmits and receives the control signals between the semiconductor memory and CPU.

MEMORY BUFFER FUNCTIONS

Figure 3-2 illustrates the signal flow and organization of the Model 4511 Memory Buffer. It consists of the following major sections:

- Control Logic
- Valid Bit Register
- Directory (Register)
- Buffer Memory Matrix (Register)
- Match Circuit
- Initialization Circuit

CONTROL LOGIC

The Control Logic section provides interfacing for:

- Receiving and transmitting Unibus and Fastbus Control signals.
- Generating Internal Timing signals.




Figure 3-1
 FABRI-TEK MODEL 4511 MEMORY BUFFER WITH THE PDP 11/45 COMPUTER




Figure 3-2
 FTI MODEL 4511 MEMORY BUFFER BLOCK DIAGRAM

- Generating External Control signals.
- Write Control.
- Maximum Address.
- DMA Cycles.

VALID BIT REGISTER

The Valid Bit Register is a 512 x 1 register containing a flag bit for each address in the Directory. The purpose of this register is for initialization; so that on start-up, e.g., when power is first applied and the contents of the Directory are random values, a coincidental address match will not cause a Buffer response to a CPU request. On start-up, the Initialization circuitry causes all the addresses in the Directory to be flagged as Invalid. When a word is loaded into the Buffer Memory Matrix, and the upper half (address bits <17:10>) of the address is loaded into the Directory, the corresponding one-bit word in the Valid Bit Register is set high (Valid). Bus address bits 1 through 9 are decoded to specify one of 512 locations in this register.

DIRECTORY

The Directory is a 512 x 8 matrix of Bipolar Random Access Memories (RAMs) organized as a Content Address Memory (CAM). The Directory is decoded by address bits 1 through 9. The number of bits per Directory word (eight) plus the number of bits required to address any word in the Directory (nine) equals the number of bits required (17) to address any of the 131,072 (128 k) words in the PDP 11/45 address space. The eighteenth bit, 2^0 , is used for byte control. This addressing format allows the Memory Buffer to use a Direct Mapping Scheme to buffer any address within the 128 k word address space of the PDP 11/45. The address space of the PDP 11/45 may be less than 128 k if the setting of the maximum address jumpers defines a lower address range for the maximum address comparator in the Control Logic section. Refer to Table 2-3 and Figure 2-6.

BUFFER MEMORY MATRIX

The Buffer Memory Matrix is a 512 x 16 matrix of high-speed bipolar RAMs which store a word of data. These data, by using a Write-Through Algorithm, are always a current copy of the data stored in the corresponding addresses in core memory.

MATCH CIRCUIT

The Match circuit uses eight exclusive/NOR gates to compare the contents of the Directory with the corresponding incoming address bits <17:10>. This process is conditioned by the corresponding Valid Bit Register flag to determine if valid data for the specified address are in the Buffer Memory Matrix.

INITIALIZATION CIRCUIT

The Initialization Circuit consists of four one-shot generators connected together as an oscillator and three counters connected together as a 9-bit address generator. The oscillator circuit generates a pulse train which cycles through all 512 addresses in the Valid Bit Register to write a zero into each address. Writing zeros into each address of the Valid Bit Register invalidates the contents of the entire Buffer Memory Matrix and Directory. This process occurs upon the removal (switching to a high logic level) of either the BUSA INIT L signal or the PWRS MEM DC L signal.

PRINCIPLES OF BUFFER OPERATION

The 4511 Memory Buffer is a communication link between the CPU and memory. The Memory Buffer increases the effective speed of the PDP 11/45 core memory by using a Direct Mapping Scheme during Read operations and a Write-Through Algorithm during Write operations.

DIRECT MAPPING SCHEME

The Direct Mapping Scheme is explained with the aid of Figure 3-3. In this figure the term "address space" is defined as the set of all word addresses that can be specified by a given number of address bits. For example, the set of all word addresses in the PDP 11/45 is 131,072, is referred to as the address space of the PDP 11/45, and is represented by the sectioned column at the left in Figure 3-3. Any address in this set can be specified by address bits <17:01>. Similarly, the Buffer address space shown at the right side of Figure 3-3, designed with an address space of 512, is specified by address bits <09:01>.

It is useful to mentally subdivide the PDP 11/45 address space into 256 blocks of memory called Block Numbers. Each of the 256 Block Numbers corresponds to a subset of 512 Block Addresses. The Block Numbers are addressed by address bits <17:10>. The contents of each Block Address are specified by address bits <09:01>.

The Direct Mapping Scheme basically involves a many-to-one correspondence concept. This means that words with the same Block Address but with different Block Numbers will directly map from the PDP 11/45 address space into the corresponding address in the Buffer address space. In other words, old addresses and corresponding data with a given Block Address are simply replaced by a new address and corresponding data having the same Block Address.

WRITE-THROUGH ALGORITHM

The Write-Through Algorithm is implemented by performing all Write operations immediately in core memory and, if the address is in the Buffer, simultaneously updating the corresponding data in the Buffer. Use of the Write-Through Algorithm provides a definite advantage since data are always safe in non-volatile core memory if a-c line power fails.




Figure 3-3
DIRECT MAPPING SCHEME

TYPES OF OPERATION

The Memory Buffer has two basic types of operation: DATI-Read, and DATO-Write. Control interface signals on the Fastbus and Unibus determine the selection of the type of operation. Refer to Figures 3-4 and 3-5 in the following discussions.

DATI OPERATION

The Buffer uses the Direct Mapping Algorithm illustrated in Figure 3-4 during DATI operations. During each DATI operation, the CPU logic determines if the specific address on the Fastbus address lines is in the Buffer and waits for approximately 150 nanoseconds before responding with the next instruction. This response indicates whether the desired data are in or out of the Buffer. The probability that an address being fetched will be in the Buffer is called the Hit Ratio.

The Memory Buffer Direct Mapping Algorithm illustrated in Figure 3-4 causes the following sequence of logical events to occur when the desired data are in the Buffer.

- The Buffer searches the Directory for the specific address.
- The Buffer determines that the data at the specific address are in the Buffer and are valid.
- The Buffer responds to the CPU before 150 nanoseconds with a BMC MEM L signal on the Fastbus to inhibit the CPU from performing the DATI cycle on the Unibus.
- The CPU responds with a UBCA CONTROL OK H signal, confirming that the UBCC MEM BUS C0 L and UBCC MEM BUS C1 L control signals are valid. The CPU is now ready to receive the data from the Buffer.
- The Buffer sends the CPU ABMC MEM SYNC (B) L signal, indicating that the data from the Buffer are ready. This signal is the Fastbus version of BUSA SSYNC1 L.
- The CPU drops the UBCA CONTROL OK H signal, indicating that the CPU has the data and has finished its cycle.
- The Buffer drops the BMC MEM SYNC (B) L signal and terminates the Fastbus cycle.

The following sequence of logical events occurs when the desired data are out of the Buffer.

- The Buffer searches the Directory for the specific address.
- The Buffer determines that the data at the specific address are not in the Buffer or are not valid.
- The CPU decides after 150 nanoseconds that it must fetch the desired data from core memory on the Unibus.




Figure 3-4.—DIRECT MAPPING ALGORITHM (READ)




Figure 3-5.—WRITE-THROUGH ALGORITHM (WRITE)

- The core memory receives a BUSA MSYNC L signal.
- The core memory reads back the desired data and transmits a BUSA SSYNC L signal to indicate that the signals on the data lines are steady.
- The CPU and the Buffer receive the data.
- The CPU drops the BUSA MSYNC L signal.
- The core memory drops its BUSA SSYNC L signal, terminating the cycle.

When the CPU receives the data, the Buffer senses the negative-going edge of the BUSA SSYNC L signal and writes the Unibus data into the Buffer Memory Matrix. When the Buffer senses the positive-going edge of the BUSA MSYNC L signal, it terminates the Write Command signal to the Buffer Memory Matrix. Note that on the first time through a new program loop, the CPU encounters the Out of Buffer condition at each successive address and is forced to go out to the Unibus for each word of the loop. Repeating this loop a number of times allows the CPU to receive its data much faster than the first time, resulting in a significant performance improvement.

DATO OPERATION

The Buffer uses the Write-Through Algorithm illustrated in Figure 3-5 during DATO operations. During each DATO or DATOB operation, the Buffer does not respond with a BMC MEM L signal, thus forcing the CPU to "write-through" the Buffer by going out to core memory on the Unibus. This happens regardless of whether or not the specific address is in the Buffer. When the memory address is contained in the Buffer, the Buffer copies the data from the Unibus when it is written into core memory.

INTERFACE SIGNALS AND REQUIREMENTS

The Memory Buffer System interfaces externally with the Fastbus and Unibus and internally between Buffer modules. The interface lines transfer address, data, and control signals between the CPU and the Memory Buffer.

UNIBUS INTERFACE SIGNALS

All Unibus interface lines are unidirectional from the Unibus to the Buffer only. The Buffer receives Unibus address, data, and control signals.

BUSB A <17:00> L. The logic levels of the BUSB Address A00 through A17 L signals represent the Unibus address information. These signals enter the Buffer Matrix Controller on 18 interface lines.

BUSB MSYNC L. A low level Bus Master SYNChronization L signal initiates a Unibus data transfer by the selected slave device. This signal enters the Buffer Matrix Controller on a single interface line.

BUSB C0 L and BUSB C1 L. The BUSB Control Zero L and BUSB Control One L signals determine the type of Unibus memory operation. These signals enter the Buffer Matrix Controller on two interface lines. Table 3-1 illustrates the four logic level combinations which select one of four Unibus memory operations.

Table 3-1.—UNIBUS MEMORY OPERATION SELECT

C0	C1	MEMORY OPERATION
HIGH	HIGH	DATI
LOW	HIGH	DATIP
HIGH	LOW	DATO
LOW	LOW	DATOB

BUSB SSYNC L. A low level BUSB Slave SYNChronization L signal from the Unibus slave device either indicates that valid data are available during a DATI operation or acknowledges acceptance of Unibus data for a DATO operation. This signal enters the Buffer Matrix Controller on a single interface line.

BUSB D <15:00> L. The logic levels of the BUSB Data D00 through D15 signals represent the Unibus data information. These signals enter the Buffer Matrix Controller on 16 interface lines.

BUSB INIT L. A low level BUSB INITIALize L signal initializes the Buffer while under program control, during a power down condition, or when the CPU Start switch is pressed. This signal enters the Buffer Matrix Controller on a single interface line.

BUSB DCLO L. A low level BUSB DCLow L signal protects data in memory when the d-c voltages drop below nominal values. This signal enters the Buffer Matrix Controller on a single interface line.

BUSA SACK L. A low level BUSA Selection ACKnowledge L signal from an interrupting device indicates that the device has received either a Bus Grant or Non-Processor Grant signal. The next Unibus cycle will be an Interrupt cycle. The BUSA SACK L signal enters the Auxiliary Buffer Matrix Controller on a single interface line.

BUSA BBSY L. A low level BUSA Bus BuSY L signal from the Bus Master device prevents other devices from gaining access to the Unibus by indicating that the Unibus is busy. This signal enters the Auxiliary Buffer Matrix Controller on a single interface line.

FASTBUS INTERFACE SIGNALS

The Fastbus Interface lines are unidirectional; the Buffer receives all Fastbus address signals, transmits Fastbus data out signals, but transmits and receives Fastbus control signals. All Fastbus interface signals enter or leave the Buffer at the Buffer Matrix Controller.

BMC MEM D <15:00> H. The logic levels of the BMC MEMory Data D00 through D15 signals represent the Fastbus Data Out information. These signals transfer from the Buffer to the Fastbus on 16 interface lines.

SAPJ PA <17:06> H and DAPB BAMX <05:00> H. The logic levels of the SAPJ PA 06 through 17 and DAPB BAMX 00 through 05 signals represent the Fastbus address information. The Buffer receives these signals from the Fastbus on 18 interface lines.

BMC MEM SYNC (B) L. A low level BMC MEMory SYNChronization signal indicates that the data in the Buffer are ready for transfer. This signal transfers from the Buffer to the CPU on a single interface line.

BMC MEM L. A low level BMC MEMory L signal indicates that the Buffer has searched the Directory, has determined that the Directory contains the specific address, and has determined that the data for the specific address are valid. This signal inhibits the CPU from performing a Unibus DATI cycle and transfers from the Buffer to the CPU on a single interface line.

UBCA CONTROL OK H. A high level UBCA CONTROL OK H signal indicates that the Memory bus control lines are valid and that the CPU is ready to receive the data from the Fastbus. This signal transfers from the CPU to the Buffer on a single interface line.

UBCC MEM BUS C0 L and UBCC MEM BUS C1 L. The UBCC MEMory BUS Control Zero L and UBCC MEMory BUS Control One L signals determine the type of Fastbus memory operation. These signals transfer from the Fastbus to the Buffer on two interface lines. Table 3-2 illustrates the four logic level combinations which select one of four Fastbus memory operations.

Table 3-2.—FASTBUS MEMORY OPERATION SELECT

C0	C1	MEMORY OPERATION
HIGH	HIGH	DATI
LOW	HIGH	DATIP
HIGH	LOW	DATO
LOW	LOW	DATOB

TMCE BUS OUT L. A low level TMCE BUS OUT L signal from the CPU determines if any Fastbus memory device has the address specified on the Fastbus address lines. This signal transfers from the CPU to the Buffer on a single interface line.

TMCE BEND CLR L. A low level TMCE BEND CLear L signal cancels the current Fastbus cycle. This signal transfers from the CPU to the Buffer on a single interface line.

PWRS MEM DC LO L. A low level PWRS MEMory DC LOW L signal is sent by the PDP 11/45 power supply when the DC power to the Fastbus drops below nominal value. This signal transfers from the power supply to the Buffer on a single interface line.

INTERNAL SIGNALS

The Buffer internal interface lines transfer address, data, and control signals between the Buffer Memory Matrix, Buffer Matrix Controller, and Auxiliary Buffer Matrix Controller modules of the Buffer.

MBB MEM SA <17:00> H. The Buffer Memory Matrix module transmits the SA00 through SA17 data signals to the Buffer Matrix Controller module for transfer to the Fastbus.

BMC MAD <08:01> H and BMC QTR K SEL H. The Buffer Matrix Controller module transmits the MAD01 through MAD08 and BMC QTR K SEL signals to the Buffer Memory Matrix module to select any one of 512 words.

BMC MTRX 2 SEL L and BMC MTRX 0 SEL L. These signals are permanently grounded to enable the Buffer Memory Matrix module.

BMC WRITE PULSE HIGH L. The Buffer Matrix Controller module transmits a low level BMC Write Pulse High L signal to the Buffer Memory Matrix module to enable Write operations in the upper byte.

BMC WRITE PULSE LOW L. The Buffer Matrix Controller module transmits a low level BMC Write Pulse Low L signal to the Buffer Memory Matrix module to enable Write operations in the lower byte.

BMC MEM DATA <17:00> H. The BMC MEMory DATA 00 through 17 signals are the 18 bits of data to be written from the Buffer Matrix Controller module into the Buffer Memory Matrix module.

ABMC DMABREQ H. The Auxiliary Buffer Matrix Controller module transmits a high level ABMC DMABREQ H signal to the Buffer Matrix Controller module to indicate that the next Unibus cycle will be an interrupt cycle.

ABMC DMA IN PROC L. The Auxiliary Buffer Matrix Controller module transmits a low level ABMC DMA IN PROCess L signal to the Buffer Matrix Controller module to indicate that the current Unibus cycle is an interrupt cycle.

BMC PWR CLR L. The Buffer Matrix Controller module transmits a low level BMC PoWeR CLear L signal to initialize the circuitry in the Auxiliary Buffer Matrix Controller module.

SECTION IV MAINTENANCE

INTRODUCTION

Most Memory Buffer malfunctions develop characteristic symptoms. This section presents detailed maintenance information and recommendations in the form of tables and illustrations. The maintenance illustrations include an Error Classification Guide which directs the technician to the source of the malfunction in a logical manner. This section isolates FTI malfunctions to a modular level. Troubleshoot malfunctions in DEC equipment with appropriate DEC publications.

TEST EQUIPMENT RECOMMENDATIONS

EQUIPMENT	MANUFACTURER	TYPE
Oscilloscope	Tektronix	454A Series or equivalent
Voltage Probe	Tektronix	10:1 Attn. or equivalent
Digital Multimeter	Fairchild	Model 7050 or equivalent
VOM	Triplett	630-NA or equivalent

PREVENTIVE MAINTENANCE

The Model 4511 Memory Buffer system has no scheduled preventive maintenance requirements. The CPU environment may determine a need for additional maintenance.

CORRECTIVE MAINTENANCE

Corrective maintenance identifies the malfunctioning equipment and returns the system to error-free operation by means of the following four-step process:

1. Malfunction Analysis — Examining the error, its elements, and its relationship to the overall system operation. Is the error in the CPU, Interface lines, or Memory Buffer?
2. Error Classification — Isolating the source of the error to either DEC or FTI equipment by using the Error Classification Guide.
3. Maintenance Procedures — Attempting the fastest remedy to correct the error. Next, if necessary, systematic tracing of the error in a logical order to locate the source of the error.
4. Repair — Correcting the cause of the error and returning to normal operation.

MALFUNCTION ANALYSIS

The probability of circuit failure in the more complex CPU equipment is greater than in the Memory Buffer System. However, a failure in the Memory Buffer modules must be an initial consideration. Begin the Malfunction Analysis of the complete system installation by performing the DEC 0-124 K Memory Exerciser Diagnostic. Record the address location of any errors. Many apparent system errors are actually the result of faulty interface signals, program, or timing errors. Another frequent cause of system malfunctions is the power source.

Check the interface logic voltages and d-c power at the Memory Buffer inputs. The voltages must meet the requirements of Table 1-1 during dynamic and steady-state operation. Refer to the Power Supply Adjustment Procedure in Section II. If these preliminary checks indicate that the source of the malfunction may be in the Memory Buffer, proceed to Error Classification.

ERROR CLASSIFICATION

Memory Buffer errors have two major classifications: errors occurring after initial set up, and errors occurring after a period of error-free operation. The source of the error can be either in the CPU or in the Memory Buffer. Use the Error Classification Guide, Figure 4-1, to isolate the source of the error to either DEC or FTI equipment. The Error Classification Guide also contains diagnostic tests and maintenance procedures which locate the source of the error and expedite the return of the system to error-free operation.




Figure 4-1
ERROR CLASSIFICATION GUIDE

SECTION V REPLACEMENT PARTS LIST

INTRODUCTION

This section contains the Replacement Parts Lists for each assembly of this product. Each parts list is identified by the assembly title and parts list number. Each component is identified by the FABRI-TEK part number, part description, and reference designation. The reference designation corresponds to the schematic component designation.

ORDERING PARTS FROM FABRI-TEK

When ordering from the replacement parts list; specify the model number, the assembly part number, the FABRI-TEK component part number, and the reference designation. Order parts from:

FABRI-TEK INCORPORATED
5901 South County Road 18
Minneapolis, Minnesota 55436



FABRI-TEK INCORPORATED

TITLE

BU ASSY

SHEET 02

C9/30/74

SIZE

D

PARTS LIST

190-1665-00

CODE

00

LTR.

D

STAT.

F

FIND NO.	DWG SIZE	PART NUMBER	REV. CODE	QUANTITY PER ASSY.	U/M	PART DESCRIPTION	REFERENCE DESIGNATION				P.C.	REL.
							LINE	A	B	C		
001	D	130-1880-00	00	1.0	E	P.C. BOARD BUFFER MATRIX CTRL	01	K2U1				F01C
002	A	134-0321-00	00	1.0	E	INT. CKT 13 INPUT NAND	01	D2U1	E2U1	N3U1		F999
003	A	134-0209-00	00	6.0	E	IC HEX INVERTERS	02	P3U1	T3U1	U3U1		F999
004	A	134-0205-00	00	1.0	E	IC DUAL-4 INP POS-NAND BFR/DVR	01	F2U1				F999
005	A	134-0357-00	00	3.0	E	IC BUFFER QUAD-2-INPUT BUFFER	01	H2U1	N1U1	N2U1		F999
007	A	134-0294-00	00	2.0	E	IC CMPTR 4-BIT MAGNITUDE 7485	01	U4U1	U5U1			F999
009	A	134-0320-00	00	3.0	E	IC TTL SYNC. 4 BIT CTR	01	K1U1	J1U1	J2U1		F999
010	A	134-0167-00	00	1.0	E	IC GATE TRIPLE 3-INPUT NAND	01	E1U1				F999
011	A	134-0198-00	00	4.0	E	IC DUAL MO UNSTABLE MV W/CLEAR	01	E4U1	F1U1	H1U1	A2U1	F999
012	A	134-0207-00	00	4.0	E	IC GATE QUADR-2-INP NAND	01	B2U1	C3U1	J4U1	J5U1	F999
013	A	134-0244-00	00	1.0	E	IC NAND OPEN-COL OP 74S22	01	F5U1				F999
015	A	134-0213-00	00	3.0	E	IC GATE TPL 3 INP POS-AND	01	D3U1	E5U1	J3U1		F999
016	A	134-0236-00	00	1.0	E	IC GATE TRIPLE 3-INP NAND	01	L5U1				F999
017	A	134-0192-00	00	2.0	E	INTEG CKT HEX INVERTER T2L	01	C1U1	B3U1			F999
018	A	134-0322-00	00	18.0	E	INT. CKT. 256 BIT BIPOLAR RAM	01	L1U1	L2U1	P1U1	P2U1	F999
							02	R1U1	R2U1	S1U1	S2U1	
							03	T1U1	T2U1	U1U1	U2U1	
							04	V1U1	V2U1	W1U1	W2U1	
							05	X1U1	X2U1			
019	A	134-0308-00	00	11.0	E	IC TTL QUAD 2 INPUT NOR	01	B4U1	B5U1	C4U1	C5U1	F999
							02	D5U1	K5U1	M5U1	N5U1	
							03	P5U1	R5U1	S5U1		
021	A	134-0325-00	00	8.0	E	IC SEL/MUX QUAD 2-TO-1-LINE	01	L3U1	M1U1	M2U1	M4U1	F999
							02	N4U1	P4U1	R4U1	S4U1	
022	A	134-0243-00	00	5.0	E	IC NAND OPEN-COL OP 74S03	01	C2U1	V4U1	V5U1	Z4U1	F999
							02	Z5U1				
023	A	134-0352-00	00	2.0	E	IC TTL A BIT QUAD EXCL. OR	01	V3U1	W3U1			F999
024	A	134-0335-00	00	5.0	E	IC LATCH 6 BIT HIGH SP C34C4C	01	L4U1	W4U1	W5U1	Y4U1	F999
							02	Y5U1				
025	A	023-0117-00	00	13.0	E	CAP TANT 6.8 MFD 35V 10%	01	B1C1	C3C1	D5C1	F2C1	F999
							02	K3C1	K4C1	N5C1	P1C1	
							03	S2C1	W3C1	X1C1	X4C1	
							04	Z5C1				
026	A	023-0455-00	00	88.0	E	CAP FIXED 0.01UF 20% 50V	01	A1C1	A2C1	A3C1	A4C1	F099
							02	B1C2	B2C1	B3C1	B4C1	
							03	C1C1	C2C1	C3C2	C4C1	
							04	D1C1	D2C1	D3C1	D4C1	
							05	E1C1	E2C1	E3C1	E4C2	
							06	F1C2	F2C2	F3C1	F4C1	

DETACHED PARTS LIST

CHECKED

DATE

APPROVED

DATE

10-1-74



FABRI-TEK INCORPORATED

TITLE

SHEET 03

09/30/74

SIZE

PARTS LIST

CODE

LTR.

STAT.

BD ASSY

BUFFER MATRIX CTRL

D

19C-1665-00

00

0

F

FIND NO.	DWG SIZE	PART NUMBER	REV. CODE	QUANTITY PER ASSY.	U/M	PART DESCRIPTION	REFERENCE DESIGNATION				P.C.	REL.	
							LINE	A	B	C			D
							07	H1C3	H2C1	H3C1	H4C1		
							08	J1C2	J2C1	J3C1	J4C1		
							09	K1C1	K2C1	K3C2	K4C2		
							10	L2C1	L3C1	L4C1	M1C1		
							11	M2C1	M3C1	M4C1	N1C1		
							12	N2C1	N3C1	N4C1	P1C2		
							13	P2C1	P3C1	P4C1	R1C1		
							14	R2C1	R3C1	R4C1	S1C1		
							15	S2C2	S3C1	S4C1	T1C1		
							16	T2C1	T3C1	T4C1	U1C1		
							17	U2C1	U3C1	U4C1	V1C1		
							18	V2C1	V3C1	V4C1	W1C1		
							19	W2C1	W3C2	W4C1	X1C2		
							20	X2C1	X3C1	X4C2	Y1C1		
							21	Y2C1	Y3C1	Y4C1	Z1C1		
							22	Z2C1	Z3C1	Z4C1	J1C1		
029	A	134-0174-00	00	4.0	E	IC GATE 3-BIT PARITY GEN/CHK	01	A4U1	A5U1	X4U1	X5U1		FC10
030	A	134-0177-01	00	1.0	E	IC GATE QUAD 2-INPUT NOR	01	D4U1					FC10
031	A	134-0218-00	00	3.0	E	IC GATE QUAD 2-INPPDS NAND	01	B1U1	D1U1	A1U1			FC10
032	A	134-0350-00	00	2.0	E	IC, TTL DUAL D-TYPE FF	01	E2U1	F4U1				FC10
033	A	134-0206-00	00	1.0	E	IC GATE DUAL-4-INPUT NAND	01	H5U1					FC10
034	A	108-0432-00	00	1.0	E	RES FIXED 4.3K 5% 1/4WCC	01	E4R3					F999
035	A	108-0102-00	00	11.0	E	RES FIXED 1K 5% 1/4WCC	01	B1R1	D1R1	C1R1	T4R1		F999
							02	T4R2	T4R3	T4R4	T4R5		
036	A	108-0512-00	00	5.0	E	RESISTOR 5.1K 1/4W 5%	01	F1R1	F1R2	H1R1	H1R2		F999
							02	A3R4					
037	A	108-0471-00	00	2.0	E	RESISTOR 470 OHMS 5% 1/4W CC	01	K2R1	D5R1				F999
038	A	108-0331-00	00	9.0	E	RES FIXED 330 OHMS 5% 1/4W CC	01	C2R1	C2R2	E4R2	N2R1		F999
							02	U5R1	W3R1	E3R1	B2R1		
							03	A3R3					
039	A	108-0151-00	00	1.0	E	RES C 150 OHM 1/4W 5%	01	D5R2					FC10
040	C	025-0201-00	00	2.0	E	SWITCH TGL PC MTG 2 POS ON - ON	01	J1S1	K1S1				FC10
041	C	025-0201-01	00	1.0	E	SWITCH TGL PC MTG 2POS ON - MOM	01	H1S1					F999
042	C	049-0091-00	00	1.0	E	EJECTOR CARD LEFT SIDE							FC10
043	C	049-0091-01	00	1.0	E	EJECTOR CARD RIGHT SIDE							FC10
044	C	011-2194-00	00	1.0	E	BRACKET EJECTOR MTG L SIDE							FC10
045	C	011-2194-01	00	1.0	E	BRACKET EJECTOR MTG R SIDE							FC10
046	G	007-0384-00	00	4.0	E	SCREW 440X3/16 FH SST							F999
047	G	000-0036-00	00	4.0	E	WASHER 4 FLAT SST							FC10

DETACHED PARTS LIST

CHECKED

DATE

APPROVED

DATE

Redmond

10-1-74



FABRI-TEK INCORPORATED

TITLE

SHEET 04

C9/30/74

SIZE

...TSL

CODE

LIN.

STAT.

BD ASSY

BUFFER MATRIX CTRL

0

190-1665-00

00

0

F

FIND NO.	DWG SIZE	PART NUMBER	REV. CODE	QUANTITY PER ASSY.	U/M	PART DESCRIPTION	REFERENCE DESIGNATION				P.C.	REL.
							LINE	A	B	C		
048	G	010-0057-00	00	4.0	E	LOCK-NUT #4-40						F01C
049		015-0132-00	00	2.0	E	PIN 1/8X3/8 SST						F01C
050	C	138-0019-62	00	1.0	E	SCHEMATIC BUFFER MATRIX CTRL						F01C
051	A	024-1677-00	00	2.0	E	CONNECTOR 20 POS. RT. ANGLE MT	01	E1	L1			F999
052	A	077-0016-00	00	4.0	E	JUMP WIRE 22 GA SOLID COPPER	01	T5J1	T5J2	02J1	F4J1	F999
053	C	024-1459-01	00	1.0	E	SOCKET IC 14 DUAL IN LINE	01	T5				F01C
054	C	015-0259-01	00	24.0	E	PIN CONN .025 SQ	01	B2TP1	C1TP1	C4TP1	D2TP1	F999
							02	D3TP1	D3TP2	E1TP1	E4TP1	
							03	F3TP1	F4TP1	F5TP1	H5TP1	
							04	J3TP1	J3TP2	K5TP1	K5TP2	
							05	L4TP1	L4TP2	L4TP3	P1TP1	
							06	T4TP1	V1TP1	Z4TP1	C2TP1	
055	G	023-0179-00		2.0	E	CAP FIXED 220PF 10% 200V CER	01	C1C2	H1C2			*01C
056	G	023-0181-00	00	2.0	E	CAPACITOR CERAMIC, 100PF, 200V	01	F1C1	A3C3			F999
057		023-0206-00	00	3.0	E	CAP CER 33P 200V 10%	01	H1C4	H1C1	E5C1		F999
058		1C8-0000-99	00	3.0	E	RES FIXED 1/4W SELECTED VALUE	01	E4R4	D4R1	A3R5		F999
059	C	116-0676-00	00	1.0	E	SUPPORT BAR						F999
060	G	009-1395-00	00	1.0	E	SPACER RND 4-40 1/40DX375LG NYL						F999
061	A	082-2996-00	00	REFERENCE	E	CHART CONN BUFFER CNT						F999
062	G	007-1352-00	00	1.0	E	SCREW FH NYLON, 4-40XC.500,						F999

DETACHED PARTS LIST

CHECKED

DATE

APPROVED

DATE

[Signature]

10-1-74



FABRI-TEK INCORPORATED

TITLE

SHEET 02

01/21/75

SIZE

PARTS LIST

CODE

LTR.

STAT.

BOARD ASSY POWER SUPPLY

D

190-1747-CC

CO

-B

F

FIND NO.	DWG SIZE	PART NUMBER	REV. CODE	QUANTITY PER ASSY.	U/M	PART DESCRIPTION	REFERENCE DESIGNATION				P.C.	REL.	
							LINE	A	B	C			D
001	D	130-1974-00	00	1.0	E	P.C. BOARD POWER SUPPLY						FO01	
002	A	022-0299-00	00	4.0	E	DIODE RECTIFIER 3.0A	01	CR1	CR2	CR3	CR4	012	FOC1
003	G	022-0334-00	00	1.0	E	DIODE ZENER, 15V, 1WATT	01	CR9				010	FOC1
004	G	022-0258-00	00	1.0	E	DIODE	01	CR3				011	FO01
005	A	022-0163-00	00	1.0	E	DIODE SI SWITCHING LOGIC	01	CR6				010	FO01
006	A	021-0213-00	00	2.0	E	TRANSISTOR PNP 100V 40CMA	01	Q1	Q4				FO01
007	A	021-0250-00	00	1.0	E	TRANSISTOR PNP, SILICON PWR	01	Q3					FO01
008	A	021-0137-00	00	1.0	E	TRANSISTOR SIMILAR TO 2N3725	01	Q5					FO01
009	A	021-0251-00	00	1.0	E	TRANSISTOR UNI JUNCTION, PRDG.	01	Q6					FO01
010		134-0305-00	00	1.0	E	IC REG. PRECISION VOLT. REG.	01	U1					FO01
011	A	023-0105-00	00	1.0	E	CAP FIXED 15UF 10% 20V	01	C8				076	FO01
012	G	023-0262-00	00	3.0	E	CAP CER 0.01UF+-20% 200V	01	C4	C5	C9		044	FOC1
013	A	023-0461-00	00	2.0	E	CAP DISC 1500 PF 20% 500 VDC	01	C3	C12			044	FO01
014	A	023-0549-00	00	1.0	E	CAPACITOR COMPUT. GDE. 2500C, UF	01	C1					FOC1
015	A	023-0547-00	00	2.0	E	CAPACITOR COMP GDE 5000UF, 10V	01	C6	C7				FO01
016	A	023-0087-00	00	2.0	E	CAP 33 PF	01	C10	C11			044	FO01
017	G	023-0014-00	00	1.0	E	CAP CER 0.1UF+100%-20% 30V	01	C2					FO01
018	G	085-0034-00	00	2.0	E	CABLE TIE NYLON NATURAL 15IN L							F999
019	C	019-0200-00	00	2.0	E	CHUKE 150 UH 12A	01	L1	L2				FOC1
021	G	070-0150-00	00	2.0	E	FUSEHOLDER PHOSPHOR BRONZE CLIP	01	USE	WITH	F1			FO01
022	G	070-0040-00	00	1.0	E	FUSE 15A 250V CERAMIC	01	F1					FOC1
023	A	077-0016-00	00	2.0	E	JUMP WIRE 22GA SCLID COPPER	01	R14	R15				F999
024	C	052-0128-00	00	1.0	E	INDICATOR AMBER CAP 5V 20MA	01	DS1					F999
025	A	026-0136-02	00	1.0	E	POT 200 OHM PC BD MTG	01	R27					FO01
026		103-0392-00	00	1.0	E	RES FIXED 3.9 K 5% 1WCC	01	R2				012	FO01
027	A	103-0821-00	00	1.0	E	RES C 820 OHM 1W 5%	01	R3				012	FOC1
028	A	103-0100-00	00	1.0	E	RES C 10 OHM 1W 5%	01	R11				010	FOC1
029	A	108-0100-00	00	1.0	E	RES C 10 OHM 1/4W 5%	01	R10				010	F999
030	G	108-0270-00	00	4.0	E	RES C 27 OHM 1/4W 5%	01	R5	R7	R13	R23	010	FO01
031	A	108-0101-00	00	2.0	E	RES FIXED 100 OHMS 5% 1/4W CC	01	R12	R25			010	FO01
032	A	108-0151-00	00	2.0	E	RES C 150 OHM 1/4W 5%	01	R8	R9			010	FO01
033	A	108-0102-00	00	2.0	E	RES FIXED 1K 5% 1/4WCC	01	R6	R21			010	FO01
034	A	108-0152-00	00	1.0	E	RES C 1.5 K 1/4W 5%	01	R18				010	FO01
035		108-0752-00	00	1.0	E	RESISTOR 7.5K 1/4W 5%	01	R20				010	FO01
036	A	108-0103-00	00	1.0	E	RESISTOR 10K OHMS 5% 1/4WCC	01	R19				010	FO01
037		108-0123-00	00	1.0	E	RES C 12 K 1/4W 5%	01	R16				010	FO01
038	A	108-0183-00	00	2.0	E	RES C 18 K 1/4W 5%	01	R17	R22			010	FO01
039		108-0474-00	00	1.0	E	RESISTOR .47 MEG 1/4W 5%	01	R24				010	FO01
040		202-5110-00	00	2.0	E	RESISTOR 649 1/4W 1%	01	R26	R28			010	FOC1
041	G	106-0486-00	00	2.0	E	RES WW PWR .05 OHM 1% 5 WATT	01	R1	R4				FO01

DETACHED PARTS LIST

CHECKED

C. Nielsen

DATE

1-22-75

APPROVED

J. Spangberg

DATE

1-22-75



FABRI-TEK INCORPORATED

TITLE

SHEET 03

01/21/75

SIZE

PARTS LIST

CODE

LTR.

STAT.

'BOARD ASSY POWER SUPPLY

D

190-1747-00

00

-8

F

FIND NO.	DWG SIZE	PART NUMBER	REV. CODE	QUANTITY PER ASSY.	U/M	PART DESCRIPTION	REFERENCE DESIGNATION				P.C.	REL.
							LINE	A	B	C		
042	C	024-1666-00	00	1.0	E	CONNECTOR 8 POS SOCKET HSG						FO01
043	A	013-0031-00	00	8.0	E	CONTACT RECEPT., PCB, .052 BD						FO01
044	G	014-0047-00	00	4.0	E	RIVET 3/32X1/4 DV HD AL						FO01
045		016-0521-00	00	.5	F	WIRE 14AWG WHITE						FO01
046	G	007-0164-00	00	1.0	E	SCREW 4-40X5/16						FO01
047	G	010-0017-00	00	1.0	E	NUT HEX 440 NC2-8 SST						FO01
048	G	061-0045-00	00	2.0	E	TERM-CRIMP ON SPR SPADE INS #10						FO01
049	C	138-0020-56	00	REFERENCE	E	SCHEMATIC POWER SUPPLY						FO01
050	A	108-0391-00	00	1.0	E	RES FIXED 390 OHMS 5% 1/4WCC	01	CR5				F999

DETACHED PARTS LIST

CHECKED

C. Nielsen

DATE

1-22-75

APPROVED

J. Spangberg

DATE

1-22-75



FABRI-TEK INCORPORATED

TITLE

SHEET 02

08/29/74

SIZE

QTY

CODE

LTR.

STAT.

BOARD ASSY

AUX BUFFER MATRIX

D

190-1767-00

00

BQ

F

FIND NO.	DWG SIZE	PART NUMBER	REV. CODE	QUANTITY PER ASSY.	U/M	PART DESCRIPTION	REFERENCE DESIGNATION					P.C.	REL.
							LINE	A	B	C	D		
001	J	130-1994-00	00	1.0	E	P.C. BOARD AUX BUFFER MATRIX							F012
002	D	130-1995-00	00	1.0	E	P.C. BOARD AUXBFR MATRIX JUMPER							F012
003	A	134-0350-00	00	2.0	E	IC, TTL DUAL D-TYPE FF	01	C1U1	D1U1				F999
004	A	134-0209-00	00	1.0	E	IC HEX INVERTERS	01	C2U1					F999
005	A	134-0303-00	00	1.0	E	IC TTL QUAD 2 INPUT NOR	01	C3U1					F012
006	A	023-0455-00	00	3.0	E	CAP FIXED 0.01UF 20% 50V	01	C1C1	C2C1	C3C1			F012
007	A	023-0117-00	00	1.0	E	CAP TANT 0.8 MFD 35V 10%	01	C4C1					F012
008	A	106-0471-00	00	1.0	E	RESISTOR 470 OHMS 5% 1/4W CC							F012
009	C	049-0091-01	00	1.0	E	EJECTOR CARD RIGHT SIDE							F012
010	C	011-2194-01	00	1.0	E	BRACKET EJECTOR MTG R SIDE							F012
011	G	007-0140-00	00	2.0	E	SCREW #4X3/8 FH SST							F012
012	G	006-0035-00	00	2.0	E	WASHER 4 FLAT SST							F012
013	G	010-0057-00	00	2.0	E	LOCK-NUT #4-40							F012
014	G	010-0132-00	00	1.0	E	PIN 1/8X3/32 SST							F012
015	A	024-1677-00	00	1.0	E	CONNECTOR 20 POS. RT. ANGLE MT							F012
016	A	060-0090-39	00	.2	F	CABLE MULTICOND 28 GA FLAT							F012
017	C	062-0295-00	00	1.0	E	BLOCK P.C. BOARD MTG							F999
018	G	007-0107-00	00	6.0	E	SCREW #32X1/4 PH SST							F012
019	G	006-0040-00	00	6.0	E	WASHER FLAT #6							F012
020	G	006-0105-00	00	8.0	E	WASHER #6 FLAT NYLON							F012

MICROFILMED

DETACHED PARTS LIST

CHECKED

DATE

APPROVED

DATE

9-3-74



FABRI-TEK INCORPORATED

TITLE

SHEET

J2

01/23/75

SIZE

PARTS LIST

CODE

LTR.

STAT.

ASSY POWER SUPPLY MODEL 1744

.0

201-0124-00

C

-E

F

FIND NO.	DWG SIZE	PART NUMBER	REV. CODE	QUANTITY PER ASSY.	U/M	PART DESCRIPTION	REFERENCE DESIGNATION				P.C.	REL.
							LINE	A	B	C		
001	D	196-1747-00	00	1.0	E	BOARD ASSY POWER SUPPLY						F000
002	D	048-0030-00	00	1.0	E	HEATSINK POWER SUPPLY						F000
003	A	021-0216-00	00	1.0	E	TRANSISTOR NPN 60VOLT 12AMP						F000
004	A	022-0333-00	00	1.0	E	DIODE RECT 20A, 200V, FAST RECOV.						F000
005	A	030-0019-00	00	1.0	E	SCR 50Y, 25 AMP, SILICON						F000
006		007-1065-00	00	2.0	E	SCREW 440X7/16 PH BRS						F999
007	G	006-0043-00	00	4.0	E	WASHER 4 LOCK EXT TOOTH STL						F000
008	G	010-0017-00	00	2.0	E	NUT HEX 440 NC2-3 SST						F000
009	D	033-0245-00	00	1.0	E	HOUSING POWER SUPPLY						F000
010	G	007-0115-00	00	2.0	E	SCREW 440X3/8 PH SST						F000
011	G	007-0141-00	00	2.0	E	SCREW 440X5/16 FH SST						F000
012	C	042-0741-00	00	1.0	E	COVER POWER SUPPLY						F000
013		016-0631-00	00	.5	F	WIRE 16 GA WHITE TEFLON						F000
014	B	062-0306-00	00	1.0	E	BLOCK DIODE MTS						F999
015		009-0401-00	00	4.0	E	SPACER R03/3X.125 1/4H NYL						F999
016	A	129-0005-00	00	REFERENCE	E	ADHESIVES SILICONE HEAT SINK						F999
017	C	130-0020-50	00	REFERENCE	E	SCHEMATIC POWER SUPPLY						F999
018	A	017-0197-03	00	1.0	E	NAME PLATE PREFERRED						F999
019	G	007-0159-00	00	3.0	E	SCREW 1032X1/2 FH SST						F999
020	G	006-0011-00	00	3.0	E	WASHER 10 INT TOOTH STL						F999
021		032-0420-00	00	1.0	E	INSULATOR TRANSISTOR, TJ-3						F999

DETACHED PARTS LIST

CHECKED

DATE

APPROVED

DATE

**SECTION VI
REFERENCE DOCUMENTS**

INDEX

CHARTS

DRAWING NO.	TITLE	PAGES
082-2996-00	Interface Connector Chart, BMC	1 thru 7
082-2997-00	Interface Connector Chart, BMM	1 thru 7
082-3015-00	Interface Connector Chart, ABMC	1 thru 3

LOGICS

139-0004-17	Logic, Memory Buffer	1 thru 3
-------------	----------------------	----------

SCHEMATICS

138-0019-62	Buffer Matrix Controller	1 thru 15
138-0019-63	Buffer Memory Matrix	1 thru 9
138-0020-56	Power Supply	1 thru 3
138-0020-69	Auxiliary Buffer Matrix Controller	1 thru 3

SYM	DESCRIPTION	DATE	APPR
00A	EC 20629 REL MANDATORY	8-8-74	<i>[Signature]</i>

SHEET	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108
REVISION																											
SHEET	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81
REVISION																											
SHEET	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54
REVISION																											
SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27
REVISION	A	A	A	A	A	A	A																				

R E V I S I O N I N D E X

PREPARED	 FABRI-TEK
CHECKED	
APPROVED <i>Ronald N. Monroe</i>	TITLE
DATE <i>26 June 74</i>	BUFFER MATRIX CONTROL CONNECTOR CHART
SHEET 1 OF 7	PART NUMBER
USED ON PDP 11/45	082-2996-00

SYM	DESCRIPTION	DATE	APPR
00A	EC 20703 REL MAND.	8-16-74	<i>R. Monroe</i>

SHEET	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108
REVISION																											
SHEET	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81
REVISION																											
SHEET	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54
REVISION																											
SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27
REVISION	A	A	A	A	A	A	A																				

R E V I S I O N I N D E X

PREPARED	 FABRI-TEK		
CHECKED			
APPROVED <i>Ronald N. Monroe</i>	TITLE (BMM)		
DATE <i>26 June 74</i>	BUFFER MEMORY MATRIX CONNECTOR CHART <table border="1" style="float: right; margin-left: 20px;"> <tr> <td>PART NUMBER</td> </tr> <tr> <td>082-2997-00</td> </tr> </table>	PART NUMBER	082-2997-00
PART NUMBER			
082-2997-00			
SHEET 1 OF 7	USED ON 190-1666-00		

PIN	I/O	FROM	TO	SIGNAL	TITLE	H/L	PIN	SIGNAL TITLE
A1	O	BMM	BMC	BMM	MEM SA 14	H		
A2	I	PS			+5V			
B1	O	BMM	BMC	BMM	MEM SA 02	H		
B2	O	BMM	BMC	BMM	MEM SA 03	H		
C1								
C2	I	PS			GND			
D1	O	BMM	BMC	BMM	MEM SA 04	H		
D2								
E1	O	BMM	BMC	BMM	MEM SA 15	H		
E2								
F1	O	BMM	BMC	BMM	MEM SA 17	H		
F2	O	BMM	BMC	BMM	MEM SA 01	H		
H1								
H2	O	BMM	BMC	BMM	MEM SA 00	H		
J1	O	BMM	BMC	BMM	MEM SA 12	H		
J2	O	BMM	BMC	BMM	MEM SA 16	H		
K1	O	BMM	BMC	BMM	MEM SA 07	H		
K2	O	BMM	BMC	BMM	MEM SA 11	H		
L1	O	BMM	BMC	BMM	MEM SA 10	H		
L2	O	BMM	BMC	BMM	MEM SA 06	H		
M1	O	BMM	BMC	BMM	MEM SA 05	H		
M2	O	BMM	BMC	BMM	MEM SA 09	H		
N1	O	BMM	BMC	BMM	MEM SA 08	H		
N2	I	PS			GND			
P1								
P2								
R1								
R2								
S1								
S2								
T1	I	PS			GND			
T2								
U1								
U2								
V1	I	PS			+5V			
V2								

MATES WITH

CONNECTOR F SHEET 7 OF 7 MODEL NUMBER 190-1666-00

DRAWN

(BMM)



FABRI-TEK

CHECKED

TITLE

BUFFER MEMORY MATRIX

PART NUMBER

REV.

APPROVED

CONNECTOR CHART

082-2997-00

00
A

PRODUCT

DATE

SYM	DESCRIPTION	DATE	APPR

SHEET	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108
REVISION																											
SHEET	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81
REVISION																											
SHEET	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54
REVISION																											
SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27
REVISION																											

R E V I S I O N I N D E X


PREPARED
CHECKED <i>R. N. Monroe</i>
APPROVED <i>R. N. Monroe</i>
DATE 26 Sep 74
SHEET 1 OF 3

 FABRI-TEK	
TITLE	
AUXILIARY BUFFER MATRIX CONTROLLER CONNECTOR CHART	PART NUMBER 082-3015-00

USED ON
190-1767-00

BUFFER MATRIX
CONTROLLER

BUFFER MEMORY
MATRIX



FAST BUS SIGNALS

NOTES:

1 REGISTERED TRADEMARKS OF DIGITAL EQUIPMENT CORP.

A

A

B

B

C

C

D

D

E


E

F




F

UNIBUS
DATA

UNIBUS
SIGNALS



AUXILIARY
BMC



NOTES:
 1 REGISTERED TRADEMARKS OF
 DIGITAL EQUIPMENT CORP.

NOTES: APPLICABLE THROUGHOUT THIS SCHEMATIC.

1 UNLESS OTHERWISE STATED.

A RESISTANCE VALUES ARE IN OHMS RESISTORS ARE 5% TOLERANCE, 1/4 WATT.


B. CAPACITANCE VALUES ARE IN MICROFARADS


2 JEDEC OR MANUFACTURER'S PART NUMBERS ARE FOR REFERENCE ONLY FOR EXPLICIT DESCRIPTION OF THE DEVICE CHARACTERISTICS, REFER TO THE FABRI-TEK SPECIFICATION FOR THE FABRI-TEK PART NUMBER.


REVISION STATUS OF SHEETS																						
	OOA	/	/	OOA	/	OOA	/	/	/	/	OOA	/	/	/								
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22


	DATE
DRAWN CARL T. CZAR	7-2-74
CHECKED <i>[Signature]</i>	7-8-74
APPROVED <i>[Signature]</i>	10 SEP 74


	TITLE	SCHEMATIC, BUFFER MATRIX CONTROLLER			
	DWG NO	C	138-0019-62	TYPE	
	VERS	190-1665-00	PAGE	1 OF 15	













NOTE: PIN 15 (STROBE INPUT) TO EACH S258 IS GROUNDED.





NOTE: PIN 15 (STROBE INPUT) TO EACH S258 IS GROUNDED.


E.C.
HIST.





NOTE: PIN 15 (STROBE INPUT) TO EACH S258 IS GROUNDED.


















5F ▲ BMC SELECT EVEN H
5F ▲ BMC SELECT ODD H








NOTE:
 JUMPER F9JI IS PUT IN FOR NORMAL INSTALLATION OF BMM IN SLOT ADJACENT TO BMC.
 IF BMM IS INSTALLED TWO SLOTS AWAY FROM BMC, USE JUMPER E9JI INSTEAD.














COMMENT SHEET

Manual Title: _____

Publication Number: _____ Title Page Revision Letter: _____

From: Name _____

Business Address _____

FABRI-TEK welcomes your comments and evaluation of this publication. Use this postage paid mailer to record errors, to note deficient areas, and to make general comments. Reference specific subjects and page numbers whenever possible.