



GenRad
futuredata

GenRad Corp.
futuredata

HARDWARE REFERENCE MANUAL

MICROCOMPUTER
SYSTEMS

GenRad Corp.
futuredata

HARDWARE REFERENCE MANUAL

GenRad Corp.
futuredata

5730 Buckingham Parkway
Culver City, CA 90230

Copyright 1979

TABLE OF CONTENTS

Section

1.	Introduction	1-1
2.	System Bus	2-1
3.	CRT Manuals	3-1
	MOTOROLA	3-2
	CHUOMUSEN	3-21
4.	System Schematics	4-1
	8080 CPU Schematic	4-1
	CPU Layout	4-2
	Emulator Schematic	4-3
	Emulator Layout	4-4
	Probe Schematic	4-5
	Probe Layout	4-6
	6800 CPU Schematic	4-7
	CPU Layout	4-8
	Emulator Schematic	4-9
	Emulator Layout	4-10
	Probe Schematic	4-11
	Probe Layout	4-12
	Z-80 CPU Schematic	4-13
	CPU Layout	4-14
	Emulator Schematic	4-15
	Emulator Layout	4-16
	Probe Schematic	4-17
	Probe Layout	4-18

TABLE OF CONTENTS

Section

4.	8085 CPU Schematic	4-19
	CPU Layout	4-20
	Emulator Schematic	4-21
	Emulator Layout	4-22
	Probe Schematic	4-23
	Probe Layout	4-24
	6802 CPU Schematic	4-25
	CPU Layout	4-26
	Emulator Schematic	4-27
	Emulator Layout	4-28
	Probe Schematic	4-29
	Probe Layout	4-30
System	Keyboard	4-31
	Logic Analyzer A Schematic	4-32
	Logic Analyzer A Layout	4-33
	Logic Analyzer B Schematic	4-34
	Logic Analyzer B Layout	4-35
	Logic Analyzer C Schematic	4-36
	Logic Analyzer C Layout	4-37
	Logic Analyzer Interface Schematic	4-38
	Logic Analyzer Interface Layout	4-39
	I/O Interface Schematic	4-40
	I/O Interface Layout	4-41
	80 Character CRT Schematic	4-42
	80 Character CRT Layout	4-43

TABLE OF CONTENTS (Concluded)

Section

4.	System	Debug/PROM Programmer Schematic	4-44
		Debug/PROM Programmer Layout	4-45
		PROM Prog. 2704/2708 Schematic	4-46
		PROM Prog. 2708-4 Layout	4-47
		PROM Prog. 2716 Schematic	4-48
		16K Static Memory Schematic	4-49
		16K Static Memory Layout	4-50
		64K Dynamic Memory Schematic	4-51
		64K Dynamic Memory Layout	4-52
		4 Port I/O Schematic	4-53
		4 Port I/O Layout	4-54
		AMDS Power Supply Schematic	4-55
		AMDS Chassis Wiring (110V) Schematic . .	4-56
		AMDS Chassis Wiring (220V) Schematic . .	4-57
		AMDS Mother Board Schematic	4-58
		AMDS Mother Board Layout	4-59
	Cables	CRT to LED/Monitor	4-60
		CRT to Keyboard	4-61
		Centronix Printer	4-62
		Disk I/O	4-63
		Printer Interface	4-64
		Serial I/O PORT 1	4-65
		Serial I/O PORT 2	4-66

Section 1
Introduction

1.0 Introduction

This manual contains reference material for the AMDS-FD and AMDS-AFD Development System Hardware. An equivalent manual "Programming the AMDS", is available for the System Software.

Section 2

System Bus

2.0 GenRad/futuredata System Bus

All communication between system modules takes place through the system bus. This bus is wired in parallel to all of the card edge connectors. The edge connector pins, therefore, have the same signal at all card slots. This feature allows any system module to plug into any card slot, which provides flexibility and eliminates the possibility of error in installing cards. The three power supplies, +5, +12 and -12, are distributed in parallel to all edge connectors.

The signal lines of the bus can be divided into four categories: (1) address lines, (2) data lines, (3) data control lines, and (4) system status and control lines.

2.1 Address Lines

The system bus contains 24 address lines. For 8 bit processors, such as the 8080, only the lower 16 lines are used.

2.2 Data Lines

The system provides for a data bus up to 16 bits wide. These lines are bidirectional and accommodate data going to and coming from the CPU. For 8 bit processors the low order 8 lines of this bus are used.

2.3 Data Control Lines

The data control lines provide information about the signals on the address and data buses, and give timing information which indicates when the other signals are valid.

In particular, the control lines, MEM' and IO' indicate whether the address lines contain a memory address, or I/O device address. R/W' indicates a read (input) or write (output) cycle. Read and write strobes synchronize transfers on the data bus. The read strobe line (RD') indicates when the data from the memory or an input device should be enabled on the data bus. The write strobe line (WR') indicates when valid data is available on the data bus for the memory or an output device. A ready line (RDY), and delay lines (MEMD1', MEMD2') are provided to synchronize the CPU to slower memory. These lines delay the CPU for accessing 1.0 and 1.5 us memories respectively.

System Bus

2.4 System Control and Status Lines

System restart and interrupt are controlled by the reset request line (RESRQ') the bootstrap request line (BOOTRQ') are the eight interrupt lines (INTRQ0' to INTRQ7'). The reset causes a master reset of the CPU and sends out a system reset signal (RES') which is used to clear logic on other modules. The bootstrap line also causes a system reset and then invokes the bootstrap loader.

Each of the interrupt lines cause a vectored interrupt, when the CPU'S interrupt system is enabled. The eight interrupt lines are priority encoded with line 0 having the highest priority and 7 having the lowest. The interrupt lines cause vectoring to the respective eight restart instruction (RST) addresses.

Direct memory access is controlled by the DMARQ' line. When the CPU suspends execution and relinquishes the address, data, and data control lines, the DMAEN' signal provides acknowledgement.

Two status lines, one for interrupts enabled (INTE) and one for halt (HLT') are provided. These lines are used for the operator status displays.

2.5 Bus Signal Description

A summary of the function of each bus signal follows. In this summary, inverted signals denoted by a prime ('') are normally at a high logic level, and are taken to a low logic level when active. True signals are normally in the low logic state, and are active when high.

ADDR0-ADDR23	23 Bit Address Bus. ADDR0 is the low order bit.
DATA0-DATA15	16 Bit Bidirectional Data Bus. All 8 bit versions of the system use only the low order 8 bits (DATA0-DATA7). DATA0 is the lower order bit.
SEL0'-SEL7'	Bank Select. The high-order three address bits (ADDR13, 14 and 15) are decoded into 8 select lines to simplify decoding of memory and I/O addresses.
BOOTSEL'	Bootstrap Select. Selects the bootstrap PROM.
MEM'	Memory Cycle. Address, data, and data control lines are valid for a memory cycle during MEM'.

System Control and Status Lines

System Bus

IO'	Input/Output Cycle. Address, data and data control lines are valid for an Input/Output cycle during IO'.
R/W'	Read/Not Write. Read or input cycle when high. Write or output cycle when low.
DEN'	Data Enable. Data is transferred on the data bus during DEN'. DEN' is the "OR" combination of RD' and WR'.
RD'	Read Enable. Data is received by the CPU during RD'. Memory and input devices are enabled to drive the data bus during RD'.
WR'	Write Enable. Data is transmitted by the CPU during WR'. Memory and output devices accept data from the data bus during WR'.
INTE	Interrupt Enable Status. Indicates that CPU interrupts are enabled.
INTRQ0'-INTRQ7'	Interrupt Requests. Priority encoded interrupt request lines. INTRQ0' has the highest priority and vectors the program to location 0000. INTRQ7' has the lowest priority and vectors the program to 0038.
DMARQ'	Direct Memory Access Request.
DMAEN'	Direct Memory Access Acknowledgement.
DMAD151'	Disable Direct Memory Access. Shuts down the CRT refresh. Memory refresh is user's responsibility.
RDY	Ready. CPU runs without delay when RDY line is high.
HLT'	Halt Status. Indicates that the processor is in the halt state.
MEMD1'	Memory Delay 1. Generates a 1 us delay for slower memory. Delay can be enabled during entire MEM' cycle.

System Control and Status Lines

System Bus

MEMD2'	Memory Delay 2. Generates a 1.5 us delay for slower memory. Delay can be enabled during entire MEM' cycle.
RESRQ'	System Reset Request. Master reset is generated, synchronized to memory access so that memory cycles are not affected.
BOOTREQ'	Bootstrap Request. Activates bootstrap ROM after LOAD.
RES'	System Reset. System reset is generated in response to RESRQ' or BOOTREQ'. It is used to initialize system status registers and flags.
CLK	System Clock. The system clock is 1, 2 or 4 MHz depending on processor.

NOTES:

1. The following lines are tri-state, have resistor pullups, and are in the high-impedance state during DMAEN':

ADDR0-ADDR23
DATA0-DATA7
MEM'
IO'
R/W'
DEN'
RD'
WR'

2. The following lines are open collector and have resistor pullups so that they can be wire OR-ed :

INTRQ0'-INTRQ7'
DMARQ'
RDY

System Control and Status Lines

System Bus

3. The following lines are standard TTL :

SEL0'-SEL7'
BOOTSEL'
INTE
DMAEN'
HLT'
RES'
CLK

Table 2.0 GenRad/futuredata Bus Pin Assignments

PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	GND	34	BOOTSEL'	68	DMARQ'
2	GND	35	MEM'	69	DMAEN'
3	+5v	36	IO'	70	DMADI51'
4	+5v	37	R/W'	71	WR
5	+12v	38	M1'	72	RDY
6	+12v	39	WAIT(8080 ONLY)	73	MEMD1' (8080 ONLY)
7	-12v	40	DATA0	74	MEMD2' (8080 ONLY)
8	-12v	41	DATA1	75	-
9	HLT'	42	DATA2	76	DBIN (8080 ONLY)
10	ADDR0	43	DATA3	77	SYNC (8080 ONLY)
11	ADDR1	44	DATA4	78	CRTRQ'
12	ADDR2	45	DATA5	79	CRTEN'
13	ADDR3	46	DATA6	80	-
14	ADDR4	47	DATA7	81	ADDR16
15	ADDR5	48	DATA8	82	ADDR17
16	ADDR6	49	DATA9	83	ADDR18
17	ADDR7	50	DATA10	84	ADDR19
18	ADDR8	51	DATA11	85	ADDR20
19	ADDR9	52	DATA12	86	ADDR21
20	ADDR10	53	DATA13	87	ADDR22
21	ADDR11	54	DATA14	88	ADDR23
22	ADDR12	55	DATA15	89	MEM H'
23	ADDR13	56	DEN'	90	-
24	ADDR14	57	RD'	91	RESRQ'
25	ADDR15	58	WR'	92	BOOTRQ'
26	SEL0'	59	INTE	93	RES'
27	SEL1'	60	INTRQ0'	94	CLK
28	SEL2'	61	INTRQ1'	95	-
29	SEL3'	62	INTRQ2'	96	HLDA' (8080), \$2 (6800 ONLY)
30	SEL4'	63	INTRQ3'	97	+5v
31	SEL5'	64	INTRQ4'	98	+5v
32	SEL6'	65	INTRQ5'	99	GND
33	SEL7'	66	INTRQ6'	100	GND
		67	INTRQ7'		


Section 3

CRT Display Units

3.0 Introduction

Two CRT display units are currently being used inter-changeably in the Advanced Microprocessor Development Systems. Each CRT unit has a nameplate which will indicate which manufacturer produced it.

The manuals supplied by the manufacturers are reproduced in this section:



MOTOROLA

TABLE OF CONTENTS

SAFETY WARNING	2
SPECIFICATIONS	3
GENERAL INFORMATION	4
SERVICE NOTES	4
BLOCK DIAGRAM	6
THEORY OF OPERATION	6
VERTICAL/VIDEO CIRCUIT CARD (COMPONENT VIEW)	13
POWER SUPPLY CIRCUIT CARD (COMPONENT VIEW)	13
VERTICAL/VIDEO CIRCUIT CARD (SOLDER VIEW)	14
POWER SUPPLY CIRCUIT CARD (SOLDER VIEW)	14
HORIZONTAL CIRCUIT CARD (COMPONENT VIEW)	15
REAR CHASSIS VIEW	15
SCHEMATIC DIAGRAM	16
HORIZONTAL CIRCUIT CARD (SOLDER VIEW)	17
REPLACEMENT PARTS LIST	17


SERVICE MANUAL VP27

MODELS*

M3000-140, 240, 340
M3003-140, 240, 340
M4000-140, 240, 440
M4003-140, 240, 440

* INCLUDES

StepScan
" MOTOROLA



FAEPC-00169

Model M3000/M3003 (12" - CRT)

Model M4000/M4003 (15" - CRT)

CAUTION

NO WORK SHOULD BE ATTEMPTED ON ANY EXPOSED
MONITOR CHASSIS BY ANYONE NOT FAMILIAR WITH
SERVICING PROCEDURES AND PRECAUTIONS.



MOTOROLA INC.

Data Products

CAROL STREAM, ILLINOIS 60187

PART NO. 68P25253A57

PRINTED IN U.S.A.

PRICE \$2.00

© MOTOROLA, INC. 1978

SAFETY WARNING

CAUTION: NO WORK SHOULD BE ATTEMPTED ON AN EXPOSED MONITOR CHASSIS BY ANYONE NOT FAMILIAR WITH SERVICING PROCEDURES AND PRECAUTIONS.

1. SAFETY PROCEDURES should be developed by habit so that when the technician is rushed with repair work, he automatically takes precautions.

2. A GOOD PRACTICE, when working on any unit, is to first ground the chassis and to use only one hand when testing circuitry. This will avoid the possibility of carelessly putting one hand on chassis or ground and the other on an electrical connection which could cause a severe electrical shock.

3. Extreme care should be used in HANDLING THE PICTURE TUBE as rough handling may cause it to implode due to atmospheric pressure (14.7 lbs. per sq. in.). Do not nick or scratch glass or subject it to any undue pressure in removal or installation. When handling, safety goggles and heavy gloves should be worn for protection. Discharge picture tube by shorting the anode connection to chassis ground (not cabinet or other mounting parts). When discharging, go from ground to anode or use a well insulated piece of wire. When servicing or repairing the monitor, if the cathode ray tube is replaced by a type of tube other than that specified under the Motorola Part Number as original equipment in this Service Manual, then avoid prolonged exposure at close range to unshielded areas of the cathode ray tube. Possible danger of personal injury from unnecessary exposure to X-ray radiation may result.


4. An ISOLATION TRANSFORMER should always be used during the servicing of a unit whose chassis is connected to one side of the power line. Use a transformer of adequate power rating as this protects the serviceman from accidents resulting in personal injury from electrical shocks. It will also protect the chassis and its components from being damaged by accidental shorts of the circuitry that may be inadvertently introduced during the service operation.

5. Always REPLACE PROTECTIVE DEVICES, such as fishpaper, isolation resistors and capacitors and shields after working on the unit.

6. If the HIGH VOLTAGE is adjustable, it should always be ADJUSTED to the level recommended by the manufacturer. If the voltage is increased above the normal setting, exposure to unnecessary X-ray radiation could result. High voltage can accurately be measured with a high voltage meter connected from the anode lead to chassis.

7. BEFORE RETURNING A SERVICED UNIT, the service technician must thoroughly test the unit to be certain that it is completely safe to operate without danger of electrical shock. DO NOT USE A LINE ISOLATION TRANSFORMER WHEN MAKING THIS TEST.

In addition to practicing the basic and fundamental electrical safety rules, the following test, which is related to the minimum safety requirements of the Underwriters Laboratories should be performed by the service technician before any unit which has been serviced is returned.



Voltmeter Hook-up for Safety Check

A 1000 ohm per volt AC voltmeter is prepared by shunting it with a 1500 ohm, 10 watt resistor. The safety test is made by contacting one meter probe to any portion of the unit exposed to the operator such as the cabinet trim, hardware, controls, knobs, etc., while the other probe is held in contact with a good "earth" ground such as a cold water pipe.

The AC voltage indicated by the meter may not exceed 7½ volts. A reading exceeding 7½ volts indicates that a potentially dangerous leakage path exists between the exposed portion of the unit and "earth" ground. Such a unit represents a potentially serious shock hazard to the operator.

The above test should be repeated with the power plug reversed, when applicable.

NEVER RETURN A MONITOR which does not pass the safety test until the fault has been located and corrected.

ELECTRICAL SPECIFICATIONS *

	MODEL M3000/M3003	MODEL M4000/M4003
PICTURE TUBE:	12" measured diagonally (305 mm); 74 sq. in. viewing area (477 sq. cm); 110° deflection angle; integral implosion protection; M3000/3003-140: P4 phosphor <u>without</u> anti-reflective faceplate M3000/3003-240: P4 phosphor <u>with</u> anti-reflective faceplate M3000/3003-340: P31 phosphor <u>without</u> anti-reflective faceplate	15" measured diagonally (381 mm); 100 sq. in. viewing area (645 sq. cm); 110° deflection angle; integral implosion protection; M4000/4003-140: P4 phosphor <u>without</u> anti-reflective faceplate M4000/4003-240: P4 phosphor <u>with</u> anti-reflective faceplate M4000/4003-440: P31 phosphor <u>with</u> anti-reflective faceplate
POWER INPUT:	115/230V AC, 60 watts (nominal), or 70V DC	
FUSES:	0.8 Amp Slo-Blo	0.8 Amp Slo-Blo
LOW VOLTAGE POWER SUPPLY:	Electronically regulated over AC inputs from 107V to 135V, or 214V to 270V	
INPUT SIGNALS:	TTL SEPARATE HORIZONTAL, VERTICAL, VIDEO:	2.5V to 5.0V P-P, video drive, sync positive at input (input impedance: 75 ohms to 250 ohms video termination, > 2K ohms vertical and horizontal)
PULSE RISE TIME (TYPICAL):	30V rise in less than 20 nSec	
RESOLUTION (TYPICAL):	800 lines center, 600 lines corners	
VIDEO RESPONSE (TYPICAL):	Within -3 dB, 10 Hz to 22 MHz	
LINEARITY:	Within 2% as measured with standard EIA ball chart and dot pattern	
HIGH VOLTAGE:	14kV nominal at 20 uAmp beam current	17kV nominal at 20 uAmp beam current
HORIZONTAL RETRACE TIME:	11.0 uSec maximum at 15.72 kHz – M3000/M4000 Models 11.0 uSec maximum at 18.72 kHz – M3003/M4003 Models	
SCANNING FREQUENCY:	Horizontal: 15.72 kHz ± 500 Hz; Vertical: 50/60 Hz – M3000/M4000 Models Horizontal: 18.72 kHz ± 500 Hz; Vertical: 50/60 Hz – M3003/M4003 Models	
ENVIRONMENT:	Operating temperature: 0°C to 50°C Storage temperature: -40°C to +65°C Operating altitude: 10,000 feet maximum (3048 meters) Designed to comply with applicable DHEW rules on X-Radiation Designed to enable listing under UL Specification 478	
TYPICAL DIMENSIONS:	9.12" H, 11.40" W, 8.84" D (232 x 290 x 225 mm)	10.94" H, 12.84" W, 10.22" D (278 x 326 x 260 mm)

* Specifications and descriptions subject to change without notice.

GENERAL INFORMATION

The monitors described herein are fully transistorized (except CRT) and applicable for displaying alphanumeric characters. The M3000/M3003 series monitors use a 12-inch CRT and the M4000/M4003 series monitors use a 15-inch CRT. All monitors utilize a non-composite video signal with separate TTL horizontal and vertical sync pulses. (See Schematic diagram.)

The CRT's employed are of the magnetic deflection type with integral implosion protection. An operating voltage of +70 volts DC is required from the regulated power supply for both models. A universal power transformer permits operating the monitor from either 115 or 230 volts AC, 50/60 Hz.

Input and output connections for the monitor are made through a 10-pin edge or header connector on the vertical/video circuit card. Inputs consist of video, horizontal/vertical sync, and signal ground. One additional input, TTL level StepScan, is also connected to the monitor via the 10-pin edge connector. Output connections are provided for an optional remote brightness control.

Circuitry consists of two stages for video amplification, five stages for vertical sync and deflection processing, five stages for horizontal sync and deflection processing, and a regulated +70 volt power supply. Both models also have dynamic focusing and StepScan amplifier. (See Schematic diagram.)

Three etched circuit cards are utilized, containing the vertical/video circuit, horizontal circuit, and power supply circuit. An optional low voltage logic power supply is available when a remote power source is required for logic interface circuitry. Components are mounted on the top of the circuit cards and plating copper foil on the bottom. Schematic reference numbers are printed on the top and bottom of each circuit card to aid in the location and identification of components for servicing. All standard operating/adjustment controls are mounted in a convenient manner on the three circuit cards. Refer to Motorola Service Manual VP20, Part No. 68P25253A40 for complete service information on the low voltage logic power supplies.

SERVICE NOTES

CIRCUIT TRACING

Component reference numbers are printed on the top and bottom of the three circuit cards to facilitate circuit tracing. In addition, control names and circuit card terminal numbers are also shown and referenced on the schematic diagram in this manual.

Transistor elements are identified as follows:

E - emitter, B - base, and C - collector.

COMPONENT REMOVAL

Removing components from an etched circuit card is facilitated by the fact that the circuitry (copper foil) appears on one side of the circuit card only and the component leads are inserted straight through the holes and are not bent or crimped.

It is recommended that a solder extracting gun be used to aid in component removal. An iron with a temperature controlled heating element would be desirable since it would reduce the possibility of damaging the circuit card foil due to over-heating.

The nozzle of the solder extracting gun is inserted directly over the component lead and when sufficiently heated, the solder is drawn away leaving the lead free from the copper foil. This method is particularly suitable in removing multi-terminal components.

When replacing "plug-in" transistors, please observe the following precautions:

1. The transistor sockets are not "captive", which means that the transistor mounting screws also secure the socket. When installing the transistor, the socket must be held in its proper position.
2. When replacing a plug-in transistor, silicone grease (Motorola Part No. 11M490487) should be applied evenly to the top of the heat sink and bottom of the transistor. In addition, be sure a mica insulator is positioned properly between the transistor and heat sink.
3. The transistor mounting screws must be tight before applying power to the monitor. This insures proper cooling and electrical connections. NON-COMPLIANCE WITH THESE INSTRUCTIONS CAN RESULT IN FAILURE OF THE TRANSISTOR AND/OR ITS RELATED COMPONENTS.

NOTE

Use caution when tightening transistor mounting screws. If the screw threads are stripped by excessive pressure, a poor electrical and mechanical connection will result.

CRT REPLACEMENT

Use extreme care in handling the CRT as rough handling may cause it to implode due to high vacuum pressure. Do not nick or scratch glass or subject it to any undue pressure in removal or installation. Use goggles and heavy gloves for protection. In addition, be sure to disconnect the monitor from all external voltage sources.

1. Discharge CRT by shorting 2nd anode to ground; then remove the CRT socket, deflection yoke and 2nd anode lead.

2. Remove CRT from the front of the chassis by loosening and removing four screws; one in each corner of the CRT.

REGULATOR ADJUSTMENT

NOTE

Misadjustment of the low voltage regulator, or the horizontal oscillator may result in damage to the horizontal output transistor or pulse limiter diode. The following procedure is recommended to insure reliable operation.

1. Connect the monitor to an AC line supply; then adjust supply to 120 volts (240 volts in some applications).
2. Apply test signal to proper input. Signal should be of same amplitude and sync rate as when monitor is in service.
3. Adjust HOR. SET coil L50 (on the horizontal circuit card) until display is stable.
4. Connect a DC digital voltmeter or equivalent precision voltmeter to the emitter of the regulator output transistor, Q150 (or any +70 volt test point on the power supply circuit card).
5. Adjust the 70V ADJUST control, R158, on the power supply circuit card for an output of +70 volts. DO NOT rotate the control through its entire range; damage to the monitor may result.
6. When adjustment is complete, the AC line supply can be varied between 105 and 130 volts AC to check for proper regulator operation. With the regulator operating properly, changes in display size should be negligible.

HORIZONTAL HOLD/OSCILLATOR ADJUSTMENT

Adjust the core of HOR. SET coil L50 until the horizontal blanking lines are vertical, or the CRT display is stable (synced).

DYNAMIC FOCUS ADJUSTMENT

The DYNAMIC FOCUS coil is factory set and should not normally require further adjustment. However, if it becomes necessary, use Procedure No. 1 for touching up the overall focus. Procedure No. 2 is provided if the CRT (V1) and/or DYNAMIC FOCUS coil (L52) is replaced in the field.

PROCEDURE NO. 1

1. Adjust FOCUS control R70 (on horizontal circuit card) for best focus in the center of the CRT.

2. Adjust DYNAMIC FOCUS coil L52 for best edge focus.

3. Alternate between adjusting R70 and L52 until overall CRT focus is optimized.

PROCEDURE NO. 2

1. Connect an oscilloscope (DC coupled) between the junction of R71 and C63 (on horizontal circuit card) and signal ground.

CAUTION

High voltage is present.

2. Adjust the oscilloscope controls until one cycle of the horizontal rate sinewave appears as shown in Figure 1.
3. Adjust the DYNAMIC FOCUS coil, L52 for a minimum sinewave amplitude of not more than 125 volts P-P.

NOTE

Be sure that the one cycle appearing on the oscilloscope is not a harmonic of the horizontal rate sinewave. This may occur if the DYNAMIC FOCUS coil, L52, is misadjusted to the extent that L52 will produce the second harmonic. The coil must be adjusted to produce the minimum amplitude of the fundamental frequency only. Confirm the preceding by momentarily connecting the oscilloscope across the primary of T50. Only one cycle or pulse should appear.

4. Observe the center of the CRT display and adjust the FOCUS control, R70, for optimum focus; then record the DC voltage (represented as amplitude "A" in Figure 1) between the DC 0 volt reference and the negative peak of the sinewave.
5. Observe the edges of the CRT display and adjust the FOCUS control, R70, for optimum focus; then record the DC voltage (represented as amplitude "B" in Figure 1) between the DC 0 volt reference and the positive peak of the sinewave.

6. Subtract the negative peak voltage from the positive peak voltage. The difference becomes the voltage value to which the DYNAMIC FOCUS coil, L52, must be adjusted.
7. While observing the sinewave, adjust the DYNAMIC FOCUS coil, L52, until amplitude "C" (see Figure 1) equals the difference voltage value determined in step 6.
8. While observing the oscilloscope, readjust the FOCUS control, R70, until the negative peak of the sinewave is positioned above the DC 0 volt reference line equal to the voltage value recorded in step 4.

Amplitude "A" – Represents adjusting FOCUS control, R70, for best CRT center FOCUS.

Amplitude "B" – Represents adjusting FOCUS control, R70, for best CRT edge FOCUS.

Amplitude "C" – Represents adjusting DYNAMIC FOCUS coil, L52, for final P-P setting that is equal to difference between amplitude "A" and "B".

NOTE: After amplitude "C" is adjusted, amplitude "A" must be reset to the original voltage value that provided best CRT center FOCUS.





Figure 1. Adjusting Dynamic Focus with an Oscilloscope



Block Diagram

THEORY OF OPERATION

POWER SUPPLY

(Refer to Figure 2.)

The power supply is a transformer operated, full wave, regulated series pass circuit that maintains a constant output voltage with line input variations of $\pm 12.5\%$. Depending on how connector S2 is wired, operation from 115 or

230 volts, 50/60 Hz is possible. Integrated circuit IC150 is the reference amplifier, transistor Q152 is a regulator buffer, transistor Q151 is the regulated output driver, and Q150 is the series pass transistor.

The output voltage, +70V, appears at the emitter of Q150. This voltage is divided between R157, R158 and R159. The voltage appearing on the arm of potentiometer R158 (70V ADJ. control) is the reference input to the non-inverting input of reference amplifier IC150.




Figure 2. Power Supply Circuit

A temperature compensated zener diode, D154, establishes a fixed reference voltage at the inverting input to IC150. Resistor R156 provides a bias current for D154, which establishes its operating point. Capacitor C153 is a high frequency filter. Operating voltage for IC150 is derived from a voltage divider consisting of R152 and R153. Components R155 and C151 set the voltage gain of Q152.

An increase in output voltage will result in an increase of voltage at the base of Q152 via the non-inverting input of IC150. The change in base voltage will turn Q152 on harder, reducing its collector voltage. This reduces the forward bias to Q151, which results in less emitter current for Q150. With Q150 conducting less, the output voltage will be lowered.

VIDEO AMPLIFIER

(Refer to Figure 3.)

The linear video amplifier consists of two stages, Q100 and Q101, which are connected in a cascode configuration. This common emitter-common base arrangement greatly reduces the effect of Miller capacity (when compared to a conventional single transistor video amplifier/output stage).

A TTL compatible non-composite video signal, approximately 4.0 volts P-P, is DC coupled to the base of Q100 via R100. Resistor R112 provides proper termination for the high frequency input video signal. Capacitor C100 provides high frequency compensation to maintain a flat response when Q100 and Q101 conduct.




Figure 3. Video Amplifier Circuit

During no-signal conditions, Q100 is off. Transistor Q101, however, is forward biased by the 6.2 volts on its base, which is established by zener diode D100. When a video signal is applied to the base of Q100, it conducts, which causes forward biased Q101 to conduct. The resultant output is developed across R104 at the collector of Q101; then DC coupled to the cathode of V1 (CRT) via peaking coil L100 and R113. Resistor R113 isolates Q101 from transients that may occur as a result of CRT arcing. Capacitor C101 shunts to ground high frequency video that may appear on the base of Q101. Peaking coil L100 boosts the high frequencies of the video signal. Capacitor C103 provides additional filtering of the +70V, while C102 is a high frequency AC bypass capacitor.

HORIZONTAL SYNC AMPLIFIER

(Refer to Figure 4.)

The horizontal sync amplifier consists of one stage, Q50, which operates as a switch. During a no-signal condition, Q50 is off. When a positive-going horizontal sync signal, approximately 4.0 volts P-P, is applied (DC coupled) to the base of Q50, it goes into saturation. The amplified output is developed across load resistor R51, approximately 35V, which forms a voltage divider with R77. The negative-going horizontal sync pulses are AC coupled to the phase detector circuit via the R-C network consisting of R52 and C68, a high frequency pass filter.

PHASE DETECTOR

(Refer to Figure 5.)

The phase detector consists of two diodes (D50 and D51) in a keyed clamp circuit. Two inputs are required to generate the required output, one from the horizontal sync amplifier, Q50, and one from the horizontal output circuit, Q54. The required output must be of the proper polarity and amplitude to correct phase differences between the input horizontal sync pulses and the horizontal time base. The horizontal output (Q54) collector pulse is integrated into a sawtooth by R56 and C69. During horizontal sync




Figure 4. Horizontal Sync Amplifier Circuit

time, diodes D50 and D51 conduct, which shorts C69 to ground. This effectively clamps the sawtooth on C69 to ground at sync time. If the horizontal time base is in phase with the sync (waveform A), the sync pulse will occur when the sawtooth is passing through its AC axis and the net charge on C69 will be zero (waveform B). If the horizontal time base is lagging the sync, the sawtooth on C69 will be clamped to ground at a point negative from the AC axis. This will result in a positive DC charge on C69 (waveform C). This is the correct polarity to cause the horizontal oscillator to speed up to correct the phase lag. Likewise, if the horizontal time base is leading the sync, the sawtooth on C69 will be clamped at a point positive from its AC axis. This results in a net negative charge on C69, which is the required polarity to slow the horizontal oscillator (waveform D). Components R55, C52, R58 and C53 comprise the phase detector filter. The bandpass of this filter is chosen to provide correction of horizontal oscillator phase without ringing or hunting. Capacitor C50 times the phase detector for correct centering of the picture on the raster.

HORIZONTAL OSCILLATOR

(Refer to Figure 5.)

The horizontal oscillator consists of Q51, which is employed as a modified type of Hartley oscillator. The





Figure 5. Phase Detector and Horizontal Oscillator Circuits

operating frequency of this oscillator is sensitive to its base input voltage. This permits control by the output of the phase detector. Resistor R57 provides DC bias to turn on Q51 and start the oscillator. The free-running horizontal frequency is adjusted with the HORIZ. SET coil, L50, which along with C54 are the frequency determining components. Capacitor C55 and resistor R60 are feedback components for the oscillator circuit.

HORIZONTAL PULSE SHAPER & DRIVER

(Refer to Figure 6.)

Transistor Q52 is a buffer stage between the horizontal oscillator and horizontal driver. It provides isolation for the horizontal oscillator as well as a low impedance drive for the horizontal driver. Components R62 and C56 form a time constant that shapes the oscillator output to the required duty cycle, approximately 50%, to drive the horizontal output circuitry. The horizontal driver stage, Q53, operates as a switch to drive the horizontal output transistor (Q54) through T50. Because of the low impedance drive and fast switching times furnished by Q52, very little power is dissipated in Q53. Components R66 and C57 provide damping to suppress ringing in the primary of T50 when Q53 goes into cutoff. (Reference Figure 8 – Resistor R68 provides current limiting for Q53 while C58 is an AC bypass capacitor.)

HORIZONTAL OUTPUT

(Refer to Figure 7.)

The secondary of T50 provides the required low drive impedance for Q54. Components R67 and C59 form a time constant for fast turn-off of the base of Q54. Once during each horizontal period, Q54 operates as a switch that connects the supply voltage across the parallel combination of the horizontal deflection yoke and the primary of the high





Figure 6. Horizontal Pulse Shaper and Driver Circuits

voltage transformer. The required sawtooth deflection current (through the horizontal yoke) is formed by the L-R time constant of the yoke and primary winding of the H.V. transformer, T51. The horizontal retrace pulse charges C62 through D54 to provide operating voltage for G2 of the CRT. Momentary transients at the collector of Q54, should they occur, are limited to the voltage on C62 since D54 will conduct if the collector voltage exceeds this value.

The damper diode, D53, conducts during the period between retrace and turn on of Q54. Capacitor C65 is the retrace tuning capacitor, while C61 blocks DC from the



* SEE SCHEMATIC TABLE FOR VALUES

Figure 7. Horizontal Output Circuit

deflection yoke. Coil L51 is a magnetically biased linearity coil that shapes the deflection current for optimum trace linearity. Coil L53 is a series horiz. width control. Components R72 and C70, C64 and R75 are damping network components for the horizontal linearity (L51) and width (L53) controls. Capacitor C71 couples horizontal sync pulses from pin 7 of T51 to diode clamp D55, which maintains the -70V reference voltage.

DYNAMIC FOCUS

(Refer to Figure 8.)

Due to the geometry of a CRT, the electron beam travels a greater distance when deflected to a corner as compared to the distance traveled at the center of the CRT screen. As a result of these various distances traveled, optimum focus can be obtained at only one point. For general applications, an adequate adjustment can be realized by setting the focus while viewing some point mid-way between the center of the CRT screen and a corner, thus optimizing the overall screen focus. When an application requires a tighter specification, one of the simplest methods for improvement is to modulate the focus voltage at a horizontal sweep rate. Now optimum focus voltage is made variable on the horizontal axis of the CRT, which compensates for the beam travel along this axis.

The AC component focus voltage is developed by a series resonant circuit consisting of L52 and C63. This voltage is an 80V P-P horizontal rate pulse coupled from a tap on the horizontal output transformer, T51, via C67. The normal DC component of the G4 focus voltage is set by adjusting the FOCUS control, R70. When the DYNAMIC FOCUS coil, L52, is optimized for best edge focus, a sinusoidal voltage of approximately 200V P-P is developed across C63. This mixed AC and DC voltage results in a waveform of proper phase and amplitude, which is coupled through isolating resistor R108 to the CRT focus anode.




Figure 8. Simplified Dynamic Focus Circuit Diagram

VERTICAL SYNC AMPLIFIER

(Refer to Figure 9.)

The vertical sync amplifier consists of one stage, Q1, which operates as a switch. During no-signal conditions, Q1 is off. When a positive-going vertical sync signal, approximately 4.0 volts P-P, is applied (direct coupled) to the base, Q1 goes into saturation. The amplified output is developed across load resistor R3 to approximately 11 volts.

SYNC SHAPER

(Refer to Figure 9.)

The negative-going vertical sync pulses (from Q1) are direct coupled to the non-inverting input of the sync shaper stage, IC1. The combined action of an integrating network, consisting of C1, C2, C3, R5, R6, and R7, removes high frequency noise from the vertical sync pulses. Capacitor C3 performs the actual integrating, while resistors R5-R7 provide biasing for IC1. Capacitors C1 and C2 provide a bypass function.












Figure 9. Vertical Sync Amplifier and Sync Shaper Circuits









8

7

6

5

4

3

2

1

REVISIONS			
ZONE	LAL	REV	DESCRIPTION
			CHECK DATE APPROVED

D

D

C

C

B


B

B

B

A

A



NEXT ASSY.	USED ON	DRAWN	S/	I-25-77
		CHECKED		
		APPROVED		
MATERIAL		TOLERANCES ANGULAR		
		XX XXX BREAK ALL SHARP EDGES APPROX		
FINISH		1 ALL MACH SURFACES 2 ALL DIMS IN INCHES 3 FILLET RADII		
SIZE	CODE	DRAWING NO		
D		10020 -3 B		
SHEET				

MICROKIT INC.
COMPONENT LAYOUT
8080 CPU

8

7

6


5

4

3

2

1



8 7 6 5 4 3 2 1

REVISIONS			
ZONE	LAL	REV	DESCRIPTION
			CHECK DATE APPROVED

D

D

C


C

B

B

A

A



U 1	8T97
U 2	8T97
U 3	74LS20
U 4	8216
U 5	74LS174
U 6	74LS151
U 7	74LS03
U 8	74LS00
U 9	74LS08
U 10	8T97
U 11	74LS04
U 12	74LS138
U 13	8216
U 14	74LS08
U 15	74LS74
U 16	C9316-02 MOUNT ON BACK OF BOARD
U 17	8T97
U 18	74LS74
U 19	R PACK
U 20	R PACK
U 21	74LS175
U 22	R PACK
U 23	R PACK
U 24	74S161
U 25	74LS157
U 26	74LS74
U 27	C9316-02 MOUNT ON BACK OF BOARD
U 28	74LS00
U 29	74LS00
U 30	74LS04
U 31	74LS04

R PACK (Beckman 898-3-R6B) 4EA.

10030 - 3 A

DIST CODE		TITLE	
		MICROKIT INC.	
		COMPONENT LAYOUT	
		ICE MODULE	
NEXT ASSY.	USED ON	DRAWN	B-6-76
		CHECKED	
		APPROVED	
MATERIAL		1 TOLERANCES	ANGULAR
		XX	XXX
		BREAK ALL SHARP EDGES APPROX	
FINISH		3 ALL MACH SURFACES	
		4 ALL DIMS IN INCHES	
		FILLET RADIUS	
SIZE	CODE	DRAWING NO	
D		10030 - 3 A	
		ACF	SHEET

8

7

6

5

4

3

2

1

8

7

6

5

4

3


2

1


REVISIONS			
ZONE	LTR	DESCRIPTION	DATE

D

D




2. U2 RESISTORS ARE 68Ω'S TYPICAL.
1. ALL ODD NUMBERED PINS ON J1 & J2 ARE GROUND.
NOTES: UNLESS OTHERWISE SPECIFIED.



QTY REQD	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION		ZONE
PARTS LIST					
UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. TOLERANCES ON: FRAC DECIMALS ANGLES TIONS X XX XXX ±		CONTRACT NO.	FUTURE DATA		
DR BY	J. Sazio	12 Nov 77			
CHK BY					
MATERIAL		APPROVED BY			
FINISH					
NEXT ASSY	USED ON				
APPLICATION		DO NOT SCALE DRAWING			
SCALE			SHEET	OF	1
SIZE		CODE IDENT NO.	DWG NO.		
D		10029-6	B		

		4		3		2		1																																					
					↓																																								
		D						D																																					
		J2																																											
		J1																																											
		C						C																																					
		B						B																																					
		A						A																																					
REVISIONS <table border="1" style="margin-left: auto; margin-right: 0; border-collapse: collapse;"> <tr> <th>ZONE</th> <th>LTR</th> <th>DESCRIPTION</th> <th>DATE</th> <th>APPROVED</th> </tr> </table>										ZONE	LTR	DESCRIPTION	DATE	APPROVED																															
ZONE	LTR	DESCRIPTION	DATE	APPROVED																																									
10029-5 B A 1																																													
<p style="margin-top: 10px;">.350 -.625</p>																																													
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>ITEM</th> <th>QTY REQD</th> <th>CODE IDENT</th> <th>PART OR IDENTIFYING NO.</th> <th>NOMENCLATURE OR DESCRIPTION</th> <th>REF DES</th> </tr> </thead> <tbody> <tr> <td>5</td> <td>2</td> <td></td> <td>3418-0000T</td> <td>CONNECTOR-3M 40 PIN</td> <td>J1,J2</td> </tr> <tr> <td>4</td> <td>1</td> <td></td> <td>CAP, .05UF, 20V, CER DISK</td> <td></td> <td>C1</td> </tr> <tr> <td>3</td> <td>2</td> <td></td> <td>.025 SQ. WIRE WRAP PIN</td> <td></td> <td></td> </tr> <tr> <td>2</td> <td>1</td> <td></td> <td>899-3-R68</td> <td>I.C., 68ΩX7 R-PACK-BECKMAN</td> <td>U2</td> </tr> <tr> <td>1</td> <td>1</td> <td></td> <td>9LS04</td> <td>I.C., HEX INVERTER</td> <td>U1</td> </tr> </tbody> </table>										ITEM	QTY REQD	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REF DES	5	2		3418-0000T	CONNECTOR-3M 40 PIN	J1,J2	4	1		CAP, .05UF, 20V, CER DISK		C1	3	2		.025 SQ. WIRE WRAP PIN			2	1		899-3-R68	I.C., 68ΩX7 R-PACK-BECKMAN	U2	1	1		9LS04	I.C., HEX INVERTER	U1
ITEM	QTY REQD	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REF DES																																								
5	2		3418-0000T	CONNECTOR-3M 40 PIN	J1,J2																																								
4	1		CAP, .05UF, 20V, CER DISK		C1																																								
3	2		.025 SQ. WIRE WRAP PIN																																										
2	1		899-3-R68	I.C., 68ΩX7 R-PACK-BECKMAN	U2																																								
1	1		9LS04	I.C., HEX INVERTER	U1																																								
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">PARTS LIST</th> </tr> </thead> <tbody> <tr> <td colspan="3" style="text-align: center;"> <small>UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES \pm \pm \pm \pm \pm \pm \pm \pm \pm</small> </td> </tr> <tr> <td colspan="3" style="text-align: center;"> <small>CONTRACT NO. APPROVALS DATE DRAWN <u>J. Azio</u> 12NOV77 CHECKED</small> </td> </tr> <tr> <td colspan="3" style="text-align: center;"> <small>MATERIAL FINISH</small> </td> </tr> <tr> <td colspan="3" style="text-align: center;"> <small>FUTUREDATA ASSEMBLY, 8080 PROBE M8 - 40A/8080</small> </td> </tr> <tr> <td colspan="3" style="text-align: center;"> <small>SIZE CODE IDENT NO. DRAWING NO. C 10029-5 B</small> </td> </tr> <tr> <td colspan="3" style="text-align: center;"> <small>SCALE 2/1 SHEET 1 OF 1</small> </td> </tr> </tbody> </table>										PARTS LIST			<small>UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES \pm \pm \pm \pm \pm \pm \pm \pm \pm</small>			<small>CONTRACT NO. APPROVALS DATE DRAWN <u>J. Azio</u> 12NOV77 CHECKED</small>			<small>MATERIAL FINISH</small>			<small>FUTUREDATA ASSEMBLY, 8080 PROBE M8 - 40A/8080</small>			<small>SIZE CODE IDENT NO. DRAWING NO. C 10029-5 B</small>			<small>SCALE 2/1 SHEET 1 OF 1</small>																	
PARTS LIST																																													
<small>UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES \pm \pm \pm \pm \pm \pm \pm \pm \pm</small>																																													
<small>CONTRACT NO. APPROVALS DATE DRAWN <u>J. Azio</u> 12NOV77 CHECKED</small>																																													
<small>MATERIAL FINISH</small>																																													
<small>FUTUREDATA ASSEMBLY, 8080 PROBE M8 - 40A/8080</small>																																													
<small>SIZE CODE IDENT NO. DRAWING NO. C 10029-5 B</small>																																													
<small>SCALE 2/1 SHEET 1 OF 1</small>																																													
<small>4</small> <small>3</small> <small>2</small> <small>1</small>																																													



8

7

6

5

4

3

2

1

REVISIONS

ZONE	LAL	REV	DESCRIPTION	CHECK	DATE	APPROVED

D

D

C


C


B

B

A

A





2. ALL EVEN NUMBERED PINS 2 THRU 18 ON J3 ARE GROUND.
ALL ODD NUMBERED PINS ON J1 & J2 ARE GROUND, J1 PIN 2 AND J2 PIN 40 ARE GROUND.
1. RI THRU R6 VALUES ARE IN OHMS, ±5%, 1/4W.

NOTE: UNLESS OTHERWISE SPECIFIED:

DIERICK-POST CLEARPRINT 1980-16

8 | 7 | 6 | 5 | 4 | 3 | 2 | 1

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
			APPROVED

D

D

C


C

B

B

A

A



QTY	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION
PARTS LIST			
27	1	3428-1002	CONN. 20 PIN -3M J3
26	2	2-87227-0	CONN. 40PIN HEADER-AMP J1&J2
25	1		RES, 1K, $\pm 5\%$, $\frac{1}{4}$ W R6
24	1		RES, 3.3K, $\pm 5\%$, $\frac{1}{4}$ W R5
23	1		RES, 560Ω , $\pm 5\%$, $\frac{1}{4}$ W R4
22	3		RES, 68Ω , $\pm 5\%$, $\frac{1}{4}$ W R1,2,3
21	10		CAP, .05UF CER DISK C10-19
20	7		CAP, 4.7UF,10V TANT C3-9
19	1		CAP, .01 UF CER DISK C2
18	1		CAP, 100PF CER DISK C1
17	1	74LS05	I.C. HEX INVERTER O.C. U26
16	1	74LS02	QUAD 2-IN NOR U25
15	3	898-3-R68	68 Ω X8 R-PACK-BECKMAN U22,23,24
14	1	74LS107	DUAL JK FF U21
13	1	74S32	QUAD 2-IN OR U20
12	1	74S08	QUAD 2-IN AND U18
11	1	74LS08	QUAD 2-IN AND U17
10	1	74LS260	DUAL 5-IN NOR U16
9	1	93410	256 BIT RAM U15
8	1	74LS74	DUAL-D FF U14
7	1	74LS175	HEX/QUAD-D FF U12
6	1	74S133	13-IN NAND U9
5	3	74LS04	HEX INVERTER U7,11,27
4	2	74LS00	QUAD 2-IN NAND U6,13
3	2	8216	BI-DIRECTIONAL BUS DR U4,5
2	3	8T97	TRI-STATE HEX BUFF. U2,3,10
1	3	74LS157	I.C., QUAD 2 TO 1 MUX U1,8,19

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS \pm DECIMALS \pm ANGLES \pm $\frac{1}{16}$ \pm $.005$ \pm		CONTRACT NO.	
MATERIAL		APPROVALS	DATE
		DRAWN <u>J. Fazio</u>	7-10-77
		CHECKED	
FINISH			
NEXT ASSY	USED ON	SHEET 1 of 1	
APPLICATION	DO NOT SCALE DRAWING	10037-5	A
SCALE 2/1			

8	7	6	5	4	3	2	1
REVISIONS							
ZONE	LTR	DESCRIPTION				DATE	APPROVED

D

•

Д PROC

<u>NAME</u>	<u>PIN#</u>		<u>UI</u>	<u>J1</u>	<u>PIN#</u>
GND	1				2
HALT	2		II		4
OI	3	U2 6	13		6
IRQ	4		14		8
VMA	5	I0 II			10
NMI	6		15		12
UBA	7	I2 I3			14
+5	8	LS04	C1 .05μF	N/C	16
A0	9				18
A1	10				20
A2	11				22
A3	12				24
A4	13				26
A5	14				28
A6	15				30
A7	16				32
A8	17				34
A9	18				36
A10	19				38
A11	20				40

Ц PRO

<u>NAME</u>	<u>PIN #</u>	<u>J2 PIN</u>
GND	21	40
A12	22	38
A13	23	36
A14	24	34
A15	25	32
D7	26	30
D6	27	28
D5	28	26
D4	29	24
D3	30	22
D2	31	20
D1	32	18
DO	33	16
R/W	34	14
N/C	35	N/C
DBE	36	10
Ø2	37	8
N/C	38	6
TSC	39	4
RST	40	2

The diagram shows the following connections:

- Pin 35 (N/C) connects to the non-inverting input (pin 2) of an inverter U2.
- Pin 36 (DBE) connects to the inverting input (pin 1) of U2 and also to the non-inverting input (pin 3) of another inverter.
- Pin 37 (Ø2) connects to the inverting input (pin 4) of the second inverter.
- Pin 38 (N/C) connects to the non-inverting input (pin 8) of a logic component labeled LS04.
- Pin 39 (TSC) connects to the inverting input (pin 9) of a third inverter.
- Pin 40 (RST) connects to the inverting input (pin 9) of a fourth inverter.
- The outputs of the inverters U2, LS04, and the two inverters connected to pins 36-38 are connected to a logic OR gate (represented by a triangle with 'UI' above it).
- The output of the OR gate connects to pin 1 of a resistor (indicated by a zigzag line).
- Pin 1 of the resistor connects to pin 10 of a second resistor.
- Pin 10 of the second resistor connects to pin 5, which is labeled STB.
- Pin 5 is connected to the inverting input (pin 1) of a final inverter.
- The output of this final inverter connects to pin 12 of a third resistor.
- Pin 12 of the third resistor connects to pin 1 of a fourth resistor.
- Pin 1 of the fourth resistor connects to pin 12 of the first resistor.
- Pin 12 of the first resistor connects to pin 16 of U2.
- Pin 16 of U2 connects to the inverting input (pin 1) of the inverter connected to pin 36.

2. UI RESISTORS ARE 68Ω'S TYPICAL

I. ALL ODD NUMBERED PINS ON J1 & J2 ARE GROUND

NOTES: UNLESS OTHERWISE SPECIFIED


QTY REQD	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION			ZONE
PARTS LIST						
UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. TOLERANCES ON:		CONTRACT NO.				
FRAC- TIONS	DECIMALS	ANGLES	OR BY	J. Fazio	7-5-77	
			CHK BY			
APPROVED BY						
MATERIAL						
FINISH						
DO NOT SCALE DRAWING						
				SIZE	CODE IDENT NO.	DWG NO.
				D		10038-6
				SCALE		SHEET OF
						A


futuredata

SCHEMATIC, 6800 PROBE

10038-6

CLEARPRINT 1000-10






8 | 7 | 6 | 5 | 4 | 3 | 2 | 1

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED

D



C

B

A

D


C

B

A


43	1		
42	1	CAF, 100 μ F	CER DISK C30
41	1	2-87227-0 CONNECTOR-40 PIN (AMP)	J1
40	1	4306R-101-103 RES NETWK, 10K (BOURNS)	SIP 5
39	2	4310R-101-332 RES NETWK, 3.3K (BOURNS)	SIP 4,3
38	1	4310R-101-102 RES NETWK, 1K (BOURNS)	SIP 2
37	1	4310R-101-681 RES NETWK, 680 Ω (BOURNS)	SIP 1
36	1	CRYSTAL, 16 MHZ	XTAL 1
35	1	DIODE, IN914	CR2
34	1	DIODE, IN5231B	CR1
33	1	RES, 330 Ω , 5%, 1/4W	R14
32	1	RES, 1K, 5%, 1/4W	R10
31	1	RES, 910 Ω , 5%, 1/4W	R8
30	1	RES, 200 Ω , 5%, 1/4W	R7
29	9	RES, 10K, 5%, 1/4W	R5,6,9,12,13,15-19
28	4	RES, 3.3K, 5%, 1/4W	R2,3,4,11
27	1	RES, 130 Ω , 5%, 1/2W	R1
26	16	CAP, 0.05UF CER DISK	C6-21
25	1	CAP, 10UF, 25V TANT	C5
24	9	CAP, 4.7UF, 10V TANT	C4,22-29
23	1	CAP, 30PF CER DISK	C3
22	1	CAP, .001UF CER DISK	C2
21	1	CAP, 33uf 10V. TANT	C1
20	1	4024 I.C., CRYSTAL OSC	U32
19	1	74LS107 I.C., DUAL J-K FF	U31
18	1	74LS14 I.C., SCHMITT HEX INVERT	U29
17	1	74LS260 I.C., DUAL 5-IN NOR	U26
16	1	74123 I.C., MONOSTABLE VIBRATOR	U24
15	1	7404 I.C., HEX INVERTER	U23
14	1	74148 I.C., 8 TO 3 PRIORITY ENCDR	U21
13	1	74LS00 I.C., QUAD 2-IN NAND	U19
12	2	74LS32 I.C., QUAD 2-IN OR	U18,28
11	1	74LS20 I.C., DUAL 4-IN POS NAND	U17
10	3	74LS74 I.C., DUAL-D FF	U16,22,25
9	1	74S161 I.C., SYNCHRO 4-BIT CNTR	U15
8	1	Z80-CPU I.C., C.P.U.	U12
7	1	2708 I.C., PROM	U11
6	1	74LS175 I.C., QUAD-D FF	U10
5	2	8216 I.C., BI-DIRECTION BUS DRVR	U7,13
4	5	74LS08 I.C., QUAD 2-IN AND	U8,14,20,27,30
3	2	74145 I.C., BCD TO DECIMAL DRVR	U4,5
2	3	8T97 I.C., TRI-STATE HEX BUFF	U2,3,6
1	2	8097 I.C., TRI-STATE HEX BUFF	U1,9

QTY REQD	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION
PARTS LIST			
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES = XX ± ° + - XXX ± .		CONTRACT NO.	MICROKIT INC.
MATERIAL		APPROVALS	DATE
DRAWN J. Fazio 8-25-77		CHECKED	11-10-78
FINISH			
NEXT ASSY	USED ON	APPLICATION DO NOT SCALE DRAWING	
D	CODE IDENT NO.	DRAWING NO. 10140-5	
SCALE 2/1		SHEET 1 OF 1	



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED

84
value



QTY	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION
PARTS LIST			
25	3	RES., 1K, ±5%, 1/4W	R1,2,3
24	1	CONNECTOR, 40 PIN-3M	J3
23	2	CONNECTOR, 50 PIN-AMP	J1,2
22	7	CAP, 4.7 UF 10V TANT	C16-22
21	14	CAP, .05 UF CER DISK	C2-15
20	1	CAP, 330 pF CER DISK	C1
19	1	I.C., 256 BIT RAM	U21
18	1	TRI-STATE HEX BUFF.	U27
17	2	BI-DIRECTION BUS DR	U22,23
16	1	DUAL 5-IN NOR	U20
15	1	QUAD 2N NAND	UI9
14	1	QUAD 2-IN OR	UI8
13	1	QUAD 2-IN NOR	UI7,8A
12	2	DUAL JK FF	UI6,25
11	1	QUAD -D FF	UI5
10	2	QUAD 2 TO1 MUX	UI3,14
9	1	TRIP. 3-IN NAND	UI1
8	1	QUAD 2-IN AND	UI0
7	1	QUAD 2-IN OR	U9
6	1	DUAL-D FF	U8
5	1	HEX INVERTER	U7
4	1	HEX INVERTER O.V.	U6
3	1	DUAL, 4TO1 SELECT/MUX	U5
2	4	898-3-R68	68Ω X8 R-PACK BECKMAN
1	3	8T97	I.C., TRI-STATE HEX BUFF.
			U1,2,3

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES $\pm \frac{1}{16}$.0625 $\pm .1^\circ$		CONTRACT NO.	
		APPROVALS	DATE
		DRAWN <u>J. Fazio</u>	9-12-77
MATERIAL		CHECKED	
FINISH			
SIZE	CODE IDENT NO.	DRAWING NO.	
D	10141-5	A	
SCALE 2/1		SHEET 1 OF 1	


MICROKIT INC.

**ASSEMBLY,
Z80 ICE M8-40/Z80**

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED

	<u>PROC.</u>	<u>J1</u>	<u>PIN NO.</u>
A11	I		2
A12	2		4
A13	3		6
A14	4		8
A15	5	U1 U2	10
CLK	6	14 8T97 13 1 14	12
D4	7		14
D3	8		16
D5	9		18
D6	10		20
+5	11		22
D2	12		24
D7	13		26
DØ	14		28
D1	15	U1	30
INT	16	4 16 8T97 5 6 9	32
NMI	17	6 8T97 7 8	34
HLT	18		36
MREQ	19		38
IORQ	20		40

	<u>PROC.</u>	<u>J2</u>	<u>PIN NO.</u>
DR	21		40
WR	22		38
BUSAK	23	U1 U2	36
WAIT	24	10 8T97 9 5 10	34
BUSRQ	25	U1 8T97 12 11 4 11	32
RESET	26	2 3 8T97 3 12	30
M1	27		28
RFSH	28		26
GND	29	GND	24
AO	30		22
A1	31		20
A2	32		18
A3	33		16
A4	34		14
A5	35		12
A6	36		10
A7	37		8
A8	38		6
A9	39		4
A10	40		2



M8-40A/Z80


3. PINS 1 AND 15 OF U1 ARE GROUNDED.
 2. U2 IS 14 PIN R-PACK, 68Ω.
 1. ALL ODD NUMBERED PINS ON J1 & J2 ARE CONNECTED TO GROUND.
- NOTES: UNLESS OTHERWISE SPECIFIED.


QTY REQD	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION		ZONE
PARTS LIST					
UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. TOLERANCES ON: FRACTIONAL DECIMALS ANGLES ± XX XXX ± ± ± ± ±					CONTRACT NO.
					DR BY <u>J. Lazio</u> 3-8-77
					CHK BY
					APPROVED BY
MATERIAL FINISH NEXT ASSY USED ON APPLICATION DO NOT SCALE DRAWING					
					SIZE CODE IDENT NO. DWG NO.
					D 10142-6 A
					SCALE
					SHEET OF 1

futuredata

SCHEMATIC,
Z80 PROBE


4	3	2	1																																				
D		.350 -.625	D																																				
C			C																																				
B			A																																				
A			A																																				
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="5">REVISIONS</th> </tr> <tr> <th>ZONE</th> <th>LTR</th> <th>DESCRIPTION</th> <th>DATE</th> <th>APPROVED</th> </tr> </thead> </table>				REVISIONS					ZONE	LTR	DESCRIPTION	DATE	APPROVED																										
REVISIONS																																							
ZONE	LTR	DESCRIPTION	DATE	APPROVED																																			
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>ITEM</th> <th>QTY REQD</th> <th>CODE IDENT</th> <th>PART OR IDENTIFYING NO.</th> <th>NOMENCLATURE OR DESCRIPTION</th> <th>REF DES</th> </tr> </thead> <tbody> <tr> <td>5</td> <td>2</td> <td></td> <td>3418-0000T</td> <td>CONNECTOR-3M 40 PIN</td> <td>J1, J2</td> </tr> <tr> <td>4</td> <td>1</td> <td></td> <td>CAP, .05UF, 20V, CER DISK</td> <td></td> <td>C1</td> </tr> <tr> <td>3</td> <td>2</td> <td></td> <td>.025 SQ. WIRE WRAP PIN</td> <td></td> <td></td> </tr> <tr> <td>2</td> <td>1</td> <td>899-3-R68</td> <td>I.C., 68ΩX7 R-PACK-BECKMAN</td> <td></td> <td>U2</td> </tr> <tr> <td>1</td> <td>1</td> <td>8T97</td> <td>I.C., TRI-STATE HEX BUFF</td> <td></td> <td>U1</td> </tr> </tbody> </table>				ITEM	QTY REQD	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REF DES	5	2		3418-0000T	CONNECTOR-3M 40 PIN	J1, J2	4	1		CAP, .05UF, 20V, CER DISK		C1	3	2		.025 SQ. WIRE WRAP PIN			2	1	899-3-R68	I.C., 68ΩX7 R-PACK-BECKMAN		U2	1	1	8T97	I.C., TRI-STATE HEX BUFF		U1
ITEM	QTY REQD	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REF DES																																		
5	2		3418-0000T	CONNECTOR-3M 40 PIN	J1, J2																																		
4	1		CAP, .05UF, 20V, CER DISK		C1																																		
3	2		.025 SQ. WIRE WRAP PIN																																				
2	1	899-3-R68	I.C., 68ΩX7 R-PACK-BECKMAN		U2																																		
1	1	8T97	I.C., TRI-STATE HEX BUFF		U1																																		
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">PARTS LIST</th> </tr> </thead> <tbody> <tr> <td colspan="3"> <small>UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES ± XX ± ± XXX ±</small> </td> </tr> <tr> <td colspan="3"> <small>CONTRACT NO.</small> </td> </tr> <tr> <td colspan="3" style="text-align: center;"> <small>DRAWN J.TAZIO 10SEP77 CHECKED</small> </td> </tr> <tr> <td colspan="3"> <small>MATERIAL</small> </td> </tr> <tr> <td colspan="3"> <small>FINISH</small> </td> </tr> <tr> <td colspan="3"> <small>APPROVALS DATE</small> </td> </tr> <tr> <td colspan="3"> <small>SIZE CODE IDENT NO. DRAWING NO.</small> </td> </tr> <tr> <td colspan="3" style="text-align: center;"> <small>C 10142-5 A</small> </td> </tr> <tr> <td colspan="3"> <small>SCALE 2/1 SHEET 1 OF 1</small> </td> </tr> </tbody> </table>				PARTS LIST			<small>UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES ± XX ± ± XXX ±</small>			<small>CONTRACT NO.</small>			<small>DRAWN J.TAZIO 10SEP77 CHECKED</small>			<small>MATERIAL</small>			<small>FINISH</small>			<small>APPROVALS DATE</small>			<small>SIZE CODE IDENT NO. DRAWING NO.</small>			<small>C 10142-5 A</small>			<small>SCALE 2/1 SHEET 1 OF 1</small>								
PARTS LIST																																							
<small>UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES ± XX ± ± XXX ±</small>																																							
<small>CONTRACT NO.</small>																																							
<small>DRAWN J.TAZIO 10SEP77 CHECKED</small>																																							
<small>MATERIAL</small>																																							
<small>FINISH</small>																																							
<small>APPROVALS DATE</small>																																							
<small>SIZE CODE IDENT NO. DRAWING NO.</small>																																							
<small>C 10142-5 A</small>																																							
<small>SCALE 2/1 SHEET 1 OF 1</small>																																							
<p style="text-align: center;">DO NOT SCALE DRAWING</p>																																							
<p style="text-align: center;">NEXT ASSY USED ON</p>																																							
<p style="text-align: center;">APPLICATION</p>																																							
<p style="text-align: center;">4 3 2 1</p>																																							





40	1	87227-5	CONNECTOR -10 PIN JUMPHDR(AMP)	
39	1	1-87227-0	CONNECTOR -30 PIN (AMP)	J4
38	1	2-87227-0	CONNECTOR -40 PIN (AMP)	J3
37	1		CRYSTAL, 16 MHZ	XTAL1
36	1	4310R-101-103	RES NETWK, 10K (BOURNS)	SIP 5
35	2	4310R-101-332	RES NETWK, 3.3K	SIP 3,4
34	1	4310R-101-102	RES NETWK, 1K	SIP 2
33	1	4310R-101-681	RES NETWK, 680Ω (BOURNS)	SIP1
32	1		RES, 130Ω, 5%, 1/2W	R8
31	1		RES, 910Ω, 5%, 1/4W	R6
30	1		RES, 200Ω, 5%, 1/4W	R5
29	5		RES, 10K, 5%, 1/4W	R1-4,7
28	1	IN5231B	DIODE, ZENER	CR2
27	1	IN914	DIODE, SIGNAL	CRI
26	1		CAP, 10μF, 25V	TANT C6
25	13		CAP, .05μF	CER DISK C5,7,14-24
24	7		CAP, 4.7μF, 10V	TANT C4,8-13
23	1		CAP, 30pF	CER DISK C3
22	1		CAP, .001μF	CER DISK C2
21	1		CAP, 33μF	TANT C1
20	1	74LS123	I.C. MONOSTABLE VIBRATOR	U30
19	1	74LS107	DUAL J-K FF	U29
18	1	74S161	SYNCHRO 4-BIT CNTR	U28
17	1	4042	CRYSTAL OSC.	U27
16	1	74LS20	DUAL 4-IN NAND	U25
15	2	74LS14	SCHMITT HEX INV	U24,26
14	2	74LS32	QUAD 2-IN OR	U22,23
13	1	74LS00	QUAD 2-IN NAND	U21
12	1	74LS04	HEX BUFFER	U20
11	1	74LS175	QUAD-D FF	U19
10	1	8085A	C.P.U.	U18
9	1	2708	PROM	U11
8	3	74LS74	DUAL-D FF	U10,16,17
7	4	74LS08	QUAD 2-IN AND	U9,12,13,15
6	2	8097	TRI-STATE HEX BUFFER	U8,14
5	1	74LS148	8 TO 3 PRIORITY ENCODER	U7
4	2	8216	BI-DIRECTIONAL BUS DRVR	U5,6
3	1	74145	BCD TO DEC. DECODE/DR.	U4
2	1	74LS260	DUAL 5-IN NOR	U3
1	2	74LS373	I.C. OCTAL LATCH, TRI-STATE OUT	U1,2

ITEM NO.	QTY	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION		
PARTS LIST						
UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. TOLERANCES ON:		CONTRACT NO.		FUTUREDATA		
FRAC TIONS	DECIMALS	XX	XXX	ANGLES		
\pm	\pm	\pm	\pm	\pm		
MATERIAL		DR BY	J. Sazio	10 JUNE		
		CHK BY				
		APPROVED BY				
FINISH				SIZE D	CODE IDENT NO. 10147-5	DWG NO. REV A
DO NOT SCALE DRAWING				SCALE 2/1	SHEET 1 OF 1	




REVISIONS

ZONE	LTR	DESCRIPTION	DATE	APPROVED

D

D



10148-4

B

A

C

C

C

D

B

B

A

A


A


ITEM	QTY	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REF DES
PARTS LIST					
UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. TOLERANCES ON: FRAC. DECIMALS ANGLES ± ± ± ±	CONTRACT NO.	FUTURE DATA			
DR BY					
CHK BY					
MATERIAL	APPROVED BY				
FINISH					
NEXT ASSY	USED ON	ASSEMBLY, 8085 EMULATOR			
APPLICATION	DO NOT SCALE DRAWING	SIZE	CODE IDENT NO.	DWG NO.	10148-5 A
SCALE					


3	2	1
4	5	6

8 | 7 | 6 | 5 | 4 | 3 | 2 | 1


REVISIONS		ZONE	LTR	DESCRIPTION	DATE	APPROVED







8 | 7 | 6 | 5 | **4** | 3 | 2 | 1



ITEM NO.	QTY READ	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTIVE	REF DES
47	1				
46	1	3432-1002	CONNECTOR - 40 PIN (3M)	J3	
45	1	O-87227-5	CONNECTOR - 10 PIN (AMP)		
44	1		CRYSTAL, 16 MHZ	XTAL 1	
43	1	2N2907	TRANSISTOR PNP	Q2,3	
42	1	2N2222	TRANSISTOR, NPN	Q1	
41	3	4310R-101-332	RES NETWK, 3.3K (BOURNS)	SIP2,3,4	
40	1	4310R-101-681	RES NETWK, 680Ω (BOURNS)	SIP1	
39	1	IN5231B	DIODE, ZENER	CR2	
38	1	IN914	DIODE, SIGNAL	CRI	
37	1		RES., 620Ω, 5%, 1/4W	R11	
36	1		RES., 5.1K, 5%, 1/4W	R10	
35	2		RES., POT 20K 20 TURN	R8,9	
34	1		RES., 1K, 5%, 1/4 W	R6	
33	3		RES., 15K, 5%, 1/4 W	R4,5,7	
32	1		RES., 910Ω, 5%, 1/4W	R3	
31	1		RES., 200Ω, 5%, 1/4W	R2	
30	1		RES., 130Ω, 5%, 1/2W	RI	
29	1		CAP., 10μf, 25V TANT	C26	
28	13		CAP., .05μf CER DISK	C7-19	
27	7		CAP., 4.7μf, 10V TANT	C6,20-25	
26	1		CAP., 330PF CER DISK	C5	
25	1		R.F.S., 100n, 5%, 1/4W	R12	
24	2		CAP., 20PF CER DISK	C3,4	
23	1		CAP., .001μf CER DISK	C2	
22	1		CAP., 33μf, 10V TANT	C1	
21	2	74123	I.C., MONOSTABLE VIBRATOR	U27,28	
20	1	4024	↑ CRYSTAL OSC	U26	
19	1	74LS174	HEX D FF	U24	
18	1	74LS161	SYNCHRO 4-BIT CNTR	U23	
17	1	74S04	HEX INVERTER	U22	
16	1	74LS20	DUAL 4-IN NAND	U21	
15	1	74S74	DUAL-D FF	U19	
14	1	6802	CPU	U18	
13	1	74LS14	SCHMITT HEX INV	U17	
12	3	74LS74	DUAL D FF	U15,20,25	
11	1	74LS00	QUAD 2-IN NAND	U14	
10	1	74LS04	HEX INVERTER	U13	
9	1	74LS175	QUAD D FF	U11	
8	1	2708	PROM	U10	
7	2	74LS08	QUAD 2-IN AND	U9,16	
6	1	8098	3-STATE HEX BUFF-INV	.U8	
5	1	74LS373	OCTAL LATCH 3-ST OUT	U7	
4	2	74LS173	4 BIT D-REG W/3-STATE OUT	U5,6	
3	2	74145	↓ BCD TO DECIMAL DRIVER	U4,12	
2	1	74S133	13-IN NAND	U3	
1	2	74LS374	I.C., OCTAL-FF-3-ST	U1,2	

UNLESS OTHERWISE SPECIFIED,
DIMENSIONS ARE IN INCHES.
TOLERANCES ON:
FRAC. DECIMALS ANGLES
TIONS ± XX XXX ±

FUTUREDATA

ASSEMBLY,
6802 CPU

		MATERIAL
		FINISH
NEXT ASSY	USED ON	
APPLICATION		DO NOT SCALE DRAWING


SIZE	CODE IDENT NO.	DWG NO.
D		1015

SCALE 2/1

SHE

REV.
A

1



8

7

6

5

4

3

2


1

REVISIONS

ZONE	LTR	DESCRIPTION	DATE	APPROVED
	A			

D

D



B

B


A

A

31	3	2-87227-0	CONN. 40 PIN HEADER-AMP	J1,2,3
30	1		RES, 240Ω ± 5% 1/4W	R9
29	1		RES, 2K ± 5% 1/4W	R8
28	1		RES, 150Ω ± 5% 1/4W	R7
27	1		RES, 1K ± 5% 1/4W	R6
26	1		RES, 3.3K ± 5% 1/4W	R5
25	4		RES, 68Ω ± 5% 1/4W	R1-4
24	2		DIODE,	CRI,2
23	9		CAP, .05 UF CER DISK	C10-18
22	6		CAP, 4.7 UF IOV TANT	C4-9
21	1		CAP, .002 UF CER DISK	C3
20	1		CAP, 30 PF CER DISK	C2
19	1		CAP, 100 PF CER DISK	C1
18	1	74LS02	I.C., QUAD 2-IN NOR	U27
17	1	74LS153	4 LINE TO 1 MUX	U24
16	3	898-3-R68	68Ω X8 R-PACK BECKMAN	U23,25,26
15	2	8216	BI-DIRECTIONAL BUS DR	U21,22
14	1	74LS175	HEX QUAD D FF	U20
13	1	74LS05	HEX INVERTER O.C.	U18
12	1	74500	QUAD 2-IN NAND	U17
11	2	74LS107	DUAL J-K FLIP FLOP	U15,28
10	1	74LS00	QUAD 2-IN NAND	U13
9	1	93410	256 BIT RAM	U12
8	2	74LS157	QUAD 2 TO 1 MUX	U10,11
7	1	4024		U9
6	1	74574	DUAL D FLIP FLOP	U8
5	2	74LS04	HEX INVERTER	U7 14
4	2	74LS74	DUAL D- FLIP FLOP	U6,16
3	2	74LS08	QUAD 2-IN AND	U5,19
2	1	74LS260	DUAL 5-IN NOR	U4
1	3	8T97	I.C., TRI STATE HEX BUFFER	U1,2,3

QTY REQD	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REF DES
PARTS LIST				

UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES. TOLERANCES ON: FRAC. DECIMALS ANGLES ± ± ± ± ±		CONTRACT NO.	future data	
		DR BY	PWS	
		CHK BY		
		APPROVED BY		
MATERIAL				
FINISH				
SIZE	CODE IDENT NO.	DWG NO.	D 10152-5 A	
SCALE 2/1		SHEET 1 OF 1		



2. UI RESISTORS ARE 68 Ω 'S TYPICAL.

1. ALL ODD NUMBERED PINS ON J1 & J2 ARE GROUND.

NOTES: UNLESS OTHERWISE SPECIFIED.

R. YOUNKIN 4-10-79

SCHEMATIC,
6802 PROBE

10153-6 C

4

3

2

1

REVISIONS

ZONE	LTR	DESCRIPTION	DATE	APPROVED
A				

D

D

C


C

B

B

A

A




7				
6	3	2-87227-O	CONN 40 PIN AMP	J1,2,3
5	1		CAP. .05UF CER DISK	C2
4	1		CAP. 4.7 UF 10V TANT	C1
3	1	6802	I.C., MICROPROCESSOR	U3
2	1	74LS04	I.C., HEX INVERTER	U2
1	1	898-3-R68	I.C., 68Ω X 8 R-PACK BECKMAN	U1
	QTY REQD	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION
				REF DES

futuredata

PARTS LIST		
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES		
CONTRACT NO.		
DRAWN BY APPROVALS DATE		
CHECKED		
MATERIAL		
FINISH		
NEXT ASSY USED ON		
APPLICATION		
DO NOT SCALE DRAWING		
SIZE	CODE IDENT NO.	DRAWING NO.
C		10153-5
SCALE 2/1		
SHEET 1 OF 1		

RECEIVED AUG 28 1978


DATE	FILE #	COM	INFO	STATUS	FILED
~	~	~	MS	PROTO RELEASE	~
~	~	~	MS	PROD. RELEASE	~
FEB 11	A	B-2000	B.	ING 61-67	~
ALL	B	4024	MS	CHG L12 TO 32-00388-001	7/7
ALL	C	6037	~	SEE ECO	7/7
	D	5010	~	SEE ECO	7/7
	E	5044	~	SEE ECO	7/7
	F	5257	JAB	ADDED RX PIX NOS	7/7
	G	5456	7/3	ADDED C/B	7/7
	H	5830A	RML	SEE ECO	7/7



NOTES

SYNTHETIC POLY(AMINO ACID)

KENBOARD Module
10083-6



8	7	6	5	4	3	2	1
REVIEWS							
ZONE	LTR	DESCRIPTION			DATE	APPROVED	
	A						

D

D

C


C

B

B

A

A



10160-4

1		CAP, 20 μ f CER DISK	C16
26	2	3M 3425 50 PIN CONNECTOR	
25	1	5' 50-COND CABLE	
24	10	22-PIN SOCKET	
23	8	20-PIN SOCKET	
22	3	16-PIN SOCKET	
21	7	14-PIN SOCKET	
20	1	RES., 20 K POT (BOURNS)	R2
19	1	CONN. 40 PIN RT. ANGLE-AMP	J2
18	1	CONN. 50 PIN RT. ANGLE-AMP	J1
17	5	BOURNS 4308R-103-22/331 RES NETWK, 220/530 Ω TERM.	SIP 1-5
16	1	RES, 200 Ω , 5%, 1/4W	R4
15		RES, 20K, 5%, 1/4W	R3
14	1	RES, 680 Ω , 5%, 1/4W	R1
13	9	CAP, .05 μ f CER DISK	C7-15
12	6	CAP, 4.7 μ f, 10.V TANT	C1-6
11	1	74S05 I.C., HEX INVERTER O.C.	U28
10	1	74221 DUAL, MONOSTABLE VIBRT	U27
9	1	74LS32 QUAD 2-IN OR	U20
8	1	8T98 TRI-STATE, HEX BUFF, INV	U19
7	1	74LS107 DUAL J-K FF	U17
6	1	74LS08 QUAD 2-IN AND	U13
5	2	74S03 QUAD 2-IN NAND O.C.	UI0,18
4	1	74LS393 DUAL 4-BIT COUNTER	U9
3	8	74LS244 OCTAL BUS DRIVER 3ST.	U4,5,21-26
2	10	93L422 XC 256X4 RAM	U2,3,6-8,11,12,14,16
1	1	74S138 I.C., DECODE/DEMUX	U1


ITEM No.	QTY REQ'D	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REF DES
----------	-----------	------------	-------------------------	-----------------------------	---------

PARTS LIST

UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. TOLERANCES ON: FRAC. DECIMALS ANGLES TOLERANCES X XX XXX ± ± ± ± ±	CONTRACT NO.	FUTUREDATA
DR BY J. FAY 12-29-8 CHK BY J. FAY 1-19-9		
MATERIAL	APPROVED BY	

FINISH	SIZE CODE IDENT NO. DWG NO.	REV
D	10160-5	B
SCALE 2:1		

NEXT ASSY	USED ON	
APPLICATION	DO NOT SCALE DRAWING	
FUTUREDATA		
ASSEMBLY, ANALYZER A		
SIZE CODE IDENT NO. DWG NO.		
D	10160-5	B
SCALE 2:1		
FUTUREDATA		
ASSEMBLY, ANALYZER A		
SIZE CODE IDENT NO. DWG NO.		
D	10160-5	B
SCALE 2:1		



8	7	6	5	4	3	2	1
D			↓			↑	
C							C
B							B
A							A

The circuit board layout shows various integrated circuits (U1-U28) and connectors (J1, J2). Components are arranged in a grid-like pattern. J2 is at the top left, and J1 is at the top right. A reference callout '10161-4' points to the bottom edge of the board.

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
A			


26			
25	2	3M	3425
24	1		50 PIN CONNECTOR
23	10		5' 50-COND FLAT CABLE
22	8		22-PIN SOCKET
21	2		20-PIN SOCKET
20	8		16-PIN SOCKET
19	1	2-87230-O	CONN. 40 PIN RT. ANGLE-AMP J2
18	1	2-87230-5	CONN. 50 PIN RT. ANGLE-AMP J1
17	5	BOURNS 4308R-103-221/331	RES NETWK, 220/330Ω TERM. SIP 1-5
16			
15			
14	1		RES., 680Ω, 5%, 1/4W R1
13	9		CAP., .05μF CER DISK C7-15
12	6		CAP., 4.7μF, 10V TANT C1-6
11	1	74S05	I.C., HEX INVERTER O.C. U28
10	1		
9	1	74LS32	QUAD 2-IN OR U20
8	1	8T98	TRI-STATE, HEX BUFF, INV UI9
7	1	74LS107	DUAL J-K FF UI7
6	1	74LS08	QUAD 2-IN AND UI3,27
5	2	74S03	QUAD 2-IN NAND O.C. UI0,18
4	1	74LS393	DUAL 4-BIT COUNTER U9
3	8	74LS244	OCTAL BUS DRIVER 3ST. U4,5,21-26
2	10	93L422XC	256 X4 RAM U2,3,6-8,11,12,14-16
1	1	74S138	I.C., DECODE/DEMUX U1

ITEM NO.	QTY REQ'D	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REF DES
PARTS LIST					

UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES. TOLERANCES ON: FRAC. DECIMALS ANGLES TIONS X XX XXX ± ± ± ±				CONTRACT NO.
DR BY J. Fazio 12-29-8 CHK BY R. Johnson 1-11-9 APPROVED BY				FUTUREDATA
MATERIAL				
FINISH				
NEXT ASSY	USED ON			SIZE D CODE IDENT NO. DWG NO.
APPLICATION		DO NOT SCALE DRAWING		REV A

8	7	6	5	4	3	2	1
D			↓			↑	
C							C
B							B
A							A

10161-5	1
SCALE 2:1	SHEET 1 OF 1



8 | 7 | 6 | 5 | 4 | 3 | 2 | 1

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE APPROVED

D

C

B


A

D

C

B


A



26	1	2-87230-0	CONN.40 PIN RT. ANGLE-AMP.	J2
25	1		CRYSTAL 20 MHZ	XTAL 1
24	1	BOURNS 4308R-10322/33	RES NETWK, 220 330Ω TERM	SIP 1
23	1		RES, 910Ω 5% 1/4 W	R5
22	1		RES, 200Ω 5% 1/4 W	R4
21	3		RES, 5.1K, 5% 1/4 W	R1-3
20	10		CAP, .05μF CER DISK	C9-18
19	8		CAP, 4.7μF IOV TANT	C1-8
18	1	74S02	IC, QUAD 2-IN NOR	U37
17	1	74S00	QUAD 2-IN NAND	U36
16	1	74LS132	QUAD 2-IN NAND-SCHMITT	U30
15	1	8098	INV 3 ST. HEX BUFF	U28
14	2	74S32	QUAD 2-IN OR	U27,31
13	1	74S74	DUAL-D FF	U26
12	2	74S08	QUAD 2-IN AND	U25,29
11	1	74123	DUAL, MONOSTABLE VIBRT.	U20
10	1	74LS374	OCTAL D FF 3 ST.	U15
9	3	74LS393	DUAL 4-BIT COUNTER	U12,13,14
8	1	74S138	DECODE, DEMUX	U11
7	1	74LS32	QUAD 2-IN OR	U10
6	1	74LS138	DECODE, DEMUX	U9
5	17	74LS161	SYNC. 4-BIT COUNTER	U8,16-24,32-35, 38-41
4	4	74LS244	OCTAL BUS DRIVER 3 ST.	U4,5,6,7
3	1	74LS151	DATA SEL, MUX	U3
2	1	74LS74	DUAL-D FF	U2
1	1	4024	I.C., CRYSTAL OSC	U1


ITEM NO.	QTY	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION
PARTS LIST				


UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. TOLERANCES ON: FRAC. DECIMALS ANGLES TIONS X XX XXX ± ± ± ± ±		CONTRACT NO. <i>J. T. 24 Jan</i>	FUTURE DATA
MATERIAL		DR BY <i>J. T. 24 Jan</i> CHK BY	ASSEMBLY, ANALYZER C
FINISH		APPROVED BY	
NEXT ASSY	USED ON		
APPLICATION		DO NOT SCALE DRAWING	
SIZE	CODE IDENT NO.	DWG NO.	REV.
D		10162-5	B
SCALE Z/1			
SHEET 1 OF 1			




8 | 7 | 6 | 5 | 4 | 3 | 2 | 1

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE APPROVED






		REVISIONS	
ZONE	LTR	DESCRIPTION	DATE
			APPROVED




47	1	I-87230-7	CONN., 34 PIN RT ANGLE-AMP	J2
46	3	I-87230-3	CONN., 26 PIN RT ANGLE-AMP	J1,3,4
45	1	87227-2	CONN., 4 PIN HEADER-AMP	
44	1	87227-3	CONN., 6 PIN HEADER-AMP	
43	1	I-87227-3	CONN., 26 PIN HEADER-AMP	
42	1	CRYSTAL, 5.0688 MHZ		XTAL 1
41	1	4310R-101-102	RES NETWK, 1K (BOURNS)	SIP1
40	1		330Ω, ±5%, 1/4W	R27
39	1		220Ω, ±5%, 1/4W	R26
38	1		6.8K, ±5%, 1/4W	R22
37	1		560K, ±5%, 1/4W	R21
36	2		560Ω, ±5%, 1/4W	R19,20
35	2		82Ω, ±5%, 2W	R16,18
34	2		300Ω, ±5%, 1W	R14,17
33	2		4.7K, ±5%, 1/4W	R11,12
32	1		910Ω, ±5%, 1/4W	R6
31	1		200Ω, ±5%, 1/4W	R7
30	8		1K, ±5%, 1/4W	R5,9,10,13,15,23,28
29	2		680Ω, ±5%, 1/4W	R2,8
28	5		RES, 3.3K, ±5%, 1/4W	R1,3,4,24,25
27	6		CAP, 4.7μF, 10V	TANT C10-15
26	10		.05μF	CER DISK C8,9,16-24
25	2		.1μF, 25V	TANT C6,7
24	2		.001μF	CER DISK C4,5
23	4		CAP, 330 pF	CER DISK C1,2,3,25
22	1	74LS74	I.C., DUAL-D FF	U30
21	3	TIL113	OPTO ISOLATOR	U27,28,29
20	1	74123	DUAL MONOSTABLE VIBRATOR	U26
19	2	74273	OCTAL-D FF	U24,25
18	1	74LS02	QUAD 2-IN NOR	U22
17	1	1489	QUAD LINE RECEIVER	U21
16	1	1488	QUAD LINE DRIVER	U20
15	1	75119	LINE DR/REC'R TRI-STATE	U19
14	1	74LS00	QUAD 2-IN NAND	U18
13	2	7416	HEX BUFFER, INVERTER, O.C.	U17,23
12	1	74LS138	3 TO 8 DECODE, DEMUX	U16
11	1	8253	COUNTER/TIMER	U15
10	2	2651	PROGRAMMABLE COMM INTF	U11,12
9	1	74LS32	QUAD 2-IN OR	U10
8	1	74LS86	QUAD 2-IN EXCLUSIVE OR	U9
7	1	74LS20	DUAL 4-IN NAND	U8
6	1	74LS04	HEX INVERTER	U7
5	1	7403	QUAD 2-IN NAND O.C.	U6
4	2	74LS245	BI-DIREC. OCTAL BUFFER	U4,5
3	1	74LS155	DUAL 2 TO 4 DECODE, DEMUX	U3
2	3	74LS244	OCTAL BUS DRIVER	U2,13,14
1	1	4024	I.C., CRYSTAL OSC	U1

ITEM NO.	QTY	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REF DES
PARTS LIST					
UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. TOLERANCES ON: DECIMALS X XX XXX ± ± ± ± ±					
DR BY	J. FAZIO 10-18		CONTRACT NO.	FUTUREDATA	
CHK BY					
APPROVED BY					
MATERIAL					
FINISH					
NEXT ASSY	USED ON	ASSEMBLY, I/O INTF.			
APPLICATION		SIZE CODE IDENT NO. DWG NO.			
DO NOT SCALE DRAWING		D	10155-5	REV. A	
SCALE 2/1		SHEET 1 OF 1			



8 | 7 | 6 | 5 | 4 | 3 | 2 | 1

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE APPROVED



8

7

6

5

4


3

2

1

REVISIONS			DESCRIPTION			CHECK	DATE	APPROVED
ZONE	LAL	REV						

D




NEXT ASSY.	USED ON	DRAWN	11/23/76
		CHEKED	5/12/77
APPROVED			
MATERIAL			
FINISH			
1. TOLERANCES XX ± XXX ±			ANGULAR ±
2. BREAK ALL SHARP EDGES APPROX.			
3. ALL MACH. SURFACES			
4. ALL DIMS IN INCHES			
5. FILLET RADII			
DIST CODE			
futura			
TITLE			
DEBUG / PROM PRGR. BD.			
SIZE	CODE	DRAWING NO.	10031 A
D			
SCALE			
SHEET			

NOTES: UNLESS OTHERWISE SPECIFIED.

8 | 7 | 6 | 5 | ↓ | 4 | ↑ | 3 | 2 | 1

REVISIONS
/001 /A1 /B1 /C1
DESCRIPTION
CHECK DATE APPROVED



8 | 7 | 6 | 5 | ↓ | 4 | ↑ | 3 | 2 | 1

8

7

6

5

4

3

2

1

REVISIONS			
ZONE	LAL	REV	DESCRIPTION
CHECK	DATE	APPROVED	

D

D

C


C

B

B

A

A




NEXT ASSY.	USED ON	DRAWN	JL	11/19/76
		CHECKED	BG	5/2/77
		APPROVED		
MATERIAL		1. TOLERANCES ANGULAR		
		XX ± XXX ±		
		2. BREAK ALL SHARP EDGES APPROX.		
FINISH		3. ALL MACH. SURFACES 4. ALL DIMS IN INCHES 5. FILLET RADII		
SIZE	CODE	DRAWING NO.		
D		10033 A		
SCALE				
SHEET				

futura
DIST CODE

TITLE: PROM. PROG. BD.
2704/2708

NOTES: UNLESS OTHERWISE SPECIFIED.

REVISIONS		
ZONE	LAL	REV
DESCRIPTION		
CHECK	DATE	APPROVED



NEXT ASSY.	USED ON	DRAWN	JM	12-1-76
		CHECKED		
		APPROVED		

MATERIAL


FINISH

1. TOLERANCES ANGULAR
XX ±
XXX ±
2. BREAK ALL SHARP EDGES APPROX.
3. ALL MACH. SURFACES
4. ALL DIMS IN INCHES
5. FILLET RADII

MICROKIT INC.


TITLE
PROGRAMMER 2708-4
COMPONENT LAYOUT

SIZE	CODE	DRAWING NO.
C		10033 - 5 A
SCALE		SHEET



10086-6

2716 PROM PROGRAMMER



8


7

6

5

4


1

(12) 4104-3/34 OR
2141-5, 32 PLCS


REVISIONS			
ZONE	LTR	DESCRIPTION	DATE APPROVED
C	REVISED AND REDRAWN	5DEC78	

23			
22			
21			
20			
19	1	I-87227-1 CONN, 22 PIN HEADER(AMP)	
18	1	RES, 3.3K, ±5%, 1/4W	R3
17	9	RES, 68Ω, ±5%, 1/4W	R1,2,4-10
16	8	CAP, .22μF CER DISK	C16-23
15	8	CAP, .05μF CER DISK	C8-15
14	7	CAP, 4.7μF, 25V TANT	C1-7
13	1	4310R-101-332 SIP, RES NETWK, 3.3K(BOURNS)	SIP1
12	32	4104-3/34 QR I.C., STATIC RAM 4KX1	Q,Q/3,7
11	1	74LS138 DECODE, DEMUX	UI5
10	1	74LS132 QUAD, 2-IN NAND(SCHMITT)	UI3
9	1	74LS32 QUAD, 2-IN OR	UI11
8	2	8833 QUAD, 3 ST XCEIVER	UI0,12
7	2	74LS14 SCHMITT HEX INVERT	U9,14
6	1	74LS151 DATA SEL, MUX	U8
5	1	74LS240 OCTAL, 3 STATE BUFFER	U7
4	2	7489 64 BIT R/W MEMORY	U5,6
3	1	74LS30 8-IN NAND	U4
2	2	74LS363 OCTAL D-FF, 3 ST. BUFFER	U2,3
1	1	898-3-R68 I.C., 68ΩX8 R-PACK(BECKMAN)	UI
ITEM NO./REQD CODE IDENT			PART OR IDENTIFYING NO.
			NOMENCLATURE OR DESCRIPTION
			REF DES

PARTS LIST			
UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. TOLERANCES ON: FRAC. DECIMALS ANGLES TIONS X XX XXX ± ± ± ± ±		CONTRACT NO.	FUTUREDATA
		DR BY J. Tazio	
		CHK BY	
		APPROVED BY	
		MATERIAL	
		FINISH	
NEXT ASSY	USED ON		
APPLICATION		DO NOT SCALE DRAWING	
			SCALE 2/1
			REV C
			SIZE CODE IDENT NO. DWG NO. 10150-5
			Sheet 1 of 1



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED




PIN 1 - TYPICAL

ITEM	QTY REQD	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REF DES
36					
35					
34	2	4306R-101-332	RES NETWK, 3.3K (BOURNS)	SIP1,2	
33	1	IN5231	DIODE, ZENER	CRI	
32					
31	1		RES, 130Ω, 5%, 1/2W	R9	
30	1		RES, 68Ω, 5%, 1/4W	R8	
29	1		RES, 240Ω, 5%, 1/4W	R4	
28	3		RES, 3.3K, 5%, 1/4W	R1,3	
27					
26	1		CAP, 150 pF	C5	
25	3		CAP, 22 UF, 16V	TANT	C20,21,38
24	45		CAP, .05UF	CER DISK	CIH-9,22-37,39-58
23	5		CAP, 4.7UF, 10V	TANT	C6-10
22	1		CAP, 330 pF		C4
21	1		CAP, .001 pF		C3
20	1		CAP, 100 pF	CER DISK	C2
19	1		CAP, OPTIONAL		C1
18	1	74LS107	I.C., DUAL J-K FF		U23
17	1	74LS08	↑ , QUAD, 2-IN AND		U22,19
16	1	74LS155	, 2 TO 4 DECODE, DEMUX		U21
15	1	898-3-R68	, 68ΩX8 R-PACK BECKMAN		U20
14					
13	1	74LS00	, QUAD, 2-IN NAND		U18
12	1	74LS375	, QUAD-D, F.F.		U17
11	1	74LS132	, QUAD, 2-IN, NAND (S.T.)		U15
10	1	74LS86	, QUAD, 2-IN, EXC. OR		U14
9	1	74LS151	, DATA SEL - MUX		U13
8	2	8833	, QUAD TRI-STATE TRANSCEIVE		U12,16
7	1	74LS32	, QUAD, 2-IN OR		U11
6	2	7489	, 64 BIT R/W MEM		U9,10
5	2	8T98	, TRI-STATE HEX BUFF (INV)		U7,8
4	1	74148	, 8 TO 3 PARITY ENCODER		U5
3	2	74LS30	, 8-IN NAND		U3
2	2	74S157	↓ , QUAD, 2 TO 1 MUX		U2,4
1.	1	898-3-R47	I.C., 47ΩX8 R-PACK BECKMAN		U1

FUENTE: DEPARTAMENTO

ASSEMBLY, 64K MEMORY


INSTRUCTIONS			DIMENSIONS	ANGLES	APPROVALS	DATE	ASSEMBLY, 64K MEMORY			
			XX ±	;	DRAWN J. Razio	12-19-77				
			XXX ±		CHECKED RON YOUNKIN	1-21-79				
MATERIAL										
FINISH										
NEXT ASSY	USED ON							SIZE CODE IDENT NO. DRAWING NO.		
APPLICATION		DO NOT SCALE DRAWING						D	10144-5	REV C
								SCALE	2/1	SHEET 1 OF 1



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED

D
C
B
A



ITEM	QTY REQD	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REF DES
14	4		I-87227-3	CONN, 26 PIN HEADER-AMP	J1-4
13	11			CAP, .05UF CER DISK	C6-16
12	5			CAP, .47UF, 10V TANT	C1-5
11	3			RFS, 33K, ±5%, 1/4 W	R1,2,3
10	1			SOCKET, IC, 16 PIN	U4
9	1			SOCKET, IC, 8 PIN	U9
8	8		74173	I.C. 4-BIT D REG. TRI-STATE	U14,15,17,18 20,21,23,24
7	1		74LS174	HEX D FF	U12
6	1		74LS03	QUAD, 2-IN. NAND O.C.	U11
5	1		74LS74	DUAL-D FF	U10
4	1		74LS04	HEX BUFFER	U8
3	1		74LS02	QUAD, 2-IN. NOR	U7
2	2		74S138	DECODER/DEMUX	U2,3
1	8		8T97	I.C. TRI-STATE HEX BUFFER	U1,5,6,13,16,19 22,25

PARTS LIST		MICROKIT INC.	
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES ± XX ± YY ± ZZ ±		CONTRACT NO.	ASSEMBLY, 4 PORT I/O
		APPROVALS	DATE
		DRAWN <u>J. R. Razio</u>	7-24-77
		CHECKED	
MATERIAL		FINISH	
NEXT ASSY		USED ON	
APPLICATION		DO NOT SCALE DRAWING	
SHEET 1 OF 1	SCALE 2/1	DRAWING NO.	10039-5 A

8 **7** **6** **5** **4** **3** **2** **1**

REVISIONS						
ZONE	LAL	REV	DESCRIPTION	CHECK	DATE	APPROVED

6

D



0

6

2

B


6





NOTES: UNLESS OTHERWISE SPECIFIED

8 | 7 | 6 | 5 | 4 | 3 | 2 | 1

REVISIONS		
ZONE	LAL	REV







futura

SCALE:	APPROVED BY:	DRAWN BY D PAGE
DATE:		REVISED A
MOTHER BOARD SCHEMATIC		DRAWING NUMBER 10157 - 6

4


3

2

1


REVISIONS


ZONE	LTR	DESCRIPTION	DATE	APPROVED



8 | 7 | 6 | 5 | ↓ | 4 | 3 | 2 | 1

REVISIONS			DESCRIPTION	CHECK	DATE	APPROVED
ZONE	LAL	REV				






8 | 7 | 6 | 5 | ↓ | 4 | 3 | 2 | 1

REVISIONS						
ZONE	LAL	REV	DESCRIPTION	CHECK	DATE	APPROVED

D

MPIO-P3
26 POS FLAT CABLE
CONNECTOR

DB-25 STYLE
REAR PANEL RECEPTACLE
AMP P/N 206653-1



26 COND FLAT CABLE
3M 3365/26

NOTES: UNLESS OTHERWISE SPECIFIED.

NEXT ASSY.	USED ON	DRAWN	J. Fodder	3-15-79	DATE CODE
		CHECKED			
		APPROVED			
MATERIAL		1. TOLERANCES ANGULAR XX ± XXX ± *			
FINISH		2. BREAK ALL SHARP EDGES APPROX. 3. ALL MACH. SURFACES 4. ALL DIMS IN INCHES 5. FILLET RADIUS			
GR - FUTURE DATA					TITLE
SCHEMATIC, "CENTRONICS" PRINTER DATA					
SIZE	CODE	DRAWING NO.			
D		10090-6			
SCALE					
					SHEET 1 OF 1

8 | 7 | 6 | 5 | 4 | 3 | 2 | 1

REVISIONS						
ZONE	LAL	REV	DESCRIPTION	CHECK	DATE	APPROVED

D

1	1	BUS7 -
2	2	
3	3	BUS6 -
4	4	
5	5	BUS5 -
6	6	
7	7	BUS4 -
8	8	
9	9	BUS3 -
10	10	
11	11	BUS2 -
12	12	
13	13	BUS1 -
14	14	
15	15	BUS0 -
16	16	
17	17	SRQ -
18	18	
19	19	DATA
20	20	
21	21	RDST -
22	22	
23	23	WRST -
24	24	
25	25	ENABLE
26	26	
27	27	
28	28	SLT1 -
29	29	
30	30	SLT2 -
31	31	
32	32	SLT3 -
33	33	
34	34	UNUSED

ALL ODD PINS GND

NOTES: UNLESS OTHERWISE SPECIFIED.

3/73 DIETERICH-POST CLEARPRINT 1000

8

7

6

5

4

3

2

1

D

C

B

A

A


DIST CODE

NEXT ASSY.	USED ON	DRAWN	J FOWLER		GR/FUTURE DATA		
		CHECKED					
		APPROVED					
MATERIAL					TITLE		
					SCHEMATIC		
FINISH					DISK I/O CABLE		
					SIZE	CODE	DRAWING NO.
					D		10093-6
					SCALE		SHEET

8	7	6	5	4	3	2	1
				↓			
ZONE	LAL	REV	DESCRIPTION		CHECK DATE	APPROVED	

MPIO-PI
26 POS FLAT CABLE
CONNECTOR

DB-25 STYLE
REAR PANEL RECEPTACLE
AMP P/N 206653-1



GND.
TRANS. DATA (TXD)
REC. DATA (RXD)
REQ. TO SEND (RTS)
CLEAR TO SEND (CTS)
DATA SET RDY. (DSR)

GND.
DATA TERM. RDY. (DTR)
CARRIER DET. (DCD)

26 COND FLAT CABLE
3M 3365/26

NOTES: UNLESS OTHERWISE SPECIFIED.

DRAWING NO.		3-14-71		GR-FUTUREDATA	
NEXT ASSY.	USED ON	DRAWN	J. Fowler	APPROVED	TYPE
		CHECKED			SCHEMATIC
		APPROVED			SERIAL PORT NO. 1
MATERIAL		1. TOLERANCES	ANGULAR		
		XX ±	±		
		XXX ±	±		
FINISH		2. BREAK ALL SHARP EDGES			
		APPROX.			
		3. ALL MACH. SURFACES			
		4. ALL DIMS IN INCHES			
		5. FILLET RADI			
SIZE	CODE	DRAWING NO.		10091-6	
D					
SCALE					

MPIO-P4
26 POS FLAT CABLE
CONNECTOR

DB-25 STYLE
REAR PANEL RECEPTACLE
AMP P/N 206653-1

1	1	GND
2	14	
3	2	TRANS. DATA (TXD)
4	15	
5	3	REC. DATA (RXD)
6	16	RDR+ (TTY)
7	4	
8	17	
9	5	CLEAR TO SEND (CTS)
10	18	
11	6	DATA SET RDY. (DSR)
12	19	
13		
14	7	GND
15	20	
16	8	CARRIER DET. (DCD)
17	21	RDR- (TTY)
18	9	NET+
19	22	
20	10	NET-
21	23	
22	11	
23	24	RXD+ (TTY)
24	12	RXD- (TTY)
25	25	TX- (TTY)
26	13	TX+ (TTY)

26 COND FLAT CABLE
3M 3365/26

NOTES: UNLESS OTHERWISE SPECIFIED.

				GR-FUTUREDATA		
NEXT ASSY.	USED ON	DRAWN	J FOWLER	3-15-79		
		CHECKED				
		APPROVED				
MATERIAL	1. TOLERANCES ANGULAR					
	XXX ±			±		
FINISH	2. BREAK ALL SHARP EDGES APPROX.					
	3. ALL MACH. SURFACES	4. ALL DIMS IN INCHES			5. FILLET RADI	
				SIZE	CODE	DRAWING NO.
				D		10092-6
				SCALE		
						SHEET 1 OF 1



GenRad
futuredata