


Filed Jan. 12, 1960







Filed Jan. 12, 1960




Filed Jan. 12, 1960




Filed Jan. 12, 1960



Filed Jan. 12, 1960



Filed Jan. 12, 1960








FIG. 10




Filed Jan. 12, 1960

31 Sheets-Sheet 7




Filed Jan. 12, 1960


31 Sheets-Sheet 8




Filed Jan. 12, 1960




Filed Jan. 12, 1960




Filed Jan. 12, 1960




Filed Jan. 12, 1960




Filed Jan. 12, 1960





Filed Jan. 12, 1960






Filed Jan. 12, 1960







Filed Jan. 12, 1960


FIG.23 OUTPUT CARRY
FLIP-FLOP Cn







Filed Jan. 12, 1960








Filed Jan. 12, 1960



Filed Jan. 12, 1960



Filed Jan. 12, 1960

Filed Jan. 12, 1960






FIG.33 (At) CLEAR AND TRANSFER INSTRUCTION 01.02.03.




Filed Jan. 12, 1960



Filed Jan. 12, 1960

FIG.36 MU-MULTIPLICATION 01.02.03


"ADDITIONAL WORDS" (Aw) PHASE KI, K2, K3




Filed Jan. 12, 1960

31 Sheets-Sheet 24

FIG.37 MU-MULTIPLICATION  $\overline{0}.\overline{02}.\overline{03}$ "LAST WORD" (Lw) PHASE KI. $\overline{K2}.\overline{K3}$ 



**FIG.38** 



Filed Jan. 12, 1960





FIG. 40 (Ad) ADD CONTENTS OF DESIGNATED MEMORY LOCATION (Moy) TO CONTENTS OF ACCUMULATER REGISTER (A) AND LEAVE SUM IN REGISTER (A)



Filed Jan. 12, 1960

FIG. 41 (SU)-SUBTRACT-CONTENTS OF(A) REGISTER FROM DESIGNATED MEMORY LOCATION (Moy) AND LEAVE DIFFERENCE IN (A) REGISTER (01.02.03)






FIG. 42 (DV) DIVIDE CONTENTS OF REGISTER (A) (DIVIDEND) BY CONTENTS OF DESIGNATED (Moy) MEMORY ADDRESS (DIVISOR) AND PUT RESULTS (QUOTIENT) IN (A) REGISTER (OLOZ.03)




Filed Jan. 12, 1960




Filed Jan. 12, 1960

FIG. 44 (Dv) DIVIDE INSTRUCTIONS (010203)
LAST WORD PHASE (Lw) (KI,RZK3)




(St) STORE INSTRUCTION (NORMAL) (0102.03) (S4 FIG. 45 FIRST WORD PHASE (Fw) (KI.K2)



Filed Jan. 12, 1960

31 Sheets-Sheet 29

FIG. 46 Sr (LEFT SHIFT) MODIFIED STORE ORDER (01.0203.S4.S3.S2SI)




W2.W3.PO


Filed Jan. 12, 1960

FIG.48	· · · · · · · · · · · · · · · · · · ·	WI	W2	W3	W4	W5	W6
110.10	o o	0	8	0	8	8	8
		-	<u> </u>				
	<u>2</u> 3	<u> </u>		0	0	0	0
₩2.w3	4	<del>                                     </del>	0	<del>                                     </del>	0	0	0
WI.W2.W3	5	1 1	0	<del> </del>	0	0	<del>                                     </del>
WI.W2.W3	<del>- 5</del> -	0	<del>                                     </del>	<del>                                     </del>	0	0	6
WIW2.W3	7	l i		<del>                                     </del>	0	Ö	ŏ
₩ı.₩2₩3	8	Ö	Ö	ò	Ì	0	ō
ļ	9	1	0	0	1	0	0
	10	0		0		0	O
	!!			0		0	0
W2W3	12	0	0			0	0
WI.W2.W3	13		<u> </u>	<del>                                     </del>		Q	Ŏ
WI.W2.W3	15	0				0	0
WI. W2.W3	16	0	0	0	0	<del>                                     </del>	3
WI. W Z. W3	17	Ť	0	Ö	ă		0
	18	Ö	Ĭ	ŏ	Ö		ŏ
	19			ŏ	Ö		Ō
_W2W3	20	0	0	Ī	0		0
<u>wi.W2.W3</u>	21		0	ı	0		0
Wi.W2.W3	22	O O			ŏ	<del>  </del>	Ŏ
WI.W2.W3	23 24	- 6			<u> </u>		0
WI.WZ.W3	25	j	0	Ö	<del></del>		ŏ
	26	0	1	Ö	<del>-                                    </del>		ŏ
_	27	<del></del>	<del></del>	ŏ	<del></del>	<del> </del>	<del>-ă</del> -
W2.W3	28	Ó	Ö	Ť	1	i	0
WI. W2:W3	29		0	I		ı	0
WI.W2.W3	30	0		]			0
WI. W2.W3	31						0
₩1. ₩2₩3	32	<u> </u>	0_	ŏ	0	0	
	33 34	0	0	0	0	0	
_ }	35	<del>- 0</del> -		0	ŏ	ŏ	<del></del>
W2.W3	36	0	Ó	Ť	- 0	0	
WI.W2W3	37	Ī	0		0	0	
WI,W2.W3	38	0		I	0	0	
WI. W2.W3	39				0	0	
WI.W2.W3	40 41	<u> </u>	<u> </u>	0		0	
ţ	42	-	0	<del>- 6</del> -		<del>~</del> ~ †	-
ŀ	43	1	<del></del>	0	i	ŏ	i
W2.W3	44	σ	Ö	Ť	Ti l	Ŏ	
WI.WZ.W3	45	Ī	0			0	
WI. W2. W3	46	0				<u> </u>	— <del>!</del>
WI.W2.W3	47	<u></u>	<u>_</u>	<del></del>	<del> </del>		
m1. m2.W3	48 49	•	0_	0	- 0		<del></del>
Į.	50	-	<u> </u>	0	- 6		
ŀ	51	<del>- i -</del>		- 6 1	ŏ	<del></del>	
₩ī. w3	52	Ö	<del>'</del>	Ĭ	ō		
W1.W2W3	53	Ť	Ŏ _		0		
₩ī. w2 w3	54	0			0		
WI . W2.W3	55			<u> </u>	<u> </u>		
Wi W2 W3	<u> 56</u>	0	<u> </u>	<u> </u>			
ŀ	57	0	0	0	-		
į-	<u>58</u> 59	- 0		0	<del></del>	<del></del>	<del></del>
₩2 w3	60	6	ö	<del>- ĭ  </del>	<del></del>	<del>- i - l</del>	++
<u>w</u> ı. ₩2.w3	6		ŏ				
₩I.W2W3 ——-[	62	0	Ī				
WI.W2.W3	63						

Filed Jan. 12, 1960

FIG. 49 OUTPUT OPERATION





1

3,074,638 COMPUTER

Robert E. Bible, Burbank, Robert L. McIntyre, Glendale, and Donald A. Peterson, Santa Clara, Calif., assignors to Librascope, Incorporated, Glendale, Calif., a corporation of California

Filed Jan. 12, 1960, Ser. No. 1,969 14 Claims. (Cl. 235—167)

The present invention relates to an improved electronic 10 digital computer which has general purpose utility wherever size, weight and economy are features to be considered.

It is noted above, a major feature of the computer of the invention is that it is light in weight and small in size. 15 In order to achieve these features, the magnetic memory storage of the computer may be constructed in an improved and unique manner, such as described in co-pending application Serial No. 860,282, filed December 17, 1959. In this respect also, and to conserve storage space, the total number of instructions to be handled by the computer under normal circumstances have been reduced to a minimum. However, the computer of the invention is capable of responding to a sufficient number of different instructions so that its general purpose utility is not 25 impaired to any appreciable extent.

The construction of the computer, as will be evident from the following description, is such that the apparatus is physically embodied in a single unit rather than being composed of a plurality of distinct interconnected units. The magnetic memory storage unit, as will be described in detail, is not used for the computer memory alone, but is also used to provide desired delays for re-circulating registers used in the computer and to provide desired timing and control operations. These latter features contribute to the over-all compactness of the computer.

As noted above, the embodiment of the invention which will be described uses a magnetic memory drum. Serial operation is utilized in the control portion of the computer, as well as in the arithmetic operations. The computer functions, for example, at a clock pulse rate between 100 and 200 kilocycles. The computer uses a two-address code. The arithmetic unit of the computer operates in a sequential manner to perform all the arithmetic operations necessary to solve the problems introduced to the machine. The arithmetic unit, inter alia, is capable of performing multiplication, division, addition, subtraction and of making decisions. A constructed embodiment of the invention, for example, is capable of performing 200 multiplications per second, and approximately 2,000 additions or subtractions per second.

The number of flip-flop networks required by the computer of the invention is kept at a minimum by making full use of all the flip-flops in the machine. Time sharing of certain ones of the flip-flops for totally unrelated purposes is carried out to a large extent. This enables flip-flops which otherwise would be idle at certain times to be used for other purposes at those times. This, in turn, creates a saving in the total number of flip-flops required by the computer.

The technique outlined in the preceding paragraph is utilized to obtain additional possible operations for the computer under a general designation of "modified store orders," and this is achieved without the requirement for additional flip-flops in the order register of the apparatus. The embodiment of the invention to be described, for example, uses an order register of three flip-flops to control the execution of all the normal instructions. However, additional "modified store order" instructions may also be executed by the computer by the time-shared use of other flip-flops whose configuration is controlled, in addition to a particular control configura-

2

tion of the three flip-flops in the order register, to provide for the execution of these additional instructions. This latter feature extends the general purpose utility of the computer without the need for a corresponding increase in the number of components required by the computer with a resulting increase in computer size and weight.

An improved and simplified addition and subtraction technique is used in the computer to be described. This technique simplifies the control sequence required to complement negative numbers, as will be described in detail. As will also be described, an improved multiplication logarithm is used which leads to a simple control sequence. Moreover, a simplified division process is used. To this end, time-shared control flip-flops are added to the loop of the accumulator register of the computer for multiplication and division, as will be described.

In addition to the features of the invention, as outlined above, the computer contains several counters which are synchronized with the magnetic memory drum in an improved and simplified manner. This synchronization enables the counters to provide bit time, and word time counts in synchronism with the data on the magnetic drum.

Other features and advantages of the invention will become evident from a consideration of the following detailed description in conjunction with the attached drawings.

In the embodiment of the invention to be described, each computer word is assumed to be composed of 25 binary bits or digits. This is made the equivalent of one sector of the magnetic memory drum. The drum, for example, has 64 sectors in each track or channel, and it is rotated at 100 revolutions per second to provide a 160 kilocycle pulse rate.

In the drawings:

FIGURE 1 is a circuit diagram of one of a plurality of flip-flop networks which are used in the logic circuitry of the embodiment of the invention to be described;

FIGURE 2 is a circuit diagram of typical and/or gates which are used in the logic circuitry of the embodiment of the invention to be described;

FIGURE 3 is a circuit diagram of a typical read amplifier for use in conjunction with one of the read heads of the magnetic memory unit of the embodiment of the invention to be described;

FIGURE 4 is a circuit diagram of a suitable amplifier circuit for use in conjunction with one of the write heads of the magnetic memory unit of the embodiment of the invention to be described;

FIGURE 5 is a clock generator suitable for use in the computer to be described;

FIGURE 6 is a circuit diagram of a selection matrix for connecting a group of read heads selectively to a common read amplifier;

FIGURE 7 is a schematic representation of the memory system of the embodiment of the invention to be described, this representation showing the different channels on the magnetic memory drum and the amplifiers and other elements associated with those channels;

FIGURE 8 is a block diagram of the different flipflops which are included in a control unit portion of the computer to be described;

FIGURE 9 is a block diagram of the different flip-flops which are included in the memory unit portion of the computer to be described;

FÎGURE 10 is a block diagram of the different flip-flops which are included in the arithmetic unit portion of the computer to be described;

FIGURE 11 is a logic block diagram of a bit counter which is included in the computer to be described;

FIGURE 12 is a timing chart illustrating the different

flip-flop configurations in the bit counter of FIGURE 33: FIGURE 13 is a logic block diagram of a word counter which is included in the computer to be described;

FIGURE 14 illustrates a coincidence detector flip-flop which is used in the computer, and the logic associated 5 with that flip-flop is also illustrated;

FIGURE 15 illustrates a plurality of control flip-flops which are used in the computer and the logic associated with those flip-flops;

FIGURE 16 is an illustration of an order register which 10 is included in the computer and which includes a plurality of flip-flops:

FIGURE 17 is a logic diagram of a track, or channel, selector which is used in the computer in conjunction with the memory unit;

FIGURE 18 is a representation of the accumulator register of the embodiment of the invention to be described;

FIGURE 19 is a representation of the multiplicand and divisor register of the computer;

FIGURE 20 is a representation of the multiplier and quotient register;

FIGURE 21 is a representation of the instruction register of the computer;

FIGURE 22 shows an output comparator flip-flop which 25 is used in the system of the invention, and the logic associated with that flip-flop is also shown;

FIGURE 23 is a representation of an output carry flipflop and the logic associated with that flip-flop;

FIGURE 24 is a logic representation of the signals 30 which are introduced to one of the write amplifiers of FIGURE 7;

FIGURE 25 is a logic representation of the signals which are introduced to another of the write amplifiers of FIGURE 7:

FIGURE 26 is a logic representation of the signals which are introduced to yet another of the write amplifiers of FIGURE 7;

FIGURE 27 is a representation of a time standard flip-flop and its associated logic;

FIGURE 28 is a representation of an input-output flipflop and its associated circuitry;

FIGURE 29 is a schematic block diagram of the control and memory units of the computer to be described;

FIGURE 30 is a representation of the composition of  $_{45}$ a typical instruction which is used in the computer;

FIGURE 31 is a table of a suitable instruction or order code which may be used in the embodiment of the invention to be described;

FIGURE 32 is a diagrammatic representation of the 50different phases of operation of the computer;

FIGURE 33 is a diagrammatic representation of the components and circuitry required to execute one of the instructions of the computer designated At;

FIGURE 34 is a diagrammatic representation of the 55 components and circuitry required to execute an "extract" instruction:

FIGURES 35, 36, 37 and 38 are logic diagrams of the circuitry required to execute a multiplication instruction;

FIGURE 39 illustrates the logic required to execute 60 the "select" instruction;

FIGURE 40 illustrates the logic required to execute an instruction designated A<sub>d</sub> by which the contents of a designated memory location are added to the contents of the accumulator register;

FIGURE 41 is a representation of the logic required to execute the subtract instruction;

FIGURES 42, 43 and 44 illustrate the logic circuitry and components required to execute the divide instruction;

FIGURE 45 is a logic diagram of the components used to perform a store order;

FIGURE 46 represents the logic necessary to perform a first "modified" store order;

the computer of the invention for recording total elapsed

FIGURE 48 is a table illustrating the different configurations of the flip-flops of the word counter of FIG-**URE 13:** 

FIGURE 49 is a diagram illustrating the logic required to perform a typical output operation; and

FIG. 50 is a suitable circuit for the capacitor units in FIGURE 49.

Flip-flops are bi-stable networks which are widely used at present in electronic digital computers, and in many other types of electronic and electrical apparatus. The flip-flop network may be triggered to a first stable operating condition, generally referred to as a "true" state at which a high voltage is developed at a first of the two output terminals and a low voltage is developed at a second output terminal. The flip-flop network may also be triggered to a second stable operating condition, generally referred to as a "false" state at which the high voltage is 20 developed at the second output terminal and the low voltage is developed at the first output terminal.

The triggering of the flip-flop network from its true state to its false state is accomplished by the introduction of an appropriate input signal to a first of its two input terminals. The flip-flop will then remain in its false state indefinitely, and until it is returned to its true state by the introduction of an input signal to the second of its two input terminals.

An improved flip-flop, which is well suited for use in the computer of the present invention, is disclosed and claimed in copending application Serial No. 831,277, filed August 3, 1959. The circuitry of the flip-flop is shown in FIGURE 1. The illustrated flip-flop network is a high-temperature, static, silicon transistor flip-flop which operates reliably with a high degree of transistor interchangeability from -55° C. to 125° C., and with a clock pulse repetition frequency from 0 to 200 kilocycles.

The flip-flop illustrated in FIGURE 1 is a modified Eccles-Jordan type with output emitter-follower buffer stages, and with power amplifier stages. The transistors utilized in the flip-flop may be silicon junction transistors of the type presently designated as 2N263 for the Eccles-Jordan section of the flip-flop, 2N118 for the emitter follower section, and 2N246 for the power amplifier section. The clock pulses utilized to trigger the transistor may have a 15 volt amplitude, a 1-2 microsecond duration, and a power level of 5 milliwatts. The output from the flip-flop is capable, for example, of driving forty logic gates at 0.5 milliampere per gate.

The operation of the flip-flop illustrated in FIGURE 1 is independent of wide variations of transistor parameters, such that transistors with characteristics beyond the end points of the manufacturer's tolerance limits operate reliably in the network. Also, other types of transistors for which the flip-flop was not specifically designed may be operated successfully in the network. The circuit is designed for interchangeability of transistors and it also is designed to prevent transistor saturation to compensate for transistor gain variations and to compensate for transistor leakage currents.

In the flip-flop circuit of FIGURE 1, as fully described in the copending case (Serial No. 831,277 filed August 3, 1959), a pair of NPN transistors 30 and 32 are connected to form the Eccles-Jordan section of the flip-flop 65 network. The emitters of these transistors are both grounded, and their collectors are connected respectively to a pair of resistors 34 and 36, the resistors being connected to the positive terminal of a 35 volt direct voltage source. The base of the transistor 30 is connected to a resistor 38 which, in turn, connects with a resistor 40, the latter resister being connected to the collector of the transistor 32. The resistors 38 and 40 are shunted by a capacitor 42, and their common junction is connected to the anode of a diode 44, the cathode of which is con-FIGURE 47 is a representation of the system used in 75 nected to the collector of the transistor 30.

In like manner, the base of the transistor 32 is connected to a resistor 46. The resistor 46 is connected to a resistor 48 which, in turn, is connected to the collector of the transistor 30. The resistors 46 and 48 are shunted by a capacitor 50, and their common junction is connected to the anode of a diode 52. The cathode of the diode 52 is connected to the collector of the transistor 32.

5

The collector of the transistor 30 is connected to the base of a transistor 52, and the collector of the transistor 32 is connected to the base of a transistor 54. The 10 transistors 52 and 54 are NPN transistors, and they are connected as emitter followers. The collector of the transistor 52 is connected to the positive terminal of a 25 volt direct voltage source, and the emitter of that transistor is connected to a resistor 56. The resistor 56 15 is connected to a resistor 58 which, in turn, connects with a resistor 60. The resistor 60 is connected to the negative terminal of an 8 volt direct voltage source.

The resistors 56 and 58 are shunted by a capacitor 62, the common junction of these resistors is connected to 20 the anode of a diode 64. The cathode of the diode 64 is connected to the collector of an NPN type power transistor 66, and the junction of the resistors 58 and 60 is connected to the base of that transistor. The emitter of the transistor 66 is grounded, and its collector is further 25 FIGURE 1 may have the following values. connected to an output terminal 68 and to a resistor 70. The resistor 70 is connected to the positive terminal of the 25 volt direct voltage source. A term  $(\overline{A})$  is developed at the output terminal 68.

In like manner, the collector of the transistor 54 is 30 connected to the positive terminal of the 25 volt direct voltage source, and its emitter is connected to a capacitor 72 and to a resistor 74. The resistor 74 connects with a resistor 76 and with the anode of a diode 78. The capacitor 72 and the resistor 76 are connected to a resistor 80 and to the base of an NPN power transistor 82. The resistor 80 is connected to the negative terminal of the 8 volt direct voltage source.

The cathode of the emitter of the power transistor 82 40 is grounded, and the collector of that transistor is connected to an output terminal 84. A term (A) is developed at the output terminal 84. The collector of the transistor 82 is also connected to the cathode of the diode 78 and to a resistor 86. The resistor 86 is connected to the positive terminal of the 25 volt direct voltage

The flip-flop network of FIGURE 1 has an input terminal 99 which is connected back to the output terminal 84 to receive the term (A). The input terminal 90 connects with the cathode of a diode 92, the anode of which is connected to a resistor 94 and to the anode of a diode 96. The flip-flop also includes an input terminal 98 which receives an input signal  $(\bar{a})$ . The input terminal 98 is connected to the cathode of a diode 100, the anode of the diode being connected to the resistor 94. The flip-flop network also includes an input terminal 102 which receives the clock pulses (T). This input terminal is connected to the cathode of a diode 104 and to the cathode of a diode 106. The anode of the diode 104 is connected to the resistor 94, and the anode of the diode 106 is connected to the anode of a diode 103 and to a resistor 110. The resistor 110 is connected to the positive terminal of the 35 volt direct voltage source.

The flip-flop network also includes an input terminal 65 112 which is connected back to the output terminal 68 to receive the  $(\overline{\Lambda})$  term. The input terminal 112 is connected to the cathode of a diode 114. The anode of the diode is connected to the resistor 110. The network also includes an input terminal 116. This latter input ter- 70 minal receives an input signal (a) and it is connected to the base of a diode 113. The anode of the diode 118 is connected to the resistor 110.

The cathode of the diode 96 is connected to the primary of a transformer 120, the other terminal of the primary 75 6

being connected to the positive terminal of a 16 volt direct voltage source. The secondary of the transformer 120 is connected to the base of the transistor 30 and to a resistor 122. The resistor 122 is connected to the negative terminal of the 8 volt direct voltage source. A diode 124 has its cathode connected to the top side of the secondary of the transformer 120, and the anode of the diode connects with the lower side of the secondary, and with the cathode of a diode 126. The anode of the diode 126 is grounded.

In like manner, the cathode of the diode 108 connects with the primary of a transformer 128. The transformers 120 and 128 may have a turns ratio of, for example, 3:1. The other terminal of the primary of the transformer 128 is connected to the positive terminal of the 16 volt direct voltage source. The secondary of the transformer 128 is connected to the base of the transistor 32 and to a resistor 130. The resistor 130 is connected to the negative terminal of the 8 volt direct voltage source. The secondary of the transformer 128 is shunted by a diode 132, the anode of the diode being connected to the cathode of a diode 134, and the anode of the latter diode being grounded.

The resistors and capacitors of the flip-flop circuit of

	Resistor 34	kilo-ohms	15
	Resistor 36	do	15
0	Resistor 40	do	15
	Resistor 38	do	3
	Resistor 48	do	15
	Resistor 46	do	3
	Capacitor 42	_micro-microfarads	20
5	Capacitor 50	do	20
	Capacitor 62	do	150
	Resistor 56	kilo-ohms	1.6
	Resistor 60	do	13
	Resistor 70	do	20
D	Capacitor 72	_micro-microfarads	150
	Resistor 74	kilo-ohms	1.6
	Resistor 80	do	13
	Resistor 86	do	20
	Resistor 122	do	36
	Resistor 130	do	36

The operation of the flip-flop is fully described in the copending case Serial No. 831,277 filed August 3, 1959 and will not be repeated here.

As noted above, one of the fundamental functions of the arithmetic and control sections of the computer is to perform decisions. As also stated, these decisions are performed in the constructed embodiment of the invention by silicon diode logic gates. That is, the decision functions are performed by utilizing coincidence and mixing circuits, more commonly called logical "and" and logical "or" gates, respectively. The form assumed by the net-works is that of a logical "and-or" pyramid at the apex of which is the transistor flip-flop, as illustrated in FIG-URE 1, or some other device for power amplification such as write amplifiers for the memory. The logic 60 networks in a constructed embodiment of the invention are composed entirely of silicon diodes of the type presently designated 1N628, and of resistors.

A typical "and-or" logical network terminating, for example, at the input transformer of a flip-flop, such as the flip-flop of FIGURE 1, is illustrated in FIGURE 2. The logical network of FIGURE 2 includes three diodes 150, 152 and 154. The anodes of all these diodes are connected to a resistor 156 and to the anode of a diode 158. The resistor 156 is connected to the positive terminal of the 35 volt direct voltage source. The terms B, C and F are respectively introduced to the cathodes of the diodes 150, 152 and 154. These terms each have a first (false) value of the order of 0 or ground potential, and they each have a second (true) value approaching 35 volts. If any one of the terms B, C or F is at its first value

of ground potential, the anode of the diode 158 is established at that potential, and the diode 158 is rendered nonconductive. However, when all of the terms B, C and F have their second, or true, value which approaches 35 volts, the anode of the diode 158 is established at that positive voltage, and the diode is rendered conductive.

A group of four diodes are illustrated in FIGURE 2 these diodes being designated as 160, 162, 164 and 166. The anode of each of these diodes is connected to a resistor voltage source. The terms B, E, F and G are introduced to the cathodes of the diodes 160, 162, 164 and 166 respectively.

condition at which it has a potential of substantially 0 or ground potential, and each of these terms has a second condition at which it has a potential approaching 35 volts. As in the previous instance, only when all of the terms B, E, F and G are in their second condition is the diode 20 170 conditioned for conduction. On the other hand, when any of these terms is at its first or ground condition, the anode of the diode 170 is established at 0 or ground potential, and the diode is rendered non-conductive.

A third group of diodes 172, 174 and 176 are also illustrated in FIGURE 2. The anodes of each of these latter diodes are connected to a resistor 178 and to the anode of a diode 189. The resistor 178 also is connected to the positive terminal of the 35 voltage source. The terms C, F and G are introduced to the cathodes of the diodes 172, 174 and 176 respectively. As before, these latter terms each have a first value of 0 or ground potential, and a second value at a positive potential approximating 35 volts. Only when all of the terms C, F, and G are at the second value, is the diode 180 conditioned for conduction.

The cathodes of the diodes 158, 170 and 180 are all connected to an input terminal designated (a). This input terminal is connected to the primary of a transformer 182, the other terminal of the primary being connected to the positive terminal of a 16 volt direct voltage source. The transformer 182 may be similar to the transformers 120 or 128 in FIGURE 1, and may constitute the input transformer of a flip-flop. A diode 184 has its anode connected to the input terminal (a), and a diode 186 also has its anode connected to the terminal (a). The clock pulses (T) are introduced to the cathode of the diode 184, and the output term  $(\overline{\Lambda})$  developed at the output terminal 68 of the flip-flop of FIGURE 23 may be introduced to the cathode of the diode 186.

It is apparent that when the terms B, C and F introduced to the cathodes of the diodes 150, 152 and 154 are true or when the terms B, E, F and G introduced to the cathodes of the diodes 160, 162, 164 and 166, respectively are true; or when the terms C, F and G introduced to the cathodes of the diodes 172, 174 and 176, respectively are true; and when the term  $(\overline{\Lambda})$  introduced to the cathode of the diode 186 is at a relatively high positive potential; then a negative clock pulse introduced to the cathede of the diode 184 is capable of interrupting the current through the secondary of the transfer 182 to trigger the flip-flop connected to that transformer.

The group of diodes 150, 152 and 154; the group of 65 diodes 160, 162, 164 and 166; and the group of diodes 172, 174 and 176 are each connected as an "and" gate. The three "and" gates formed by the three groups of diodes are connected to form an "or" gate, and the resulting "or" gate is connected in circuit with the diodes 70 184 and 186 to form a further "and" gate. The Boolean expression for the over-all networks is, therefore, in the form:

where:

a-is the input to the flip-flop connected to the transformer 182

8

T-represents the clock pulses

B, C, E, F and G-represent voltage levels from the other flip-flops.

The operation of the gating structure of FIGURE 2 is such that when the output from the gate is at a positive 168 and to the anode of a diode 170. The resistor 168 10 potential as a result of a coincidence of positive levels is connected to the positive terminal of the 35 volt direct of all inputs of any one of the individual "and" gates, a charging current is supplied to the primary winding of the input transformer 182. The next clock pulse can then inhibit the transformer current and trigger the flip-Each of the terms B, E, F and G, as before, has a first 15 flop connected to the transformer, in the manner described above. The illustrated method of gating allows the rise time of the inputs to the different gates to occur in the time interval between successive clock pulses. This permits the use of large "pull-up" resistors for the "and" gates, and as a result, a single flip-flop is capable of driving 40 gates of this type.

A typical read amplifier is shown in circuit detail in FIGURE 3. This read amplifier uses NPN silicon junction transistors, such as those designated 2N263. 25 read amplifier circuit includes an input terminal 250 which, for example, receives the output signal from the preamplifier of a corresponding read head 624 associated with the memory drum of the computer, as will be described. This input terminal is connected to the base of a first transistor 252. The collector of the transistor 252 is connected to a resistor 254 and to a resistor 256, the emitter of the transistor 252 also being connected to the base of a transistor 258. The resistor 254 is connected to the positive terminal of a 25 volt direct voltage source. and the resistor 256 is connected to the negative terminal of a 15 volt direct voltage source.

The collector of the transistor 258 is connected to a resistor 269, to the anode of a diode 262, to the cathode of a diode 264 and to the base of a transistor 266. The cathode of the diode 262 and the anode of the diode 264 are both connected to a grounded capacitor 268. The emitter of the transistor 258 is connected to a resistor 270, and a resistor 272 is connected to the resistor 270 and to the negative terminal of an 8 volt direct voltage source. A capacitor 274 is shunted across the resistor 270, and this capacitor is connected to a grounded capacitor 276.

The collector of the transistor 266 is connected to a resistor 278, to the anode of a diode 280, to the cathode 50 of a dide 232 and to the base of a transistor 284. The cathode of the diode 280 and the anode of the diode 282 are connected to a grounded capacitor 286.

The emitter of the transistor 266 is connected to a resistor 288, and the resistor 288 is connected to a resistor 290, the latter resistor being connected to the negative terminal of the 15 volt direct voltage source. A capacitor 292 is shunted across the resistor 288, and the capacitor 292 is connected to a grounded capacitor 294.

The collector of the transistor 284 is connected to a 60 resistor 296, and to the base of a transistor 293. The resistor 296 is connected to the positive terminal of a 35 volt direct voltage source.

The emitter of the transistor 284 is connected to a resistor 300, and the resistor 300 is connected to a resistor 302. The latter resistor is connected to the negative terminal of the 15 volt direct voltage source. A capacitor 304 is shunted across the resistor 300, and the junction of the resistors 300 and 302 is connected to a grounded capacitor 306.

The collector of the transistor 298 is connected to a resistor 308 and to a capacitor 310. The resistor 308 is connected to the positive terminal of the 35 volt direct voltage source. The emitter of the transistor 298 is con-75 nected to a resistor 312 and to a capacitor 314. The

 $a=(B.C.F+B.E.F.G+C.F.G)\overline{A}.T$ 

9

resistor 312 is connected to the positive terminal of a 4 volt direct voltage source.

The capacitor 310 is connected to a resistor 316, which in turn, is connected to the cathode of a diode 318 and to the base of a transistor 320. A capacitor 322 is shunted across the resistor 316, and the anode of the diode 318 is grounded.

The emitter of the transistor 320 is connected to the cathode of a diode 324, the anode of the diode is connected to an input terminal 326 which receives the clock 10 pulses (T). The collector of the transistor 320 is connected to a first output terminal 328.

The capacitor 314 is connected to a resistor 330 which, in turn, is connected to the base of a transistor 332 and to the cathode of a diode 334. The anode of the diode 15 334 is grounded. A capacitor 336 is shunted across the resistor 330. The emitter of the transistor 332 is connected to the cathode of a diode 338. The clock pulses (T) are introduced by way of an input terminal 339, to the anode of the diode 338. The collector of the tran- 20 sistor 332 is connected to a second output terminal 340.

The first stage of the amplifier of FIGURE 3, which incorporates the circuitry associated with the transistor 252, is essentially an emitter follower which provides current gain and an impedance match to the head signal. The 25 emitter follower is followed by three stages of voltage amplification, these stages including the transistors 258. 266 and 284. Symmetrical clipping of the signal at the base of the transistor 266 is provided by the diodes 262 and 264. Similar symmetrical clipping of the signal at 30 the base of the transistor 284 is provided by the diodes 280

The circuitry of the transistor 298 also functions as a phase splitter, so that signals of a first phase are introduced to the base of the transistor 320, and signals of 35 opposite phase are introduced to the base of the transistor 332. Each of the output phases is gated by the clock pulses (T) introduced to the input terminals 326 and 339.

The read amplifier of FIGURE 3 provides that one of the transistors 320 and 332 is conductive to the clock 40 pulses (T) of the computer when a binary 1 is read from the magnetic memory drum, and the other of these transistors is conductive to the clock pulses (T) when a binary 0 is read from the drum. Therefore, the flip-flop 206 is triggered to one operating state whenever a binary 45 0 is read following a binary 1, and the flip-flop is returned to its first stable operating state whenever a 1 is read following a binary 0.

Suitable circuitry for use as a write amplifier is shown in FIGURE 4. The circuitry includes a blocking oscil- 50 lator driving a transistorized power stage on each side of a center-tapped read head winding. As in the read amplifier, silicon junction transistors of the type presently designated 2N263 may be used in the blocking oscillators and in the circuits for triggering the blocking oscillators. 55 In like manner, power transistors of the NPN silicon junction type, such as are presently designated by the Texas Instrument Company as "970," may be used in the power stages.

The input gating provided to the record or write ampli- 60 fier 214 is identical with that of a flip-flop. Therefore, an additional write flip-flop is not necessary, since the desired waveform can be generated directly at the input of the record amplifier.

The write amplifier of FIGURE 4 includes a first input 65 terminal 350 and a second input terminal 352. Whenever the input signal introduced to the input terminal 350 goes positive, a 1 will be recorded by the write head 626 associated with the illustrated write amplifier. Likewise, whenever the input signal introduced to the input ter- 70 minal 352 goes positive, a 0 is written on the magnetic drum 202 by the write head 626.

The input terminal 350 is connected to the cathode of a diode 352, the anode of the diode being connected to a 10

354 is connected to the positive terminal of a 25 volt direct voltage source. The clock pulses T are introduced to an input terminal 358 and to an input terminal 360. The input terminal 358 is connected to the cathode of a diode 362, the anode of which is connected to the resistor 354.

The cathode of the diode 356 is connected to the primary winding of a transformer 364, the other terminal of the primary winding being connected to the positive terminal of a 16 volt direct voltage source. One terminal of the secondary of the transformer 364 is connected to the base of a transistor 366, and the other terminal of the secondary is grounded. A diode 368 is connected across the secondary of the transformer 364.

The emitter of the transistor 366 is grounded, and the collector of the transistor is connected to a resistor 370. the resistor being connected back to the positive terminal of the 25 volt direct voltage source. The collector of the transistor 366 is also connected to a coupling capacitor 372, and the coupling capacitor connects with the emitter of a transistor 374 and the anode of a diode 376. The base of the transistor 374 and the cathode of the diode 376 are both grounded. The collector of the transistor 374 is connected to the cathode of a diode 378, the anode of the diode being connected to the positive terminal a 4.5 volt direct voltage source.

The transistor 374 is connected as a blocking oscillator. Its emitter is connected to one terminal of a first winding of a blocking oscillator transformer 380, and its collector is connected to one terminal of a second winding of the blocking oscillator transformer. The other terminal of the first winding of the transformer 380 is connected to a grounded resistor 382, and the second winding of the transformer is connected to a resistor 384. The resistor 384 is connected to the positive terminal of the 25 volt direct voltage source.

The blocking oscillator transformer 380 has a third winding which is connected to the base of a power transistor 386 and to a resistor 388. The resistor 388 is connected to the emitter of the transistor 386. The collector of the transistor 386 is connected to the positive terminal of an 80 volt direct voltage source.

The emitter of the transistor 386 is connected to a resistor 399 which, in turn, is connected to one terminal of the winding of the corresponding write head 626. resistor 399 is shunted by a capacitor 392. The winding of the write head 626 is center-tapped, and the center tap of the winding is connected to a grounded resistor 394.

The input terminals 352 and 360 are connected to the circuitry associated with a transistor 396. This circuitry is similar to the circuitry associated with the transistor 365. Likewise, the transistor 396 is coupled to a transistor 398. The latter transistor, like the transistor 374, is connected as a blocking oscillator. The output from the blocking oscillator circuit associated with the transistor 398 is connected to a power transistor 400. The power transistor 400 is connected to the other terminal of the winding of the write head 626.

As mentioned, the "write 1" and "write 0" circuits of the write amplifier of FIGURE 4 are identical. Each consists of a first stage which is used to trigger a blocking oscillator which, in turn, drives a grounded collector power stage. The blocking oscillators are pulse width controlled by external circuit parameters to permit interchangeability of transistors in these stages.

Therefore, to write a "1" on the magnetic memory drum 200 by means of the associated write head 626, the input signal at the input terminal 350 goes plus to permit the next clock pulse to be passed through the circuitry of the transistor 366 to trigger the blocking oscillator associated with the transistor 374. The resulting output pulse from the blocking oscillator is amplified by the power amplifier transistor 386, and a current flows through the top section of the winding of the write head 626 so that the resulting magnetic recording will have the polarity resistor 354 and to the anode of a diode 356. The resistor 75 corresponding to a binary "1." Conversely, when the

signal introduced to the input terminal 352 goes plus, the next clock pulse "T" is amplified by the transistor 396 to trigger the blocking oscillator circuit of the transistor 394. The resulting output pulse is amplified by the power transistor 400 and a current flows in the opposite direction 5 through the lower section of the winding of the associated write head 626. This latter current causes a magnetic recording corresponding to a binary "0" to be made on the corresponding channel of the magnetic memory drum.

The circuitry of a suitable clock generator for the com- 10 puter is illustrated in FIGURE 5. This generator likewise may use silicon junction N-P-N transistors of the 2N263 type, in conjunction with a final power output stage which may use silicon junction N-P-N power transistors of this type designated 953 by the Texas Instrument Com- 15 pany. The pulse repetition frequency may be of the order of 100-200 kilocycles, as mentioned above.

The signals from one of the read heads 624 is introduced through an input terminal 410, this particular read head being coupled to a clock channel on the magnetic 20 memory drum. The input terminal 410 is connected to the base of a transistor 412. The collector of the transistor 412 is connected to a resistor 414, and the emitter of the transistor 412 is connected to a resistor 416 and to the base of a transistor 418. The resistor 414 is con- 25 nected to the positive terminal of the 25 volt direct voltage source, and resistor 416 is connected to the negative terminal of the 15 volt direct voltage source.

The collector of the transistor 418 is connected to a resistor 420 and to the base of a transistor 422. The 30 collector is also connected to the anode of a diode 424 and to the cathode of a diode 426. The cathode of the diode 424 and the anode of the diode 426 are connected to a grounded capacitor 428.

The emitter of the transistor 418 is connected to a re- 35 sistor 430 which, in turn, connects with a resistor 432. The resistor 430 is shunted by a capacitor 434, and the junction of the resistors 439 and 432 is connected to a grounded capacitor 436.

The collector of the transistor 422 is connected to a re- 40 sistor 440 and to the base of a transistor 442. The base of the transistor 442 is connected to the cathode of a diode 444, the anode of which is connected to the emitter of the transistor 442 and to a grounded capacitor 446.

The emitter of the transistor 422 is connected to a resister 443, the resistor 448 being connected to a resistor 450. and the resistor 450 being connected to the negative terminal of the 15 volt direct voltage source. A capacitor 452 is shunted across the resistor 448, and the capacitor 452 is connected to a grounded capacitor 454.

The collector of the transistor 442 is connected to a resistor 456 and to the base of a transistor 453. resistor 456 is connected to the positive terminal of the 35 volt direct voltage source. The collector of the transistor 458 is also connected to the positive terminal of the 35 volt direct voltage source. The emitter of the transistor 458 is connected to a grounded resistor 460 and to a capacitor 462. The capacitor 462 is connected to a grounded resistor 464 and to the emitter of a transistor 466. The transistor 466 is connected as a blocking oscillator. The base of the latter transistor is connected to a grounded resistor 468. The emitter of the transistor is connected to the anode of a diode 470, and the collector is connected to the cathode of a diode 472. The anode of the latter diode is connected to the positive terminal of a 6 volt direct voltage source.

The cathode of the diode 470 is connected to a first winding of a blocking oscillator transformer 474. The collector of the transistor 466 is connected to a second winding of the transformer 474. The other terminal of the second winding of the transformer 474 is connected to the positive terminal of the 25 volt direct voltage source.

The cathode of the diode 470 is further connected to

of a diode 473. The cathode of the diode 478, and the other terminal of the first winding of the transformer 474, are connected to a grounded resistor 480. A capacitor 482 is shunted across the resistor 480.

12

The transformer 474 has a third winding which is connected to the base of a transistor 484 and to a resistor 486, the resistor being shunted by a capacitor 488. The resistor 486 is connected to a first resistor 490 and to a second resistor 492. The resistor 490 is connected to the emitter of the transistor 484 and the resistor 492 is connected to the emitter of a transistor 494. The transistors 484 and 494 are power transistors, and their collectors are connected to the positive terminal of the 80 volt direct voltage source. The base electrodes of the transistors 434 and 494 are connected together and to the anode of a diode 496. The cathode of the diode 496 is connected to the positive terminal of the 60 volt direct voltage source.

The resistor 486 is also connected to the cathode of a diode 498, the anode of which is connected to the negative terminal of a 25 volt direct voltage source. The resistor also connects with the primary winding of a transformer 500, the other terminal of that primary winding being grounded. The secondary winding of the transformer 500 is connected to ground and to an output terminal 502. The output terminal produces the clock pulses (T). This output terminal also connects with the cathode of a diode 504, the anode of which is connected to a grounded resistor 506.

It will be observed that the first three stages of the clock generator 210 are similar to the circuitry of the read amplifier illustrated in FIGURE 4, with certain modifications. The fourth and fifth stages, which include the circuitry of the transistors 442 and 458 shape the clock signal and provide triggering pulses for the blocking oscillator circuit associated with the transistor 466. The output pulses from the blocking oscillator drive the power stage which is made up of the power transistors 484 and 494. The resulting output pulses from the power stage are introduced to the primary of the transformer 500, so that the negative-going clock pulses (T) may be produced at the output terminal 502.

Extreme care is taken to control the pulse width of the output clock pulses by preventing saturation of all the transistors, and by minimizing the effect of variations of transistor parameters with external circuit components. As a result, the output pulse width variation in the constructed embodiment of the invention is less than .5 microsecond throughout the temperature range of from  $-55^{\circ}$  C. to  $+120^{\circ}$  C.

As illustrated in FIGURE 6, a selection matrix connects with a center tap connection on each of a group of read heads 624 which are controlled by that matrix. The other terminals of one of the read heads are connected to the anodes of a pair of diodes 520 and 522 respectively. In like manner, the other terminals of another of the read heads 624 are connected to the anode of a diode 524 and to the anode of a diode 526. Still other ones of the read heads are similarly connected to like diodes.

The cathodes of all the diedes associated with one of the terminals of the read heads, such as the diodes 522 and 526, are connected to a common lead 528. Likewise, the cathodes of all the diodes connected to the other terminals of the read heads, such as the diodes 520 and 524, are connected to a common lead 530. The lead 528 is connected to the base of an NPN transistor 532, and the lead 530 is connected to the base of an NPN transistor 534.

The collectors of the transistors 532 and 534 are con-70 nected to the positive terminal of a 25 volt direct voltage source. The emitter of the transistor 534 is connected to one terminal of the primary of an output transformer 536, and the emitter of the transistor 532 is connected to the other terminal of the primary. The center tap a resistor 476 which, in turn, is connected to the anode 75 of the primary of the transformer 536 is connected to

the positive terminal of an 8 volt direct voltage source. One terminal of the secondary winding of the transformer 536 is grounded, and the other terminal is connected to a read amplifier 204.

In the illustrated switching circuitry of FIGURE 6, 5 a particular one of the read heads is selected by the matrix in the unit 16 which biases the diodes of the selected head in the forward direction, all the other diodes being biased in the reverse direction. The selected head signal is superimposed on the direct current biasing cur- 10 rent, and it drives the push-pull grounded collector stage of the transistors 532 and 534. This stage is coupled through the transformer 536 to the read amplifier 204. The push-pull output stage is used to cancel switching transients and noise which would overload the read am- 15 plifier and increase the time between track selection and reading. The effect of the variations of diede forward voltage is also minimized by the push-pull arrangement.

The memory system of the computer is illustrated in the schematic representation of FIGURE 7. As noted above, the different information is recorded on the magnetic drum 662 in a plurality of imaginary tracks, or channels, which are spaced axially along the drum adjacent one another. These tracks have corresponding read heads (not shown) which read the information recorded on the individual tracks. Moreover, certain ones of the tracks have corresponding write heads (not shown) which can be controlled to write data on the tracks with which they are associated. As also mentioned, each of the channels or tracks on the drum has sixty-four sectors, and a twenty-five digit word may be recorded in each sector.

The uppermost channel on the drum in FIGURE 7 is the clock channel (T). This channel, as mentioned above, contains a plurality of recordings which are spaced from one another by an interval corresponding to a binary bit or digit. The recordings in the clock channel (T) are read by an appropriate read head and introduced to the clock generator 210 (described in conjunction with FIGURE 5). The clock generator develops a plurality of clock pulses designated (T). These clock pulses are used to time the actual triggering of all the flip-flops in the computer. For purposes of convenience, in some instances the clock pulses are omitted in the ensuing description of the logic circuitry used in the computer of the invention. However, it is to be remembered that the timing 45 of substantially all the flip-flops is under the control of the clock pulses (T).

The magnetic drum 662 also contains twenty-nine channels which constitute the permanent storage for the computer, and on which the various commands are recorded. 50 These channels will be referred to as the (Moy) channels. Adjacent the (Moy) channels is a temporary storage channel for the output numbers which is designated the (Mox)channel. The magnetic drum 662 also includes an (Mov) temporary channel for the input numbers, and it includes 55 an (Moz) temporary storage channel for the input numbers. The selection matrix 16 (FIGURE 6) is coupled to the read heads associated with the (Moy) channels, and it is also coupled to the read heads associated with the (Mox), (Mov) and (Moz) channels in the manner de- 60 scribed in conjunction with FIGURE 6. These read heads are all coupled to the read amplifier 204, which, in turn, is coupled to a read flip-flop (Moy). Any one of the read heads associated with the different (Moy) channels, or any one of the read heads associated with the (Mox), (Mov) and (Moz) channels, may be selected by the selection matrix 16, so that its output signals may be introduced to the read amplifier 204 to actuate the read flip-flop (Moy). The terms (Moy) and  $(\overline{\text{Moy}})$  may be derived 70 from the read flip-flop (Moy).

The (Mox) temporary storage channel has an additional read head which is coupled to a read amplifier 600, the read amplifier, in turn, being coupled to the input ter(Mox) produces (Mox) and ( $\overline{\text{Mox}}$ ) terms at its output terminals, regardless of the control exerted on the other read heads by the selection matrix 16.

14

The (Mox), (Mov) and (Moz) channels include respective write amplifiers 602, 604 and 606 which are connected to corresponding ones of the write heads associated with these channels. The amplifiers 602, 604 and 606 may be connected in the manner described in conjunction with FIGURE 4. These amplifiers each have two input terminals, and they each include a pair of blocking oscillators. When a term is introduced to one input terminal a corresponding binary "0" is written in the corresponding channel, and when an input term is introduced to the other input terminal a binary "1" is written in the corresponding channel. The term  $(m_{ox})$  and the term  $(\overline{m_{ox}})$ are introduced to the respective input terminals of the write amplifier 602. Likewise, the terms  $(m_{ov})$  and  $(\overline{m_{ov}})$ are introduced to the input terminals of the write amplifier 604, and the terms  $(m_{oz})$  and  $(\overline{m_{oz}})$  are introduced to the input terminals of the write amplifier 606.

As also described above, the magnetic drum 662 includes an accumulator register channel (A), an instruction register channel (I), a multiplicand and divisor register channel (D) and a multiplier and quotient register channel (R). The instruction register channel provides a twenty-five bit delay and the multiplier channel (R) and multiplicand register channel (D) provide a twenty-four bit delay so that, in a manner to be described in more detail, a word of information may be circulated in these registers. The read heads associated with the various register channels are coupled to a corresponding plurality of read amplifiers 608, 610, 612 and 614. These read amplifiers may be connected in a manner similar to that described in conjunction with FIGURE 4.

The read amplifier 608 controls a flip-flop (Ao) which is included in the accumulator register (A). This flipflop provides the output terms Ao and  $\overline{\Lambda o}$ . The read amplifier 610 controls a flip-flop (Io) which is included in the instruction register (I). The flip-flop (Io) produces the output terms Io and  $\overline{Io}$ . The read amplifier 612 controls a flip-flop (Do) which is included in the multiplicand and divisor register (D). This latter flip-flop provides the terms Do and  $\overline{Do}$ . The read amplifier 614 controls the flip-flop (Ro), this latter flip-flop being included in the multiplier and quotient register channel (R). The flipflop (Ro) supplies the output terms Ro and  $\overline{Ro}$ .

A plurality of write amplifiers 616, 618, 620 and 622 are respectively coupled to the write heads associated with respective ones of the register channels. The input terminals of the write amplifiers 616 are designated  $a_0$ and  $\overline{a}_0$  respectively. This amplifier, and the amplifiers 618, 620 and 622 may be similar in their construction to the write amplifier described in conjunction with FIG-URE 4. The input terminals of the write amplifier 618 are designated  $i_0$  and  $\overline{i_0}$ . The input terminals of the write amplifier 620 are designated  $d_0$  and  $\overline{d_0}$  respectively. The input terminals of the write amplifier 622 are designated  $r_0$  and  $\overline{r_0}$  respectively.

The magnetic drum 662 also includes a sector channel which is designated as (Sot). This sector channel (Sot) has binary numbers recorded in it which constitute the addresses of the different sixty-four sectors of the drum. The read head associated with the sector channel is coupled to a read amplifier 624 which may be similar in its construction to the read amplifiers described above. The read amplifier 624 controls a flip-flop (Sot). The latter flip-flop provides the terms Sot and Sot.

The computer of the invention may be considered to be composed functionally of a control unit, a memory unit and an arithmetic unit. Each of these units includes a plurality of flip-flops, and the disposition of these flipminals of a read flip-flop (Mox). The read flip-flop 75 flops in the several units is illustrated in FIGURES 8, 9

and 10. In some instances, a flip-flop is used in more than one unit and on a time-shared basis. Whenever a flip-flop has a secondary use, such secondary use is shown in dotted form in these figures and in the appropriate unit.

The control unit of FIGURE 8 includes the instruction 5 register (1), which is designated as 12; and it also includes a coincidence detector 20, an order register 14, and a group of control flip-flops represented by a block 22.

The instruction register includes the flip-flop (Io) which was described in conjunction with FIGURE 7. 10 The order register 14 includes a group of three flip-flops which are designated O1, O2, and O3. The order register also uses a group of flip-flops S1, S2, S3 and S4 from a track selector register 700 (FIGURE 9) on a time-shared basis. The coincidence detector 20 includes a flip-flop 15 (Kc) and it also uses the flip-flop (S4) from the track selector register. The block 22 includes a group of three control flip-flops which are designated K1, K2 and K3.

The memory unit of FIGURE 9 includes the track selector register 700 referred to above. This register includes the flip-flops S1-S4 referred to above, and it includes an additional flip-flop S5. Also included in the memory unit are the read flip-flops Moy, Mox and Sot of FIGURE 7.

The arithmetic unit of FIGURE 10 includes the ac- 25 cumulator register (A), the multiplicand and divisor register (D), the multiplier and quotient register (R), and an auxiliary arithmetic unit for time standard and in-put/output operation is also included. The accumulator register (A) includes the read flip-flop (Ao) of FIG- 30 URE 7, and it also includes a flip-flop (Ai), a flip-flop (Di), and a carry flip-flop (Ca). Moreover, the accumulator register uses the track selector flip-flop (S1) and the coincidence detector flip-flop (Kc) on a time-shared

The (D) register includes the flip-flop (Do) of FIG-URE 7, and it uses the track selector flip-flop (S2) on a time-shared basis. The (R) register, on the other hand, includes the flip-flop (Ro) of FIGURE 7, and it also 40 uses the coincidence flip-flop (Kc), and the control flipflop (K3) and the track selector flip-flops (S3) and (S4) on a timed-shared basis. The auxiliary arithmetic unit includes a time standard flip-flop (Ts), an output comparator flip-flop (Cc), an output carry flip-flop (Cn), and an input/output flip-flop (Mn).

The computer of the invention includes a bit counter 628 which is illustrated in FIGURE 11. This bit counter is controlled to provide different configurations for each bit time during each word as the drum 662 of FIGURE 7 50 rotates. As noted previously, each word on the drum contains twenty-five digits, and there are sixty-four words for each channel. The bit counter of FIGURE 11 is controlled therefore to count from P24 to P0 to provide twenty-five different configurations each representing a 55 different bit, or digit time. In a manner to be described, the bit counter of FIGURE 11 is controlled so that it may conveniently be synchronized with the sector channel (Sot) on the drum so that the digit times represented by the bit counter will conform with the digit times of the 60 commands in the permanent storage channels (Moy) as represented by the binary numbers in the sector channel.

The bit counter of FIGURE 11 includes a plurality of flip-flop networks which are designated T1, T2, T3, T4 and T5 respectively. The flip-flops may be constructed 65 in accordance with the circuitry described in conjunction with FIGURE 1. A plurality of "and" gates and a plurality of "or" gates are coupled to the flip-flops in the bit counter. The "and" gates are designated as 630, 632, 634, 636, 638, 640, 642, 644, 646, 648, 650, 652, 654 and 70 656 respectively; and the "or" gates are designated as 660, 662, 664 and 666 respectively.

The "and" and "or" gates are connected to the dif-

16 following logical equations. The "or" gates and the "and" gates may be connected together in the manner described in conjunction with FIGURE 24.

$$t_1 = \overline{T}_5 + \overline{T}_3 + \overline{T}_2.S_{OT}$$

$$\overline{t}_1 = \overline{T}_4 + \overline{T}_3 + \overline{T}_2$$

$$t_2 = \overline{T}_1$$

$$\overline{t}_2 = \overline{T}_1(\overline{T}_4.\overline{T}_5 + \overline{T}_3)$$

$$t_3 = \overline{T}_1.T_2$$

$$\overline{t}_3 = \overline{T}_1.T_2$$

$$t_4 = \overline{T}_1.T_2.T_3.\overline{T}_5$$

$$\overline{t}_4 = \overline{T}_1.T_2.T_3.T_5$$

$$t_5 = \overline{T}_1.T_2.T_3$$

$$\overline{t}_5 = \overline{T}_2(\overline{T}_3.\overline{T}_1 + \overline{T}_4.T_3.T_1)$$

The logic illustrated in FIGURE 11, and set forth in the above equations, controls the flip-flops T<sub>1</sub>, T<sub>2</sub>, T<sub>3</sub>, T<sub>4</sub> and T<sub>5</sub> so that the bit counter has successive configurations as shown by the timing chart of FIGURE 12. It will be noted that the clock pulses (T) are omitted from the logic equations, as are the cross output terms of the individual flip-flops. However, these terms are illustrated in FIGURE 11. That is, the terms T and  $T_1$  are shown as introduced to the "and" gate 630, the terms T and T1 are introduced to the "and" gate 634, the terms T and  $\overline{T}_2$  are introduced to the "and" gate 636, the terms T and  $T_2$  are introduced to the "and" gate 638, and so on where "T" represents the clock pulses; and  $T_1, T_2 \ldots, \overline{T}_1, \overline{T}_2 \ldots$ represent the output terms.

The bit counter of FIGURE 11 normally counts down from the digit time P24 to the digit time P0. An examination of the circuitry will reveal that when the bit counter reaches the P2 configuration, it can reach the P1 configuration only when the (S<sub>OT</sub>) term is a 1. The recordings in the sector channel of the drum 662 in FIGURE 32 are arbitrarily arranged so that only in the P2 bit position in that channel do all sixty-four words on the drum contain a 1. All other bit positions contain at least one 0.

Therefore, as the drum 662 rotates, after the computer has first been put into operation, the bit counter of FIG-URE 11 will start counting, and it will continue to count down from P<sub>24</sub> until it reaches its P<sub>2</sub> configuration. if it encounters a 1 from the flip-flop (SOT), it will continue of its  $P_0$  position. However, if for the next word, it does not encounter a 1 at its  $P_2$  configuration, it will stop until it does so. This shift between the count of the bit counter and the sector channel will continue until the P<sub>2</sub> bit position of each word in the sector channel corresponds with the P2 bit configuration of the counter. At that time, the counter will be synchronized with the sector channel and will proceed to repeat its digit count for each word. It will be noted that this synchronizing of the bit counter with the sector channel is obtained in the computer of the invention without the requirement of the addition of any identifying bits on the magnetic drum.

In addition to the bit counter of FIGURE 11 and which shall be designated generally as 628, the computer of the invention includes a word counter 670 which is illustrated in FIGURE 13. This word counter counts from W0 to W63 word times, and then repeats. The sector numbers in the sector channel (Sot) on the magnetic drum are synchronized as will be described with their binary-coded equivalents in the word counter.

The word counter 670 includes a group of six flip-flops which are designated W1, W2, W3, W4, W5 and W6. plurality of "or" gates 672, 674, 676, 678, 680, and 682; and a plurality of "and" gates 684, 636, 688, 690, 692, 694, 696, 698, 700, 702, 704, 706, 708, 710, 712 and 714 are connected to the flip-flops in the manner illustrated in FIGURE 35 and as represented by the following logic equations.

The logic circuitry of the counter 670 also includes an emitter follower which is designated Po, and which proferent flip-flops T1, T2, T3, T4 and T5 in the manner vides an output term P<sub>0</sub> at 0 digit time. An "and" gate illustrated in FIGURE 11 and in accordance with the 75 716 is connected to the input terminal of the emitter fol-

lower  $P_0$ , and the terms  $\overline{T}_1$ ,  $T_2$ ,  $\overline{T}_3$  and  $T_5$  are introduced to the "and" gate 716. It will be realized that these terms correspond to the configuration of the bit counter 628 of FIGURE 11 at  $P_0$  digit time, as shown by the chart of FIGURE 12. The following logic equations are applicable to the word counter 670:

$$\begin{array}{l} w_1 = P_0 + Sot.T_5.\overline{T_4} \\ \overline{w_1} = P_0 \\ w_2 = P_0.W_1 + Sot(P_9 - P_{13}) \\ \overline{w_2} = P_0.W_1 \\ \overline{w_3} = P_0.W_1.W_2 + Sot(P_9 - P_{13}) \\ \overline{w_3} = P_0.W_1.W_2 \\ w_4 = P_0.W_1.W_2.W_3 + Sot(P_9 - P_{13}) \\ \overline{w_4} = P_0.W_1.W_2.W_3 \\ w_5 = P_0.W_1.W_2.W_3 \\ w_5 = P_0.W_1.W_2.W_3.W_4 + Sot(P_9 - P_{13}) \\ \overline{w_5} = P_0.W_1.W_2.W_3.W_4 \\ w_6 = P_0.W_1.W_2.W_3.W_4.W_5 + Sot(P_9 - P_{13}) \\ \overline{w_6} = P_0.W_1.W_2.W_3.W_4.W_5 + Sot(P_9 - P_{13}) \\ \overline{w_6} = P_0.W_1.W_2.W_3.W_4.W_5 \end{array}$$

As before, the clock pulses (T) and the cross terms for the individual flip-flops have been omitted from the logic equations. To simplify the illustrated circuitry, these terms have also been omitted from FIGURE 13.

The logic involved with the word counter is simple 25 counter logic, with W<sub>1</sub> representing the least significant digit of the sector number and W6 representing the most significant digit of that number.

The term Sot. T5. T4 is the synchronizing signal which sets the counter after the bit counter 628 is properly synchronized and in response to signals from sector 63 of the sector identifying channel (Sot) which occur during the digit period P13-P9. Synchronization is accomplished by storing a "1" in each of the digit positions  $P_{13}-P_{9}$  of sector 63, in the ( $S_{OT}$ ) channel but storing a "0" in the 35 respective  $P_{13}-P_9$  positions of the other sectors of that channel. The word counter 670 of FIGURE 13 is not synchronized with the number 63 sector until the bit counter of FIGURE 11 is in synchronism with the sector channel  $(S_{OT})$ , as described above. Only then will the 40 bit counter properly identify the  $P_{13}-P_{9}$  digits of the sector channel by the terms  $\overline{T}_4.T_5$ . When that occurs, the word counter 670 is set to 1111111. At each  $P_0$ time, the word counter undergoes a transition, and it counts through a series of 64 steps at which time it again 45 reaches the 1111111 configuration by the recordings in the sector 63 of the channel (Sot).

To sum up the action of the sector channel (Sot), and the bit counter of FIGURE 11 and the word counter of FIGURE 12, it should again be pointed out: the sector address channel (Sot) is a permanent channel on the magnetic memory drum 662 as described in conjunction with FIGURE 7. This channel contains the sector address number, and the sector address number is recorded in the channel as two 6-bit serial codes. In addition, the 55sector channel (Sot) has a 1 at the P2 digit position of each sector, this 1 being used to synchronize the bit counter 628 of FIGURE 11 in the described manner. As also described, the P2 digit time is the only position on the (Sot) track of the magnetic memory drum which 60 contains a 1 in every word.

Therefore, if the bit counter 628 of FIGURE 11 is set into operation at a point such that the P2 configuration of the counter occurs at any other digit time with respect to the magnetic memory drum, it will find at least one "0" at that time as it moves from word to word. counter will then stay in the P2 configuration until it finds a 1 at a later time, thereby skipping one or more counts. This shifts the P2 configuration of the counter relative to the words on the magnetic drum 662. The process is 70 ing logic equation: continued until the P2 configuration of the counter occurs at the P2 time of the words on the drum. At this time, the counter can no longer shift with respect to the words on the drum as there is always a "1" on the (Sot) track at this pulse time of every word. This system enables 75 connected to one another and to the input terminal  $\overline{k_2}$ 

the bit counter 628 to synchronize with the words on the magnetic memory drum after a maximum lag of one drum revolution.

As also described in conjunction with FIGURE 13, the (Sot) track of the magnetic memory drum is further used to synchronize the word counter 670. This latter synchronizing is accomplished as noted, by placing at one "1" in the digit positions  $P_{13}-P_{9}$  of sector 63, and all "0's" at these digit positions in all other sectors. It can 10 take at most one drum revolution after the bit counter 628 of FIGURE 11 is synchronized to synchronize the word counter 670 of FIGURE 13, so that both counters will be synchronized in a maximum of two drum revolutions. The "1's" in the  $P_{13}-P_9$  digit times of the word 15 63 sets all the flip-flops  $W_1-W_6$  of the word counter 670 to "1."

The logic associated with the coincidence detector flipflop K<sub>c</sub> of FIGURE 8 is illustrated in FIGURE 14. The left input terminal  $(k_c)$  of the flip-flop has a plurality of "or" gates 701, 702, 704 and 706 associated with it, and that input terminal has a plurality of "and" gates 708, 710, 721, 741, 716, 718, 720 and 722 also associated with it. The "and" gates and "or" gates are connected to one another and to the left input terminal of the flip-flop in the manner illustrated in FIGURE 14 and in accordance with the following logic equations:

$$k_c = P0\overline{K}1(K2 + \overline{K3}.\overline{O3}) + T5.\overline{T4}.K2,$$
  
 $K3 + K1.\overline{K2}(P0.\overline{O3}.\overline{S3} + \overline{O2}.\overline{Fa}.P24)$ 

The right input terminal  $(\overline{k}_c)$  of the flip-flop (Kc) has a group of "or" gates 723, 726, 728, 730, 732, 734, 736 and 738 associated with it, and that input terminal has a plurality of "and" gates 740, 742, 744, 746, 748, 750, 752, 754, 756, 758, 760, 762 and 764 also associated with it. The latter group of "or" gates and "and" gates are interconnected with one another and to the right input terminal  $\overline{k}_c$  of the flip-flop (Kc) in the manner illustrated in FIGURE 14 and in accordance with the following logic equation:

$$\overline{k}_{c} = \overline{K1} \{ K2[P0(\overline{02} + O3 + \overline{01}.\overline{Ao}) + F1\overline{T5}(T4 + \overline{K3})] + \overline{K2}.K3.\overline{03}.P0 \} + K1.\overline{K2}(O3.Fa.P24 + O2.S3.P0)$$

The logic associated with the control flip-flops in the block 22 of FIGURE 8 is illustrated in FIGURE 15. There are three of these flip-flops and they are designated K1, K2 and K3. The input terminal  $k_1$  of the flipflop (K1) has a plurality of "or" gates 770, 774, 776, 778 and 780 associated with it, and that input terminal has a plurality of "and" gates 782, 784, 786, 788, 790 and 792 also associated with it. These "and" gates and "or" gates are connected to one another and to the input terminal  $k_1$  of the flip-flop (K1) in the manner illustrated in FIGURE 15 and in accordance with the following logic equation:

$$k_1=R3+P0\{\overline{K2}[\overline{O1}.O2+O1.O3(S4+\overline{O2})\\+K2.Kc(\overline{K3}+\overline{O1}.O2.O3)+\overline{J}\}$$

A pair of "and" gates 794 and 796, and an "or" gate 798 are connected to one another and to the right input terminal  $(\overline{k}_1)$  in the manner illustrated in FIGURE 15 and in accordance with the following logic equation:

$$\overline{k}_1 = P0.J(\overline{E}f + R1.\overline{W6} + \overline{K3})K2$$

A plurality of "or" gates 800, 802, 804, 806 and 808, and a pluralityy of "and" gates 810, 812, 814, 816, 818, 820 and 822 are connected to one another and to the input terminal  $k_2$  of the flip-flop (K2) in the manner illustrated in FIGURE 15 and in accordance with the follow-

$$k_2 = R_3 + P0\{\overline{J} + K2(\overline{K3} + O1.O2.\overline{S2}.\overline{S1}) + K1[O1(\overline{O3} + O2.\overline{S4}) + \overline{O1}.\overline{O2}]\}$$

An "and" network 824 and an "or" network 826 are

$$\overline{k_2} = \overline{K1}.K3.Kc.J(\overline{O3} + O1 + \overline{O2})P0$$

A plurality of "or" networks \$28, 830, 832, and 834, and a plurality of "and" networks 836, 838, 840 and 842 are connected to one another and to the input terminal k<sub>3</sub> of the flip-flop (K<sub>3</sub>) in accordance with the following logic equation:

$$k_3 = R_3 + P0\{J + K1.K2 + \overline{K1}.\overline{K2}.O1.O3(S4 + \overline{PO2})\} + \overline{K1}.\overline{K2}.\overline{O1}.O2[Ao + P0]$$

A plurality of "or" gates 844, 846, 848, and 850, and a plurality of "and" gates 852, 854, 856, 858, 860, 862, 864 and 866 are connected to the input terminal  $\overline{k}_3$  of the 15 ance with the following logic equations: flip-flop (K3) in accordance with the following logic equation:

$$\overline{k_3} = \overline{K1.01.02} [Ao.\overline{K2}.\overline{F0} + O3.Ai.P24] + P0\{K1[K2.S5 + Md.K2.Ef^*] + K1.K2.Kc\}J$$

The logic included in the order register 14 of FIGURE 8 is illustrated in FIGURE 16. As noted above, this register contains three flip-flops which are designated O1, O2 and O3.

A pair of "and" gates 870 and 872 and an "or" gate  $^{25}$ 874 are connected in a logic circuit to the input terminal  $o_1$  of the flip-flop (O1). The input terminal  $\overline{o_1}$  of that flip-flop has a pair of "and' gates 876 and 878 and an

"or" gate 880 associated with it.

Likewise, a pair of "and" gates 882 and 884, and an "or" gate 886 are connected in a logic circuit to the input terminal  $o_2$  of the flip-flop (O2). Similarly, a pair of "and" gates 888 and 890, and a pair of "or" gates 892 and 894 are connected to one another and to the input terminal  $\overline{o_2}$  of the flip-flop (O2).

A pair of "and" gates 893 and 895, and an "or" gate 896 are connected in a logic circuit to the input terminal  $o_3$  of the flip-flop (O3). A pair of "and" networks 896 and 898, and an "or" network 900 are connected in a  $_{40}$ logic circuit to the input terminal  $\overline{o_3}$  of the flip-flop (O3).

The "and" gates and the "or" gates associated with the flip-flops O1, O2 and O3 are connected to those flip-flops and to one another in the manner illustrated in FIGURE 16, and in accordance with the following logic equations: 45

$$\begin{array}{l} 0_1 = (K1.K3.\overline{K3} + L)O2 \\ \overline{o_1} = (K1.K2.\overline{K3} + L)\overline{O2} \\ o_2 = (K1.K2.K3 + L)O3 \\ o_2 = (K1.K2.\overline{K3} + L)\overline{O3} + R3 \\ o_3 = (K1.K2.\overline{K3}.Moy + L.E.) \\ o_3 = (K1.K2.\overline{K3}.\overline{Moy} + L.E. + R3) \end{array}$$

As mentioned in conjunction with FIGURE 9, the memory unit includes a track selector register 700 which controls the selection matrix 16 of FIGURE 7. The logic circuitry incorporated in the track selector register 700 is set out in FIGURE 17. As noted above, this register includes a group of five flip-flops which are designated S1, S2, S3, S4 and S5.

An "or" network 900 is connected to the input terminal s<sub>i</sub> of the flip-flop (S1) and a pair of "and" networks 902 and 904 are connected to the "or" network 900. An emitter follower (Fs) is connected to the "and" gate 904. The components described above are connected to one another and to the input terminal  $s_1$  of the flip-flop (S1) in accordance with the following equation:

$$s_1 = K1.\overline{K}2.K3.Ao.\overline{O}2 + S2.FS$$

A plurality of "or" gates 906, 908, and 910 and a plurality of "and" gates 912, 914, 916, 918, and 920 are connected to one another and to the emitter follower (Fs). These "and" gates and "or" gates are connected in accordance with the following equation:

$$f_s = \overline{K3}.\overline{T4}.\overline{K1}.\overline{K2} + K1.K2\overline{T4}.\overline{K3} + T4(T3 + T1.T2)TS$$

A pair of "and" gates 922 and 924 are connected to an "or" gate 926, the "or" gate being connected to the input terminal  $\overline{s_1}$  of the flip-flop S1. These latter components are connected in the manner illustrated in FIGURE 17 and in accordance with the following logic equation:

$$\overline{s_1} = K1.\overline{K2}.K3.\overline{A0}.\overline{O2} + \overline{S2}.FS$$

The input terminal  $s_2$  of the flip-flop (S2), and the input terminal s2 of that flip-flop have a plurality of "or" gates and "and" gates connected to them, these gates being designated as 928, 939, 932, 934, 936, 938, 949, 942, 944, and 946. The gates associated with the input terminals of the flip-flop (S2) are connected in a logic circuit in the manner illustrated in FIGURE 17 in accord-

$$s_2 = Do\overline{K2}[\overline{K1}.\overline{O2}.P0 + K1.K3(\overline{O2} + \overline{O3})] + S3Fs$$
  

$$s_2 = \overline{Do}.\overline{K2}[\overline{K1}.\overline{O2}.P0 + \overline{K1}.\overline{K3}(\overline{O2} + \overline{O3})] + \overline{S3}.Fs$$

 $02[\overline{Ao.K2.P0}+O3.Ai.P24]$  A plurality of "and" gates and "or" gates 948, 950,  $+P0\{K1[\overline{K2.S5}+Md.K2.\overline{E}f^*]+\overline{K1.K2.Kc}\}$  20 952, 954, 956, 953, 960, 962, 964 and 966 are connected to one another and to the input terminal s3 of the flipflop (S3). Similarly, a plurality of "and" gates and "or" gates 968, 970, 972, 974, 976, 978, 980 and 982 are connected together and to the input terminal  $\overline{s_3}$  of that flip-The gates associated with the input terminals of the flip-flop (S3) are connected in the logic circuitry illustrated in FIGURE 17 and in accordance with the following logic equations:

30 
$$s_3 = \overline{K2}\{K1.\overline{K3}[\overline{O2}.P0(Kc+S4) + \overline{O1}.S4] + \overline{K1}.\overline{O2}.P0\} + S4.Fs$$
  
 $\overline{s_3} = K1.\overline{K2}.K3\{\overline{S4}(\overline{O2}.\overline{Kc} + \overline{O1}) + \overline{O2}.\overline{P0}\} + \overline{S4}.Fs$ 

A plurality of "or" gates and of "and" gates 981, 983, 984, 985, 986, 987, 988, 990, 992, 994, 996, 998 and 1000 are logically connected in the manner illustrated in FIG-URE 17, and these gates are associated with the input terminal  $s_4$  and the input terminal  $\overline{s_4}$  of the flip-flop (S4). The latter logic circuitry may be represented by the following logic equations:

$$\begin{array}{l} \underline{s_4} = \underline{K1.\overline{K2}.K3.Ro(\overline{03} + \overline{02})} + S5.Fs \\ \overline{s_4} = \underline{K2}[\overline{R0}.K1(\overline{03}.K3 + \overline{02}.P24) + \overline{K1}.\overline{03}.P0] + \overline{S5}Fs \end{array}$$

A pair of "and" gates 1002 and 1004, and an "or" gate 1006 are connected to an emitter follower (Fi) in the manner illustrated in FIGURE 17 and in accordance with the following logic equation:

$$f_1 = Io.\overline{Sot} + \overline{Io}.Sot$$

The input terminals  $s_5$ ,  $\overline{s_5}$  of the flip-flop (S5) have the following "and" gates and "or" gates associated with them, these gates being designated as 1008, 1010, 1012, 1014, 1016 and 1018. The gates are interconnected in a logic circuitry in accordance with the following equa-55 tions:

$$s_5 = K1.\overline{K2}.K3(P9-P13) + Io.FS$$
  
 $s_5 = K1.\overline{K2}.K3.Fi.\overline{T5}.\overline{Tr} + \overline{Io}.FS$ 

The accumulator register (A) of FIGURE 10 is set out in more detail in FIGURE 18. As noted above, this register includes a channel on the magnetic drum 662, and it also includes the write amplifier 616, and the read amplifier 608. The accumulator register also includes the flip-flops Ao, Ai, Di and the carry flip-flop (Ca). It also time shares the flip-flops (S1) and (Kc) as noted. The logic associated with the latter flip-flops will be described elsewhere herein. The flip-flop (Ai) is included to shape the pulses fed into the logic circuitry associated with the write amplifier 616. The channel on the magnetic drum 662 provides a 24-bit delay, and the flip-flop Ai provides an additional bit delay. Therefore, the accumulator register (A) is capable of circulating a 25-bit computer word.

The accumulator register (A) includes an emitter fol-75 lower (Fa) and an emitter follower ( $\overline{Fu}$ ). An "or" gate

1010 is connected to the follower (Fa) and a pair of "and" gates 1012 and 1014 are connected to the "or" gate 1010. An "or" gate 1016 is connected to the follower  $(\overline{Fa})$ , and a pair of "and" gates 1018 and 1020 are connected to the "or" gate 1016. The illustrated components associated with the emitter follows (Fa) and  $(\overline{Fa})$  are connected in accordance with the following logic equations:

$$\frac{f_a = (Ca.\overline{A}i + \overline{Ca}.Ai)}{f_a = (Ca.Ai + \overline{Ca}.\overline{A}i)}$$

The write amplifier 616 has a first input terminal designated ao, and it has a second input terminal designated  $\overline{a}_{o}$ . An input pulse to the terminal  $a_{o}$  causes the flip-flop (Ao) to be triggered true after an interval of 23-bit times. 15 Likewise, an input to the terminal  $(\overline{a}_0)$  causes the flip-flop (Ao) to be triggered false after the 23-bit interval. A plurality of "and" gates and "or" gates 1022, 1024, 1026, 1028, 1030 and 1032 are associated with the input terminal  $(a_0)$  of the write amplifier 616. A plurality of "and" 20 gates and "or" gates 1034, 1036, 1038, 1040, 1042 and 1044 are associated with the input terminal  $\bar{a}_0$  of the write amplifier 616. These logic components are connected in accordance with following logic equations:

$$a_0 = G(Fa.\overline{Di} + \overline{F}a.Di)\overline{E}f + Ef.L$$
  

$$\overline{a}_0 = (\overline{G} + Fa.Di + \overline{F}a.\overline{Di})\overline{E}f + Ef.L$$

A plurality of "and" gates and "or" gates 1046, 1048, 1050, 1052, 1054, 1056, 1058 and 1060 are associated 30 with the input terminal  $(a_1)$  of the flip-flop (Ai). Likewise a plurality of "and" gates and "or" gates 1962, 1964, 1066, 1068, 1070, 1072, 1074, 1076, 1078, 1080, 1082, 1084 and 1086 are associated with the input terminal  $(\overline{a}_1)$  of the flip-flop (Ai). These "and" gates and "or" 35 gates are interconnected in the illustrated logic sequence, and in accordance with the following equations:

$$\overline{a}_1 = \overline{A}o[K2 + \overline{K}1.O1 + K1.\overline{O}2]$$

$$+\overline{K}2\{K1.\overline{O2}[Ro.\overline{K3}+S1.\overline{P24}.K3]\}$$

 $\overline{a}_i = \overline{A}o[K2 + \overline{K}1.01 + K1.02]$ 

$$+\overline{K}2\{K1.\overline{O2}[\overline{Ro}.\overline{K}3+K3(\overline{S}1+P24]+\overline{K1}.\overline{O}1\}$$

The flip-flop (Di) has its input terminal  $d_1$  connected to a plurality of "and" gates and "or" gates 1150, 1152, 1154, 1156, 1158, 1160, 1162, 1164, 1166, 1168, 1170, 1172, 1174 and 1176. Likewise, a plurality of "and" gates and "or" gates 1178, 1180, 1182, 1184, 1186, 1188, 1190, 1192, 1194, 1196, 1198, 1209, 1202, 1204 and 1206 are associated with the input terminal  $\overline{d}_1$  of that flip-flop. The gates associated with the input terminals  $d_i$  and  $\overline{d}_i$  of the flip-flop (Di) are connected in accordance with the following logic equations:

$$d_{i}=KL(K1.Moy[\overline{O}3(\overline{O}2+Kc) +AD.\overline{O}1.O3]+K1(\overline{O}2[S2.K3)$$

$$+Do.\overline{K3}$$
]  $+Do.\overline{K}c.\overline{O3}.\overline{P0}+Ao.K3.O2.O3.S3)$ 

$$\overline{d}_1 = K2 + \overline{K1}(\overline{M}oy + \overline{A}o.O3 + K1)\overline{O3}(\overline{D}o.\overline{P0} + Kc) \\ + \overline{O2}(K3.\overline{S2} + \overline{K3}(P0 + P24.Ro)) + Ao.O2.O3$$
60

The carry flip-flop (Ca) has a plurality of "and" gates and "or" gates 1090, 1092, 1094, 1096, 1098, 1100, 1102, 1104, and 1106 associated with its input terminal  $c_{\rm a}$ . This flip-flop has a plurality of "and" gates and "or" gates 1108, 1110, 1112, 1114 and 1116 associated with its 65 input terminal  $\bar{c}_a$ . The gates are interconnected in accordance with the following logic equations, and as illustrated in FIGURE 18:

$$c_n = \overline{P}24\{\overline{K1}.\overline{K2}.O1(\overline{O2}.O3.Moy.P0)$$

$$+Kc.Ai.\overline{Di})+Kc.\overline{Ai}.Di(K1+\overline{D1})+\overline{Kc}.Ai.Di\}$$

$$\overline{c}_{a}=P24+\overline{K1}.\overline{K2}.O1.Kc.\overline{Ai}.Di$$

$$+Kc.Ai.\overline{Di}(K1+\overline{OI})+Kc.\overline{Ai}.\overline{Di}$$

The logic circuitry of the multiplicand and divisor register (D) of FIGURE 10 is shown in FIGURE 19. This 75 register incorporates a channel on the magnetic drum 662, as described above (FIGURE 7), and this channel provides a 24-bit delay for the register.

The write amplifier 620 has its first input terminal  $d_0$ connected to a logic control circuit. This logic circuit includes a plurality of "and" networks and "or" networks 1120, 1122, 1124, 1126, 1128, 1130, 1132 and 1134. Similarly, the input terminal  $\overline{d_0}$  of the write amplifier is associated with a plurality of "and" gates and "or" gates 1136, 1138, 1140, 1142, 1144, 1146, 1148 and 1150.

The logic control circuitry associated with the write amplifier 620 is shown in FIGURE 19, and that circuitry functions in accordance with the following logic equa-

$$d_0 = \overline{K}2.K1[S2(O3+P0)+O3.Do.P0]+K1.Moy+Ef.Io$$
  
 $\overline{d}_0 = \overline{K}2.K1[\overline{S}2(O3+P0)+\overline{O}3.\overline{D}o.\overline{P}0]+K1.Moy+Ef.To$ 

The multiplier and quotient register (R) of FIGURE 12 is set out in more detail in FIGURE 20. As described in conjunction with FIGURE 7, this register includes a channel on the magnetic drum 662. This channel provides a 25-bit delay, so that a 25-bit computer word may be circulated through the register and through the flipflop (Ro). 25

The write amplifier 622 has a plurality of "and" gates and "or" gates 1210, 1212, 1214, 1216, 1218, 1220, 1222 and 1224 associated with its input terminal  $r_0$ . This amplifier has a further plurality of "or" gates and "and" gates 1228, 1230, 1232, 1234, 1236, 1238 and 1240 asso-

ciated with its input terminal  $\bar{r}_{o}$ . The "and" gates associated with the amplifier 662 are connected in the logic circuit illustrated in FIGURE 20 and in accordance with the following equations:

$$r_0 = \overline{K}2.K1\{S3.\overline{P}24 + O3(S3 + \overline{84}.Ro)\} + \overline{K}1.\overline{O3}.K3$$
  
 $\overline{r}_0 = [K1.\overline{O3}(P24 + \overline{S3}) + \overline{K}1.\overline{K}3 + O3.\overline{K}3(S4 + \overline{K}O)]\overline{K}2$ 

The instruction register (I) of FIGURE 8 is illustrated in FIGURE 21. As described in conjunction with FIG- $+\overline{K}2\{K1.\overline{O2}[Ro.\overline{K3}+S1.\overline{P24}.K3]\}$  40 URE 7, this register includes a channel on the magnetic drum 662. The channel on the drum provides a 25-bit delay, so that a 25-bit word may be circulated through the register, and through a recirculating path including the flip-flop (Io).

The input terminal io of the write amplifier 618 has a plurality of "or" gates and "and" gates 1250, 1252, 1254, 1256, 1258, 1260 and 1262 associated with it. The input terminal  $i_o$  of the write amplifier 618 has a plurality of 'and" gates 1264, 1266, 1268, 1270 and 1272, and a pair of "or" gates 1274 and 1276 associated with it. "and" gates and "or" gates associated with the write amplifier 618 are connected in accordance with the following logic equations:

$$i_0 = K1.\overline{K}3.Moy + \{L(\overline{K}1 + K3)Io + L.E.\}Ef + R3$$
  
 $\overline{i}_0 = \{L.E. + K1.K3.Moy + L(\overline{K}1 + K3.\overline{K}3)Io\}EF$ 

The logic associated with the output comparator flipflop (Cc) is shown in FIGURE 22. A plurality of "and" gates and "or" gates 1280, 1282, 1284 and 1286 are connected to the input terminal  $c_c$  of the flip-flop in the manner illustrated in FIGURE 22. These gates receive inputs in accordance with the following logic equation:

$$c_c = W1.W2.W3(Mox.\overline{M}n + \overline{Mox}.Mn)$$

In like manner, an "and" gate 1288 is connected to the input terminal  $\overline{c}_c$  of the flip-flop (Cc), and an "or" gate 1290 is connected to the "and" gate. The input terms of the latter gates are in accord with the following logic 70 equation:

$$\overline{c}_c = \overline{W1}.\overline{W2}.P24(W3 + Cn)$$

The logic circuitry associated with the output carry flip-flop (Cn) of FIGURE 10 is set out in FIGURE 23. This flip-flop has a plurality of "and" gates and "or" gates 1300, 1302, 1304, 1306, 1308, 1310 and 1312 connected

to its input terminal  $c_n$ . The flip-flop (Cn) has a plurality of "or" gates and "and" gates 1314, 1316, 1318, 1320, 1322, 1324, 1326, 1328, 1330 and 1332 connected to its input terminal  $\overline{c}_n$ . The "and" gates and "or" gates referred to above receive input terms in accordance with 5 the following logic equation:

 $c_n = W3.W1\{W2[\overline{M}ox.Mn + P0.Mox.\overline{M}n] + \overline{W}2.Ts.P0.\overline{R}2\}$  $\overline{c}_{n} = (W3 + \overline{U}c.\overline{W}1)P24.\overline{W}2$ 

 $+W2.W3\{Mox.\overline{M}n+P0[Mox.Mn+\overline{W}1]\}$  10

The input terms to the write amplifier 604 of FIG-URE 7 are set out in FIGURE 24. As mentioned in conjunction with FIGURE 7, this amplifier is associated with the temporary storage channel (Mov) of the magnetic drum 662. A plurality of "and" gates and "or" gates 1340, 1342 and 1344 are connected to the input terminal  $m_{\rm ov}$  of the write amplifier 604. Likewise, a plurality of "and" gates 1346, 1348 and 1350 are connected to the input terminals  $\overline{m}_{\rm ov}$  of the amplifier. These "and" gates and "or" gates receive input terms in accordance with 20 the following logic equations:

$$\underline{m}_{ov} = \overline{K}2.02.03. Ao. \overline{S}4.S1 + W1.W2. \overline{W3}. \overline{Mn}$$

$$\overline{m}_{ov} = K2.02.03. \overline{Ao. \overline{S}4.S1} + W1.W2. \overline{W3}. \overline{Mn}$$

The logic associated with the write amplifier 606 of FIGURE 7 is set out in FIGURE 25. As mentioned previously, this amplifier is coupled to the temporary storage channel (Moz) of the magnetic drum channel 662. A plurality of "and" gates 1360, 1362 and 1364 are connected to an "or" gate 1366 which, in turn, is connected to the input terminal  $m_{oz}$  of the write amplifier 606. Likewise, a pair of "and" gates 1368 and 1370 are connected to an "or" gate 1372 which, in turn, is connected to the input terminal  $\overline{m}_{oz}$  of the amplifier 606. The "and" gates receive input terms in accordance with the following logic equations:

 $m_{0z} = \overline{K}2.02.03.Ao.\overline{S}4.S3 + Mn.W1.W2.W3$  $+W1.W2.\overline{W3}.\overline{W4}.\overline{W5}.\overline{W6}.Mn$ 

 $\overline{m}_{oz} = \overline{K}2.02.03.\overline{\Lambda}o.\overline{S}4.S3 + \overline{M}n.W1.W2.W3$ 

The logic associated with the write amplifier 602 of FIGURE 7 is illustrated in FIGURE 26. This latter amplier was described in conjunction with FIGURE 7 as being coupled to the temporary storage channel (Mox)of the magnetic drum 662. A pair of "and" gates 1380 and 1382 are connected to an "or" gate 1384 which, in turn, is connected to an "and" gate 1386. The "and" gate 1386, and a pair of additional "and" gates 1388 and 1390, are connected to an "or" gate 1392. The "or" gate 1392 is connected to the input terminal  $m_{ox}$  of the write amplifier 602.

Likewise, a pair of "and" gates 1394 and 1396 are connected to an "or" gate 1398. The "or" gate 1398 is connected to an "and" gate 1400. The "and" gate 1400, and a pair of "and" gates 1402 and 1404 are connected to an "or" gate 1406. The "or" gate 1406 is connected to the input terminal  $(\overline{m}_{ox})$  of the write amplifier 692. The input terminals terms to the "and" gates may be expressed by the following logic equations:

 $m_{\text{ox}} = \overline{K}2.Ao.\overline{S}4.S2.O2.O3 + Ef.\overline{G}$  $+\{W2.\overline{W}1.W3(Cn.\overline{M}ox+\overline{C}n.Mox\}Ef$ 

 $\overline{m}_{ox} = \overline{K}2.02.03.\overline{A}o.\overline{S}4.S2 + \overline{W}1.W2.W3.\overline{E}f(Cn.Mox)$  $+\overline{C}n.\overline{M}ox)+Md.Ef$ 

The time standard flip-flop (Ts) of FIGURE 10 is again illustrated in FIGURE 27. The flip-flop includes a term Ys which is introduced to its input terminal  $t_s$ . An "and" gate 1410 is connected to the other input terminal  $\overline{t}_s$  of the flip-flop. The terms Cn, P24, W3, W2 and  $\overline{\text{W1}}$ are all introduced to the "and" gate 1410.

The input-output flip-flop (Mn) of FIGURE 10 is connected in the manner illustrated in FIGURE 28 to a first 24

converter incorporated in the system, and to a second set of brushes designated B\*<sub>1</sub>-B\*<sub>15</sub> of that converter. This converter may be of the dual-brush, non-ambiguous type described in co-pending application Serial No. 836,537, filed Aug. 27, 1959, or any other suitable type of analogto-digital converter may be used. The flip-flop (Mn) has a plurality of "and" gates and "or" gates 1420, 1422, 1424, 1426, 1428, 1430, 1432, 1434, 1436, 1438, 1440, 1442, 1444, 1446, 1448, 1450, 1452, 1454, 1456, 1458, 1460, 1462, 1464, 1466, 1468, 1470, 1472, 1474, 1476, 1478, 1480, 1432, 1484 1486 and 1488 associated with its input terminal  $m_{\rm p}$ . These "and" gates and "or" gates are connected in the manner shown in FIGURE 28, and they receive input terms in accordance with the following 15 logic equation:

 $m_{\rm n} = \overline{T4} \{ T5 [T3(B*_{1}\overline{T1}.\overline{T2} + B*_{10}T1.\overline{T2} + B*_{9}.\overline{T1}.T2 \}$  $+B*_{8}.T1.T2)+\overline{T3}.B*_{12}]+\overline{T5}[T3(B*_{5}.\overline{T1}.\overline{T2}$  $+B_{4}^{*}.T1.\overline{T2}+B_{3}^{*}.\overline{T1}.T2+B_{2}^{*}.T1.T2)$  $+\overline{T3}(B*_{7}.\overline{T1}+B*_{6}.T1)]\}+T4.T5\{T3(B*_{15}.T1.\overline{T2})\}$  $+B*_{14}.\overline{T1}.T2+T1.T2.B*^{13})+\overline{T2}.\overline{T3}(B*_{1}.\overline{T1}+B*_{0}.T1)$ 

In like manner, the following "and" gates and "or" gates are associated with the input terminal  $m_n$  of the 25 flip-flop (Mn: 1500, 1502, 1504, 1506, 1508, 1510, 1512, 1514, 1516, 1518, 1520, 1522, 1524, 1526, 1528, 1530, 1532, 1534, 1536, 1538, 1540, 1542, 1544, 1546, 1548, 1550, 1552, 1554, 1556, 1558, 1560, 1562, 1564 and 1566. The latter group of "and" gates and "or" gates receive input terms in accordance with the following logic equation:

 $\overline{m}_{n} = T\overline{1}\{T5[T3(B11.\overline{T1}.\overline{T2} + B10.T1.\overline{T2} + B9.\overline{T1}.T2$  $+B3.T1.T2)+T\overline{3}.B12]+T\overline{5}[T3(B5.T\overline{1}.T\overline{2}+B4.T1.T\overline{2}$  $+B3.\overline{T1}.T2+B2.T1.T2)+\overline{T3}(B7.\overline{T1}+B6.T1)$  $+T4.T5\{T2.T3(B14.\overline{T1}+T1.B13)$  $+\overline{T2}.\overline{T3}(B1.T1+B0.T1)\}+P0$ 

A block schematic diagram showing the control and memory units of the computer is illustrated in FIGURE 29. The composition of a typical instruction is illustrated in FIGURE 30. The instruction includes an alpha sector number (P8-P3) and an alpha track number (P13-P9) which are used to specify the address of the next in-45 struction. The instruction also includes a beta sector number P24-P19 and a beta track number P18-P14 which are used to specify the address of the operand. The bit times at which the alpha track number and the alpha sector number, and the bit times at which the beta track number and the beta sector number appear in a typical instruction are shown in FIGURE 30. The instruction also includes at the three least significant bit positions P2-P0 the order number. This order number appears in the flip-flops O1, O2 and O3 of the order register 14 of the FIGURE 30, and the resulting configuration of these flip-fleps specifies the types of operation to be performed in accordance with the order code of FIGURE 31.

In the schematic diagram of FIGURE 29, the control unit is shown as including the instruction register 12 (flip-flop Io) the coincidence detector 20 (flip-flop Kc), the control flip-flops 22 (K1, K2 and K3), and the order register 14 (flip-flops O1, O2 and O3). A gate 1606 is interposed between the instruction register 12 and the coincidence detector 20.

The memory unit is illustrated in FIGURE 29 as including the track selector register 700 (flip-flops S1-S5). The selection matrix 15, the magnetic memory drum 662, the read amplifier 624, and its associated flip-flop (Sot). The (Moy) flip-flop of the magnetic memory drum 662 introduces its output signals to a pair of gates 1600 and 1692. These gates are under the control of the control flip-flops (K1, K2 and K3) in the block 22. The gate 1600 is connected to the instruction register 12 and to the set of brushes designated B<sub>1</sub>-B<sub>15</sub> of an analog-to-digital 75 order register 14. The gate 1602, on the other hand,

introduces its output to the arithmetic unit. The arithmetic unit includes the registers A, D and R.

In a manner to be described, the gate 1600 is controlled by the control flip-flops K1, K2 and K3 in the block 22 to cause successive instructions to be read into the instruction register 12. As the instructions are read into the instruction register, they are concurrently shifted through the order register 14. At the completion of the instruction read-in operation, the last three digits (corresponding to the order code) remain in the order register. The gate 1604 is controlled by the control flip-flops 22 so that the track address of each instruction to be executed may be fed from the instruction register 12 to the track selector register 700 in the memory unit. This latter register causes the selection matrix 16 to select a particular track 15 or channel from the (Moy) group on the magnetic memory drum 662.

The gate 1606 passes the sector numbers to the coincidence detector 20, so that the sector numbers from each instruction may be compared with the sector numbers 20 from the (Sot) track on the magnetic memory drum 662. This will be described in more detail subsequently.

The gate 1602 is controlled by the control flip-flops K1, K2 and K3 of the block 22 so that selected operands may be passed to the arithmetic unit. The order register 14 25 then specifies the operations to be performed on these operands in the arithmetic unit.

The instruction code that may typically be used in the computer of the invention is illustrated in FIGURE 31. It will be noted from an examination of the table in FIGURE 31 that the top seven instructions are completely under the control of the three flip-flops O1, O2 and O3 in the order register. The eighth instruction is (Sr), the normal store order, and it is executed upon an O1.O2.O3 configuration of the order register flip-flops, and when the track selector flip-flop (S4) is set to zero. For this instruction, and for an additional five instructions, the track selector flip-flops are used to obtain an additional group of instructions which are designated generally as "modified store orders."

The modified store orders are carried out when the beta address portion of the instruction is passed by the gate 1604 of FIGURE 29 to the track selector register. For other instructions, this normally would cause an operand to be passed by the gate 1602 to the arithmetic unit. However, for the modified store instruction, the track selector register completes an overall configuration with the order register so that the specified modified store orders may be carried out.

There are seven different phases which may occur in the computer of the invention. However, these seven phases do not all occur for any one operation. The normal sequence in which the phase occurs is as follows:

(1) The wait alpha phase (W<sub>A</sub>) during which a search is made for the next instruction and for which the control flip-flops, are set to the K1.K2.K3 configuration (FIG-URE 32). When these flip-flops are in this configuration, the gate 1604 of FIGURE 29 is opened from P13 to P9 digit times. This enables the flip-flops S1-S5 of the track selector register 700 to be set to a configuration corresponding to the alpha track number in the instruction circulating in the instruction register 12. This, as noted above, is the track number of the next instruction.

Then, the gate 1606 is opened from P8 to P3 digit times for each word time of the instruction circulating in the instruction register, so that the alpha sector number in the instruction circulating in the instruction register may be compared in the coincidence detector 20 with the sector numbers on the (Sot) channel of the memory drum 662. 70 When coincidence occurs, the coincidence flip-flop (Kc) causes the control flip-flop (K1) to be triggered true so that the computer enters its next phase for an interval corresponding to the following sector on the drum. This is the "instruction read-in (Ir) phase."

It should be noted that when the computer is first placed in operation, the instruction register is cleared so that each of its positions exhibits a "1" numeral. This causes the track address set up in the track selector register 700 and the sector address introduced to the coincidence detector 20 to be such that the first instruction will always be found in sector 0 of (Moy) channel 31.

(2) The second phase of the computer is, as noted above, the "instruction read-in phase (Ir)." During the instruction read-in phase, the next instruction is read from the selected (Moy) track and sector of the magnetic memory drum 662 through the gate 1600 of FIGURE 29 into the instruction register 12. When coincidence is achieved by the detector 20 in the (WA) phase, the control flip-flop (K1) is triggered true, as shown in FIGURE 32. This causes the control flip-flops to have a K1.K2.K3 configuration for this phase. When this occurs, the gate 1600 of FIGURE 29 becomes conductive for one word time to permit the next instruction to be read into the instruction register 12. The instruction also shifts through the flip-flops O1, O2 and O3 of the order register 14, as mentioned previously, and in the end of the (Ir) phase, the last three digits P2-P0, corresponding to the order code remain in that register. The new instruction now circulates in the instruction register (I), and it continues to circulate until the next time that an instruction read-in phase (Ir) occurs.

(3) The third phase of the computer is the "wait for beta" (W<sub>B</sub>) phase. For this latter phase, the control flip-flops are set to a KI.K2.K3 configuration (FIGURE 32). This causes the gate 1604 of FIGURE 29 to be conductive for P18-P14 digit times of the instruction circulating in the instruction register 12. This, in turn, enables the track number in that instruction to set the flip-flop in the track selector register 700 to a configuration corresponding to the track in the drum 662 in which the desired operand occurs.

Then, the P24-P19 digit time of each word time of the instruction in the instruction register 12, the gate 1606 is rendered conductive. The latter operation enables the beta sector number in the instruction to be compared with the sector numbers in the (Sot) channel on the drum. When equality is reached, the control flip-flop (Kc) is triggered false, the gate 1602 is rendered conductive; and the computer normally enters its first word phase (Fw) (FIGURE 32) for the following word time during which the selected operand is read into the arithmetic unit.

There are several exceptions to the normal operation of the computer described immediately above. For example, when the operation specified is a conditional transfer (T<sub>e</sub>) (FIGURE 31) the (W<sub>B</sub>) phase returns to the (W<sub>A</sub>) phase at P24 digit time if the contents of the accumulator register (A) are negative. Otherwise the beta address specifies the address of the next instruction, rather than the address of an operand.

Another exception is for a normal store order (Sr). Here, the beta address of the instruction being executed either specifies where the contents of the accumulator register (A) are to be stored in the memory. For the modified store orders, the beta address further specifies any one of several operations which will be explained.

(4) The further phase of the computer is the "first word (Fw) phase, as mentioned above. To enter this phase from the third phase (W<sub>B</sub>), the control flip-flop (K1) is triggered true (FIGURE 32). This occurs when an equality is reached at the coincidence detector 20 between the beta sector number in the instruction circulating through the instruction register 12 and the corresponding numer on the (Sot) track on the magnetic drum. Now, as noted above, the gate 1602 of FIGURE 29 opens for one word time and the selected operand flows from the magnetic memory drum to the arithmetic unit. This operand may be from one of the (Moy)
75 channels of the drum, or it may be from one of the

(Mox, Mov, Moz) channels, as selected by the read amplifier 204 in FIGURE 7 under the control of the selection matrix 16. The amplifier is controlled by the selection matrix in the manner described, and the selection matrix is controlled by the flip-flops in the track selector register 700.

When the selected operand is read in to the arithmetic unit during the (Fw) phase, an operation is performed on it during this phase. This operation is detected by the configuration the flip-flops O1, O2, and O3 in the 10 order register 14, and in accordance with the order code of FIGURE 31. For the At (clear and transfer), Su (subtract) Ad (add), Ex (extract) and Sr (normal store) instructions, the operation is completed in this phase. In the Mu (multiplication) instruction, the multiplicand is 15 read into the (D) register and the first step of the multiplication is completed, with the result being placed in the accumulator register (A) in this phase (Fw). In the Dv (division) instruction, the divisor is read into the (D) register during the (Fw) phase, and the (R) register 20 is cleared to 0 during this phase. Nothing occurs during the first word (Fw) phase for the modified store orders.

(5) The fifth phase of operation is the "additional words" (Aw) phase. The flip-flops K1, K2 and K3 are set to the  $K1,\overline{K2}.K3$  configuration (FIGURE 32) for this phase. In this latter phase, the division is completed and all but the last step of multiplication is completed. Moreover, the special operations of the modified store order (FIGURE 31) are completed in this phase.

(6) The sixth phase is the last word (Lw) phase. The 30 control flip-flops K1, K2 and K3 are set to the K1. $\overline{\text{K2}}.\overline{\text{K3}}$ configuration (FIGURE 32). For this phase, multiplication is completed and the quotient is transferred from the (R) register to the (A) register for division. The relay-set signals, to be described, are still "on" in this 35

(7) The seventh phase is the "stop" (Sp) phase. In this phase, the control flip-flops K1, K2 and K3 are set to the K1.K2.K3 configuration (FIGURE 32). For the latter phase, all computing is terminated, and the com- 40 puter is turned "off" if the control switch is in the "off" position.

The configurations of the control flip-flops K1, K2 and K3 in the block 22 for the seven different computer phases, and the possible sequences of the phases, are 45 represented by the diagram of FIGURE 32. As described above, the "wait alpha" phase (WA) is represented by the configuration  $\overline{K1}.K2.\overline{K3}$ ; the "instruction read-in" phase (Ir) is represented by the configuration K1.K2. $\overline{\text{K3}}$ ; the "wait beta" phase (WB) is designated by the configuration  $\overline{K1}$ .K2.K3; the "first word" phase (Fw) is represented by the configuration  $\overline{K1}$ . $\overline{K2}$ ; the "additional words" phase (Aw) is represented by the configuration K1. K2. K3; the "last word" phase (Lw) is represented 55 by the configuration  $K1.\overline{K2}.\overline{K3}$ ; and the "stop" phase (Sp) is represented by the configuration K1.K2.K3. the "first word" phase (Fw) only the flip-flops K1 and K2 are used, as the flip-flop K3 is used during this phase in the accumulator register (A) to delay the feed of the flip-flop (Ao) of the accumulator register into the (R) register during the first word of a multiplication instruc-

The transition from the "wait alpha" (WA) phase to the "instruction read-in" (Ir) phase occurs at the end of the word time at which the alpha sector address in the instruction register 12 is equal to the number on the sector address channel (Sot). This is shown by the fact that the coincidence flip-flop (Kc) in the coincidence detector 20 is still high at P0 digit time. During the digit times (P18-P9) inclusive, of the "wait alpha" (WA) phase, the alpha track number of the instruction in the instruction register is read into the track selector flipflops (S1-S5) of the track selector register 700 of the

tion of matrix 16 to select the desired (Moy) channel of the magnetic memory 662 for the next instruction, so that the instruction can be read from the selected sector of that channel into the instruction register 12 through the gate 1600 during the (Ir) phase.

28

The alpha track number is placed ahead of the alpha sector number in the instruction (FIGURE 30), so as to provide the channel selection matrix 16 of FIGURE 29 with more time to switch into circuit the read head associated with the desired track of the magnetic memory drum 662. The beta track number is also read into the track selector flip-flops of the register 700 during the (WA) phase. However, this latter number is shifted out during the digit times P13-P9 as the alpha track number is read in, and the alpha track number remains in the track selector register 700 for this phase.

During the (Ir) phase, the next instruction is read into the instruction register 12, as described above, and its last three digits P2, P1 and P0 (which contain the order code) are read into the flip-flops O1, O2 and O3 of the order register 14 of FIGURE 29. The instruction is read into these registers in one word time, so that the (Ir) phase proceeds to the (WB) phase at the end of one word

The (W<sub>B</sub>) phase returns to the (W<sub>A</sub>) phase for the conditional transfer order (Tc) (FIGURE 31) if the contents of the accumulator register (A) is negative. This latter sequence occurs at P24 digit time if the flipflop (Ai) is true. So that, if the accumulator register (A) contains a negative number, the (W<sub>B</sub>) phase lasts for only one bit time with a (Tc) order. The comparison of the beta address is started during this operation, but since the control returns to the (WA) phase before the alpha address occurs, it does not affect this operation. As noted above, the previous contents of the track selector register 700 are shifted out of that register during (P13-P9) digit times as the alpha address is read into register. This is the only circumstance under which the phase of the computer changes at a time other than P0 digit time.

The "wait beta" (W<sub>B</sub>) phase of the computer returns to the "instruction read-in" (Ir) phase for a conditional transfer (Tc) operation at the end of the word in which the data address in the instruction compares with the sector address channel number. This is indicated by the flip-flop (K6) being true at the end of the word. During the digit times (P18-P14) the contents of the instruction register 12 are read into the track selector flip-flops (S1-S5) of the register 700 so that the next instruction is read from the track and sector specified by the beta address of the instruction circulating in the instruction register.

The "wait beta" (WB) phase of the computer goes to the 'first word' (Fw) phase for all instructions except the conditional transfer instruction (Tc), and this occurs at the end of the word in which the beta address sector number of the instruction compares in the coincidence detector 20 with the sector address channel number (Sot). This again is signified by the flip flop (Kc) in the coincidence detector being true at P0 digit time. track selector flip-flops are set during the (P18-P14) digit times.

The "first word" (Fw) phase lasts for one word time only, and the computer returns to the "wait alpha" (WA) phase at the end of the following instructions: Ad, At, 65 Su, Ex, and normal Sr (see table of FIGURE 31).

As will be explained, a normal store order (Sr) is specified by a 0 in the fourth digit of the beta track number in the instruction circulating in the instruction register, this being contained in the flip-flop (S4) during the "first word" (Fw) phase. The "first word" (Fw) phase of the computer goes to the "additional words" (Aw) phase at the end of one word time for the following orders: Mu, Dv and modified Sr (see table of FIGURE 53). A modified store order is specified by a 1 in the FIGURE 29, as described above. This causes the selec- 75 fourth digit of the beta track number in the instruction

circulating in the instruction register, which is contained in the flip-flop S4 during the "first word" (Fw) phase.

The "add tonal words" (Aw) phase of the computer goes to the "stop" (Sp) phase on certain ones of the modified store orders (S1 and Sr), these being denoted by a given track number with a store order code as shown by the table of FIGURE 31. The "additional words" (Aw) phase of the computer goes to the "last word" (Lw) phase, for all the modified store orders except the special stop orders, at the end of the word time specified 10 by the alpha sector address contained in the instruction circulating in the instruction register.

The arithmetic section of the computer is made up of three one-word recirculating registers A, D and R, two delay flip-flops (Ai) and (Di), and a serial adder with a 15 carry flip-flop (Ca), as described above. Some of the control fl p-flops K1, K2 and K3, and some of the track selector flip-flops S1-S5 are also used in the arithmetic section of a time shared basis, as will be described.

The accumulator register (A) of FIGURE 18 stores 20 the results of all operations performed by the adder included in the logic associated with the write amplifier 616 of FIGURE 18. Therefore, the accumulator register contains at the end of the "first word" phase (Fw) the re ults of the following instructions: Ad, Su, At, and Ex; 25 these instructions being listed in the table of FIGURE 31. In multiplication, the accumulator register (A) stores the sum of all partial product terms which have been generated during the operation, so that when the multiplication operation is comp'eted, the product is contained in 30 the (A) register. In division, the dividend is in the accumulator register (A) at the beginning of the operation, and during the "additional words" phase (Aw) this register contains the remainder at the end of each step; finally, during the "last word" (Lw) phase the quotient is transferred to the accumulator register (A) from the multiplier register (R).

As mentioned above, the accumulator register (A) includes twenty-four binary bits on the magnetic drum 662 itself and one bit in the Ai flip-flop, so that one computer word may be circulated in the register. The accumulator register (A) recirculates its contents through the adder through all phases and operations which do not generate a new result.

The multiplicand and divisor register (D) of the FIGURE 19 is twenty-four bits long on the magnetic drum, and it is used to store the multiplicand during the multiplication operation (Mu), or the divisor during the division operation (Dv). Recirculation in this register is obtained by using the track selector flip-flop (S2) for these two operations. The register (D) is filled during the "first word" (Fw) phase of the computer and recirculated during the "additional words" (Aw) phase for these operations.

The multiplier and quotient register (R) of FIGURE 20 is twenty-four bits long on the magnetic drum, and it is used to store the multiplier during the multiplication operation, or the quotient during the division operation. During the "first word" (Fw) phase of the multiplica-tion instruction, the multiplier is transferred from the accumulator register (A) through the control flip-flop (K3). This is the only time that the flip-flop (K3) is time shared in the arithmetic section. During the "additional words" (Aw) phase of the multiplication instruction, the multiplier and quotient register (R) recirculates its contents through two of the track selector flip-flops, namely, the flip-flops (S3) and (S4). This causes the multiplier to shift left one bit per word so that the next multiplier digit is available at the proper time.

During the "first word" (Fw) phase of the division 70  $(D\nu)$  instruction, the multiplier and quotient register (R) is cleared to "0." Then, during the "additional words" (Aw) phase it receives a "1" at (P24) digit time and it retains the 0's at each bit position from (P 23) through (P1) digit time. At (P0) digit time, the con- 75 the flip-flop is coupled by the term  $\overline{K1}.\overline{K2}.\overline{O2}.\overline{O3}$  to the

tents of the register (R) again receives a "1." This latter "1" acts as an index digit to tell when to write the quotient digit into the register (R).

30

Two track selector flip-flops, namely the flip-flops S3 and S4, are used to recirculate the previous quotient digits in the multiplier and quotient register (R) and to control the insertion of the new quotient digit. The flipflop (S3) is now used to delay the quotient digits one bit to make the register (R) look like a twenty-five bit word. This keeps the quotient from shifting so that each digit remains in the position where it was inserted. By doing this it is possible to terminate the operation at any time and have the quotient in the proper position for storage in the memory.

The 0's preceding the index digit and the index digit are recirculated without delay in the register (R) so that the index digit shifts one bit to the right for each word. This shifting index digit then tells where to insert the quotient digit. The flip-flop (S4) is used as a control to sense the index digit and control whether the output from the flip-flop (Ro) is to be recorded or if the output from the flip-flop (S3) is to be recorded. The flip-flop (S4) is triggered false at P24 digit time, and it is triggered true by the index digit. The index digit causes the quotient digit to be copied from the coincidence flip-flop (Kc) into the flip-flop (S3) so that it will be recorded into the multiplier and quotient register (R). After the flipflop (S4) is set true, the flip-flop (S3) copies the output from the flip-flop (Ro) to recirculate the previous quotient digits in the register (R). This process continues from the second word time of the "additional words" phase through the remaining word times of that phase. During the "last word" (Lw) phase of the division instruction, the quotient is transferred to the accumulator register 35 (A) along with a final correction term with proper rounding of the quotient.

The components and connections required to execute the (At) instruction are shown in FIGURE 33. As listed in the table of FIGURE 31, this instruction is executed upon an  $\overline{01}.\overline{02}.\overline{03}$  configuration of the order register flip-flops. The (At) instruction requires that the accumulator register (A) be cleared and that the contents of the designated (Moy) location be transferred to the accumulator register. The (At) instruction is executed during the "first word" (Fw) phase of the computer, for which the control flip-flops K1 and K2 have the  $\overline{K1}.\overline{K2}$  configuration. The operation is completed in one word time, and the components return to the 'wait alpha" (WA) phase at the end of the "first word" (Fw) phase, so that a search may be made for the next instruction.

For the instruction (At), the accumulator register is cleared of its previous contents by setting the flip-flop (Ai) to all zeros during this operation. The contents of the selected (Moy) channel and sector are passed through the read flip-flop (Moy) to the flip-flop (Di). The outputs of the flip-flops (Ai) and (Di) are both read into This causes the contents of the selected (Moy) channel and sector to be passed through the adder (added to zero) into the accumulator register (A). At the end of the word time, the computer returns to the "wait-alpha" (W<sub>A</sub>) phase and the flip-flop (K2) is triggered true. This completes the circulating loop from the flip-flop (Ao) to the flip-flop (Ai) and the new contents of the register are circulated.

As illustrated in FIGURE 33, the read flip-flop (Ao) is coupled through the term (K2) to the input terminals of the flip-flop (Ai). The output terminals of the flipflip (Ai) are connected to the adder which, in turn, is connected to the input terminals Ao and Ao of the write amplifier 616.

The selected (Moy) channel on the magnetic drum has its contents read through the read amplifier 204 to the read flip-flop (Moy). The output terminal Moy of

input terminal  $d_1$  of the flip-flop (Di). The term  $\overline{K1}$  couples the output terminal  $\overline{Moy}$  to the input terminal  $\overline{d_1}$  of the flip-flop (Di). The output terminals of the flip-flops (Ai) and (Di) are all connected to the input terminals of the adder, as mentioned above.

The carry flip-flop (Ca) is also connected to the adder. The term  $\overline{Kc}.Ai.\overline{P24}$  couples the output terminal Di of the flip-flop (Di) to the input terminal  $c_a$  of the carry flip-flop (Ca). Likewise, the term  $\overline{Kc}.\overline{Ai}$  couples the output terminal  $\overline{Di}$  of the flip-flop (Di) to the input terminal  $\overline{c_a}$  of the carry flip-flop (Ca). The term P24 is also introduced to the input terminal  $\overline{c_a}$ .

The term K1.Di couples the output terminal  $\overline{K2}$  of the flip-flop (K2) to the input terminal  $\overline{a_1}$  of the flip-flop (Ai). 15 The term  $\overline{K1.O1.O2}.P0$  is introduced to the input terminal  $k_2$  of the flip-flop (K2). The term P0.K2 is introduced to the input terminal  $\overline{k_2}$  of the flip-flop (K2).

The adder introduces the term

$$(Ai.\overline{Ca}+\overline{Ai}.Ca)\overline{Di}+(Ai.Ca+\overline{Ai}.Ca)Di$$

to the input terminal  $a_0$  of the write amplifier 616. The adder also introduces the term

$$(Ai.\overline{Ca} + \overline{Ai}.Ca)Di + (Ai.Ca + \overline{Ai}.\overline{Ca})Di$$

to the input terminal  $\bar{a}_0$  of the amplifier 616.

At the end of the wait beta  $(W_B)$  phase, the flip-flop (K2) is triggered false by the term P0.K2. This breaks 30 the circulating loop of the accumulating register from the flip-flop (Ao). At this time the flip-flop (Ai) is false, and for the Ai instruction, the term  $\overline{K1}.\overline{Di}$  is true so that the flip-flop (Ai) is set to zero during the first word (Fw) phase of this operation.

During the wait beta  $(W_B)$  phase, the read amplifier 214 is controlled to select the desired sector of the designated (Moy) channel so that during the first word phase (Fw), the read flip-flop (Moy) passes the selected contents to the flip-flop (Di). This is accomplished by the term  $\overline{K1}.\overline{K2}.\overline{O2}.\overline{O3}$  and the term  $\overline{K1}$  are both true during this phase of the At instruction.

The flip-flop (Kc) is set false for the first word phase (Fw) of the At instruction by the term  $\overline{K1}.K2.O2.P0$  which is true at the end of the ( $W_B$ ) phase. This permits the carry flip-flop (Ca) to be set false during the first word phase of this instruction, by the P24 term, and to remain false throughout the phase because the Ai term is always false.

Therefore, the contents of the selected (Moy) sector and channel are circulated through the adder and added to zero and then passed to the write amplifier 616 to be circulated in the accumulator register. At the end of the first word phase (Fw) of this instruction, the flip-flop (K2) is triggered true by the term  $\overline{K1.\overline{O1.O2}}.P0$ . This restores the circulating loop and breaks the connection of the flip-flop (Di) from the read flip-flop (Moy).

The components and connections required to execute the Ex (extract) instruction are shown in FIGURE 34. As listed in the table of FIGURE 31, this instruction is executed upon the  $\overline{01.02}.03$  configuration of the flip-flops of the order register. The Ex instruction is normally used to modify other instructions by changing the address portion of such other instruction. The operation calls 65 for writing a "1" in the accumulator register (A) whenever there is a "1" in both the (Ao) flip-flop and in the (Moy) flip-flop; and for writing a "0" in the accumulator register (A) for all other relative conditions of the flipflops. The Ex instruction, therefore, represents a mask- 70 ing type of operation. By this operation, data continued in a given part of a word can be selected by a control word which has 1's only in the part of the control word corresponding to the part desired of the other word. The control word can be placed in the memory or in the 75 address of the instruction).

accumulator register (A) as the two numbers are treated identically.

As with the (At) instruction, the (Ex) instruction is a one word operation and it is executed during the "first word" (Fw) phase when the control flip-flops have the  $\overline{K1}.\overline{K2}$  configuration. The computer then returns to the wait alpha  $(W_A)$  phase  $(\overline{K1}.K2.\overline{K3})$  so that a search may be made for the next instruction.

For the Ex instruction, as was the case of the At instruction, the flip-flop (Ai) is set to all zeros during the first word (Fw) phase of this operation. The contents of the selected (Moy) channel and sector of the magnetic memory drum are passed through the read flip-flop (Moy) and are introduced to the flip-flop (Ai), together with the output of the flip-flop (Ao), and through an "and" gate. This causes a new word, corresponding to the contents of the register (A) and the contents of the selected (Moy) channel and sector, after these contents have been passed by the "and" gate, to be read into the adder and through the adder to the accumulator register write amplifier 616. The "and" word is added to zero in the adder, due to the false state of the flip-flop (Ai) during the "first word" (Fw) phase of this operation.

At the end of the word time of the "first word" (Fw) phase of the Ex instruction, the flip-flop (K2) is triggered true to return the computer to the "wait alpha" (W<sub>A</sub>) phase. This breaks the feed of the (Ao) and (Moy) flip-flops to the (Di) flip-flop and restores the normal circulating loop of the accumulator register (A) from the (Ao) flip-flop to the (Ai) flip-flop. The "anded" word now circulates through the accumulator register (A).

The logic for carrying out the Ex instruction is set out for the most part in FIGURE 34. Some of the logic required for this operation is the same as that required in FIGURE 33 for carrying out the At instruction and, to avoid repetition, some of the previous logic is not repeated in FIGURE 34.

As shown in FIGURE 34, the flip-flop (K2) is triggered false by the term P0.K2 at the end of the "wait for beta" ( $W_B$ ) phase of the Ex instruction. This breaks the circulating loop from the Ao flip-flop to the (Ai) flip-flop and the term  $\overline{K1.01}$  sets the flip-flop (Ai) false. The computer now enters the "first word" (Fw) phase of the Ex instruction. Moreover, the terms  $\overline{K1.K2.01.03}$  and  $\overline{K1}$  become true which permits the flip-flop (Ao) and the flip-flop (Moy) to feed their outputs in an "anded" manner into the (Di) flip-flop. The logic is such that a typical "and" gate is formed. That is, the flip-flop (Di) is set to "one" if both the terms (Ao) and (Moy) are 1, and it is set to 0 if either of these terms is 0.

The output of the (Di) flip-flop as was the case in the execution of the At instruction is introduced to the adder and added to zeros from the flip-flop (Ai) in the adder. This output from the adder is fed to the input terminals  $a_0$  and  $\overline{a_0}$  of the write amplifier 616. As before, the adder exhibits "add" logic because the flip-flop (Kc) is false for the "first word" (Fw) phase of the Ex operation, as it was for the (Fw) phase of the At operation. The carry flip-flop (Ca) remains false during the (Fw) phase because the flip-flop (Ai) is false throughout this phase.

The components and connections required to execute the multiplication instruction (Mu) are shown in FIG-URES 35, 36 and 37. It should be noted that all negative numbers in the machine are stored as a two's complement, and such numbers are identified by a "1" at the sign digit position. The (Mu) instruction, as listed in the table of FIGURE 31, is executed upon the  $\overline{O1}.O2.\overline{O3}$  configuration of the flip-flops in the order register. The multiplication operation forms the product of the number contained in the accumulator register (A) and the number in the selector channel and sector of the (Moy) section of the magnetic memory (as specified by the beta address of the instruction)

The number in the accumulator register (A) is the multiplier, and it is transferred to the multiplier and quotient register (R) during the first word (Fw) phase. The number in the selected channel and sector of the main memory (Moy) is the multiplicand, and it is read into the multiplicand and divisor register (D) during the first word phase (Fw).

The multiplication operation is started in the first word phase (Fw) and continues through the additional words phase (Aw), and the operation is completed during the 10 last word phase (Lw). The number of additional words required during the (Aw) phase is determined by the alpha sector address of the next instruction. This allows the operation to be terminated when the desired accuracy has been obtained in the product merely by causing the 15 address of the following instruction being executed by a number of word times corresponding to the desired accuracy. This feature of termianting the operation at any desired point is possible because the most significant digits of the product are generated first. That is, the most significant digit of the multiplier is used in the first step, and in successive steps the multiplier is shifted left so that its digits are used in decreasing order of significance.

The multiplicand is shifted to the right one bit for each step during the execution of the Mu instruction, and a bit 25 is dropped from the least significant end of the multiplicand for each step. There is, therefore, a truncation operation at each step of the multiplication which results in the product always being low. This normally does not present a serious problem if the numbers to 30 be multiplied are not too large, and if such numbers are scaled so that the most significant digit of the number (exclusive of the sign bit) occurs at P1 digit time when the function is at its maximum magnitude.

The logic required to carry out the multiplication in- 35 struction (Mu) during the first word phase (Fw) of that instruction is set out in FIGURE 35. As shown in that figure, the input terminal  $\overline{a}_i$  of the flip-flop (Ai) receives the term  $\overline{K1.01}$ . The input terminal  $d_1$  of the flip-flop  $d_1$ (Di) receives the term Moy. $\overline{K1}.K2.Kc.\overline{O3}$ . The input terminal  $\overline{d_i}$  of that flip-flop receives the term  $\overline{Moy.K1}$ . The carry flip-flop (Ca) receives the term  $\overline{O1}$ .Kc.Ai.Di.P24 at its input interminal  $c_{\rm a}$ , and it receives the term  $\overline{O1}$ .Kc.Ai. $\overline{Di}$  at its input terminal  $\overline{c_a}$ . All these flip-flops are connected to the adder in the accumulator register (A) which, as described above, is connected to the input terminals  $a_0$  and  $\overline{a_0}$  of the write amplifier 616 of that register.

The flip-flop (Ao) of the register (A) has its output terminal Ao connected to an "and" gate to form the term  $Ao.\overline{K1}.\overline{K2}.\overline{O1}.O2$ , the "and" gate being connected to the output terminal  $\overline{A0}$  and the term  $\overline{K1.K2.01.02.P0}$  are connected to an "and" gate which, in turn, is connected to the input terminal  $\overline{E}$  of the diagram of the multiplicand has now been lost to the input terminal  $\overline{k_3}$  of the flip-flop (K3).

The output terminal  $\overline{Ao}$  of the flip-flop (Ao) is connected to an "and" gate with the term K1.K2.01.P0, and the latter "and" gate is connected to the input terminal  $\overline{k_c}$  of the flip-flop (Kc). These connections to the flipflop (Kc), and the connections to the flip-flop (K3) represent a time-shared use of these flip-flops, the flip-flop (Kc) normally serving as a coincidence detector flip-flop 65 and the flip-flop (K3) normally serving as a control flipflop.

The output terminal K3 of the flip-flop (K3) is connected to an "and" gate, as is the term K1.O3, and this "and" gate is connected to the input terminal  $r_0$  of the 70 write amplifier 622. The output terminal K3 of the flipflop (K3) is "anded" with the term  $\overline{K1}$  and introduced to the input terminal  $\overline{Ko}$  of the write amplifier 622. The

with the term K1 and introduced to the input terminal  $d_0$  and  $\overline{d_0}$  of the write amplifier 620.

During the first word of the multiplication (Mu) instruction, the sign digit of the multiplier in the accumulator register (A) is copied into the flip-flop (Kc) at PO digit time of the wait beta (WB) phase just prior to the first word (Fw) phase. It should be pointed out that the sign of the operand numbers in the register occurs at P0 digit time. The flip-flop (Kc) is always true during the wait beta (W<sub>B</sub>) phase, and it remains true during the first word (Fw) phase unless it is triggered false by the term K1.K2.O1.P0.Ao. This latter term is true if the multiplier is positive.

The multiplicand is subtracted from the "0" in the adder if the multiplier is negative, as represented by the flip-flop (Kc) in its true state. When that condition arises, the multiplicand is fed from the flip-flop (Moy) to the flip-flop (Di) because of the truth of the term  $\overline{K1}.\overline{K2}.Kc.\overline{O3}$  and of the term  $\overline{K1}$ . The flip-flop (Ai) is set to "0" by the term  $\overline{K1}.\overline{O1}$ . The carry flip-flop (Co) is now operative because the term  $\overline{\mathbf{A}i}.\mathbf{K}c$  is true, and it causes the number from the flip-flop (Di) to be subtracted in the adder from "0" because the carry flip-flop (Ca) is held true by the term  $\overline{Ai}$  term throughout the word time. Therefore, if the multiplier is negative, the complement of the multiplicand is read into the accumulator register (A) during the first word (Fw) phase of the multiplication (Mu) operation.

The multiplicand is also read from the flip-flop (Moy) into the write amplifier 620 of the register (D) during the first word (Fw) phase because the term  $\overline{K1}$  is true. Since the channel (D) is one bit short of a one word length, the multiplicand is shifted one bit to the right for the first 24 bits, and the last digit of the multiplicand is extended one bit to form a new sign digit.

The multiplier is copied into the register (R) during the first word phase (Fw) from the accumulator register (A). Since the register (R) is also one bit short of 25 bits, the output from the accumulator register (A) is copied through th flip-flop (Ao) into the flip-flop (K3) before being introduced to the write amplifier 622 of the register "R" through the true terms  $\overline{K1.03}$  and  $\overline{K1}$ . The multiplier is read from the flip-flop (Ao) to the flip-flip (K3) during the first word (Fw) phase of the (Mu)instruction because the terms  $\overline{K1}.\overline{K2}.\overline{O1}.\overline{O2}.\overline{P0}$  and  $\overline{\text{K1}}.\overline{\text{K2}}.\overline{\text{O1}}.\overline{\text{O2}}$  are true.

Therefore, at the end of the first word (Fw) phase, a partial product is placed in the accumulator register (A). This partial product is "0" if the multiplier is positive, and it is zero-the multiplicand if the multiplier is negative. Also, at the end of the (Fw) phase, the multiplier is in an on-time position in the register (R), and

The computer now enters the additional words (Aw) phase of the (Mu) instruction. For each word time in this phase, the shifted multiplicand in the (D) regis-60 ter is fed to the flip-flop (Di) to be added to the partial product in the accumulator register (A) if the multiplier digit is "1" for that word time. However, if the multiplier digit is "0" for that word time, the contents of the (A) register are merely circulated through the adder. The multiplier digits are successively stored in the flipflop (Kc), the flip-flop being triggered false if the multiplier digit is a "1" and being triggered true if the multi-plier digit is a "0." The sign digit extension of the multiplicand occurs at P0 digit time, and that digit is not copied into the flip-flop (Di).

The multiplication instruction (Mu) in its additional words (Aw) phase requires for its execution the logic configuration illustrated in FIGURE 36. As illustrated in that figure, the term K1.O2 couples the output terterms Moy and Moy from the flip-flop (Moy) are anded 75 minals of the flip-flop (Ao) to the input terminals of the

35 flip-flop (Ai). The term K1.02 is true for the (Aw) phase of the (Mu) instruction, and the partial products in the accumulator register therefore circulate through

the adder during this phase.

The Do and  $\overline{Do}$  output terms of the flip-flop (Do) in the register (D) are coupled to the input terminals  $d_i$  and  $\overline{d_i}$  and of the (Di) flip-flop by the terms

#### $K1.\overline{K2}.\overline{O3}.\overline{Kc}.\overline{P0}$

and K1.03.P0, respectively. The first term is true only when the flip-flop (Kc) is false, indicating a multiplier digit of "1." When the flip-flop (Kc) is true indicating a multiplier digit of "0," a term K1.03.Kc introduced to the input terminal  $\overline{d}_1$  holds the flip-flop (Di) false for 15that word time.

A first pair of terms  $\overline{Kc}$ . Ai. Di.  $\overline{P24}$  and  $\overline{Kc}$ .  $\overline{Ai}$ .  $\overline{Di}$  are introduced respectively to the input terminals  $c_a$  and  $\overline{c_a}$ of the carry flip-flop (Ca). These are normal add terms, so that when the flip-flop (Kc) is false, the contents of the (D) register flowing through the flip-flop (Do) are passed on to the flip-flop (Di) and added to the contents of the (A) register past through the flip-flop (Ai). This occurs when a unity multiplier digit is in the flip-flop (Kc).

A second pair of terms  $\overline{O1}$ .Kc. $\overline{Ai}$ .Di. $\overline{P24}$  and 01.Kc.Ai.Di, which are also introduced to the input terminals  $c_a$  and  $\overline{c_a}$  respectively of the flip-flop (Ca), are normal subtract terms. Because the flip-flop (Kc) holds 30 the flip-flop (Di) false when the flip-flop (Kc) is true, these terms cause "0" to be subtracted from the contents of the (A) register when a "0" multiplier digit is in the flip-flop (Kc). In other words, the partial product in the (A) register merely circulates through the adder 35 when a "0" multiplier digit is in the flip-flop (Kc).

It will be noted that the  $\overline{P0}$  terms in the input of the flip-flops (Di) and (Ca) suppress the sign digit of the multiplicand and do not permit that digit to pass through

Because the register (D) is a 24 bit register, the multiplicand is shifted to the right each time it circulates through that register. This causes, as noted above, the least significant digit of the multiplicand to be lost for each such circulation. The flip-flop (Do) has its output 45 terminals Do and  $\overline{\mathrm{Do}}$  respectively coupled to the input terminals  $d_0$  an  $\overline{d_0}$  of the write amplifier 620 through the terms  $K1.\overline{K2.03.P0}$ . This term is true during the additional words (Aw) phase of the (Mu) instruction. Therefore, so long as the (Aw) phase exists, the multiplicand is circulated through the register (D), and it is shifted to the right by one digit for each such circulation.

To process the sign digit of the multiplicand, the multiplicand is normally copied for right shift from the flip-flop (Do) into the write amplifier 620, except at P0 digit time. The contents of the flip-flop (Do) are also shifted through the flip-flop (S2) and through the term  $K1.\overline{K2}.K3.\overline{O1}$  which is true for the additional words (Aw) phase of the (Mu) instruction. Then, at P0 digit time, the term  $\overline{K1}.\overline{K2}.P0$  becomes true so that the contents of the S2 flip-flop are introduced to the write amplifier at that time. The sign of the multiplier is therefore stored in the flip-flop S2 for each circulation of the multiplicand through the register (D), and the sign is then introduced to the register (D) at P0 digit time by that flip-flop.

The flip-flops S3 and S4 are used in the circulating loop of the register (R) to provide the desired left shift for the multiplier. The output terminals of the flip-flop (Ro) are coupled through a term K1. $\overline{\text{K2}}$ .K3.O3 to the input terminals  $s_4$  and  $\overline{s_4}$  of the flip-flop (S4), this term being true for the (Aw) phase of the (Mu) instruction. The term K1.K2.O3.P0 introduced to the right input 75 false by the terms \$\overline{83}\text{K1.K2.O3.P0}\$ and \$\overline{K1}\text{K2.O2.P0.S3}\$

36

terminal s4 of the flip-flip (S4) sets the sign digit of the multiplier to "0" during the first word phase of the (Mu) instruction.

The term  $K1.\overline{K2}.K3.\overline{O1}$  couples the output terminals of the flip-flop (S4) to the input terminals of the flipflip (S3). This latter term is also true for the additional words (Aw) phase of the multiplication (Mu) instruction, so that the contents of the flip-flop S4 may be copied into the flip-flop (S3). The terms K1. K2. P24 and  $K1.\overline{K2}.\overline{O3}.P24$  respectively couple the S3 and  $\overline{S3}$  of the output terminals of the flip-flop (S3) to the input terminals  $r_0$  and  $\overline{r_0}$  of the write amplifier 622. These terms permit the contents of the flip-flop (S3) to be copied into the write amplifier 622 during the (Aw) phase of the (Mu) instruction, and the latter terms sets each used multiplier digit to "0."

The flip-flop (S3) has its \$\overline{83}\$ output terminal coupled through a term  $K1.\overline{K2}.\overline{O3}.P0$  to the  $k_c$  input terminal of the flip-flop (Kc). Likewise, the flip-flop (S3) has its output terminal  $S_3$  coupled to the  $\overline{k_c}$  input terminal of the flip-flop (Kc) through a term K1. K2.O2.P0. These terms cause the multiplier digits passing through the flip-flop (S3) at P1 digit time during the (Aw) phase of the (Mu) instruction to be stored in the flip-flop (KC) for one word time.

A unity multiplier digit now triggers the flip-flop (Kc) false, which is desired for the reasons described above, and a "0" multiplier digit causes the flip-flop (Kc) to be true, which also is desired for the reasons described above. As also previously mentioned the multiplier digits pass through the flip-flop (Kc) mode with the most significant digit first. This, as explained, enables the partial products in the accumulator register (A) to actually represent the final answer at all times and with increased accuracy for each additional word in the (Aw) phase.

As also mentioned above, the computer remains in the additional words (Aw) phase for a number of word times as determined by the alpha sector address of the next instruction. When equality is achieved by the alpha sector address and the Sot sector number, as compared in the (S5) flip-flop, the (Mu) operation of the computer enters its last word (Lw) phase  $(K1.\overline{K2}.\overline{K3})$  of FIGURE 37.

When the computer enters the last word (Lw) phase of the (Mu) operation, it performs one more multiplication operation and then returns to the instruction read-in (Ir) phase.

During the additional words phase of the (Mu) instruction, the flip-flop (S5) in FIGURE 38 is set true during each word time just before the alpha sector number in the instruction, this being accomplished by the term K1. $\overline{\text{K2}}$ .K3.T5.T4 introduced to its  $s_5$  input terminal. The flip-flop (S5) is then set false by the alpha sector portion of the instruction by the term

#### $K1.\overline{K2}.K3(Io.Sot+\overline{Io}.Sot)\overline{T5}.\overline{T4}$

introduced to its input terminal  $\overline{s_5}$  unless the alpha sector number in the instruction is the same as the Sot sector number on the drum. When the latter condition occurs, the flip-flop (S5) remains true, and the flip-flop (K3) is triggered false at the end of the following word time by the term K1. K2. P0 introduced to its input terminal  $k_3$  (see FIGURE 38). This triggering of the flip-flop (K3) to a false state causes the computer to enter the "last word" phase  $(K1.\overline{K2}.\overline{K3})$  of the (Mu) instruction. Then, one word time later, the flip-flop (K2) is triggered true by the term K3.K1.P0 introduced to its input terminal  $k_2$ . This latter triggering causes the computer to return to its instruction "read-in" (Ir) phase (K1.K2.K3).

Just before the last word phase of the computer, and as shown in FIGURE 37, the flip-flop (Kc) is set true or

introduced to its input terminals and in accordance with the state of the flip-flop (S3). As before, the flip-flop (Kc) is set true if the multiplier digit is a "0" and it is set false if the multiplier digit is a "1."

As in the previous instance, the partial product in the 5 register (A) shifts through the adder during the "last word" (Lw) phase and is added to the shifted multiplicand in the register (D) if the multiplier in the flip-flop (Kc) is a "1." However, if the multiplier in the flip-flop (Kc) is a "0," the partial product is merely passed 10 through the adder. The multiplicand is able to pass though the register (D) for the last word (Lw) phase of the (Mu) instruction because the term  $K1.\overline{K2.03}.P0$  at the input terminals of the write amplifier 629 are still true for the (Lw) phase. Also, the flip-flop (S2) is able to 15 insert the sign digit into the P0 position of the multiplicand during the last word phase because the term K1. K2.P0 is still true for that phase.

Then, at the end of the last word (Lw) phase, the product is in the register (A) with the proper sign and 20 Then, and as described above in condesired accuracy. junction with FIGURE 38, the computer is returned to the instruction read-in (Ir) phase and the next instruc-tion is read into the register (I). This next instruction is selected by the coincidence detection by the flip-flop (S2) of the alpha sector number of the present instruction and the corresponding (Sot) number.

The logic required to execute the select (Tc) instruction is set out in FIGURE 39. This instruction is identified by the  $\overline{01}.02.03$  configuration of the order flip-flops. The (T<sub>c</sub>) instruction specifies that the next instruction is to be selected from the (Moy) memory location indicated by the beta address section of the (Tc) instruction if the contents of the accumulator register (A) are equal to or greater than "0." The  $(T_c)$  instruction further specifies that the next instruction is to be selected from the (Moy) memory location indicated by the alpha address section of the (Tc) instruction with the contents of the accumulator register (A) are less than 1.

When the contents of the accumulator register (A) are greater than "0" or equal to "0," the sign digit is "0." This "0" sign digit sets the flip-flop (Ai) false at P24 digit time. Conversely, if the contents of the accumulator register (A) are less than "0," the sign digit is a "1." This unity sign digits sets the flip-flop (Ai) true at P24 digit time.

As illustrated in FIGURE 39, the selection matrix 16 is controlled by the flip-flops S1, S2, S3, S4 and S5 in the track selector register 700. These flip-flops, in turn, are 50 controlled by the logic follower (F<sub>s</sub>). The term

## $\{\overline{K3}.\overline{T4}.K1.\overline{K2}+\overline{K1}.K2[\overline{T4}.\overline{K3}+T4(T3+T1.T2)]\}T5$

is introduced to the logic follower (Fs) and it causes the flip-flops of the track selector register 700 to be activated 55 for track selection purposes during the alpha track and beta track address sections of the instruction. These sections, as illustrated in FIGURE 30, extend from P8-P3 and from P18-P14 in the instructions. The output from the instruction register flip-flop (Io) is introduced to the 60 flip-flop (S5), and that output is shifted through the flipflops S4, S3, S2 and S1 under the control of the follower (F<sub>s</sub>). The control is such that the beta address track number is in the track selector register 700 during the wait beta (WB) phase of the computer, and the alpha 65 address is in the register during the wait alpha (WA) phase of the computer.

The selection matrix 16 is controlled in the manner described above, so that the channel selected by the register 760 may have its contents read into the flip-flop (Moy). The term  $K1.\overline{K3}$  couples the output of the flip-flop (Moy) to the input terminals  $i_0$  and  $\overline{i_0}$  of the write amplifier 618 of the instruction register. The term  $Io(\overline{K1}+K3)$  is in38

618, and the term  $\overline{Io}(\overline{K1}+K3)$  is introduced to the input terminal  $\overline{i_0}$  of the write amplifier 618.

During the execution of the select instruction (Tc) a term  $K2.\overline{01}.02.03.P0$  couples the output terminal Kc of the coincidence detector flip-flep (Kc) to the input terminal  $k_1$  of the control flip-flop (K1). Likewise, a term K1.K2.P0 couples the output terminal Kc to the input terminal  $k_3$  of the control flip-flop (K3). A term P0.K2. $\overline{K3}$  is introduced to the input terminal  $\overline{k_1}$  of the flip-flop K1, a term K1.K2.P0 is introduced to the input terminal  $k_3$  of the flip-flop (K3). Finally, a term

$$K1.\overline{K3}(P13-P9)+P0.\overline{K1}.K2$$

is introduced to the input terminal  $k_c$  of the coincidence detector flip-flop (Kc), and a term

#### $\overline{K1}.K2(Io.\overline{Sot}+\overline{Io}.Sot)(P24-P19+P8-P3)$

is introduced to the input terminal  $\overline{k_c}$  of the flip-flop (Kc). The select instruction (Tc) is executed during the first word phase of (Fw) of the computer. During the wait alpha (WA) phase of the previous instruction, the flipflops K1, K2 and K3 are set to the  $\overline{\text{K1}}.\text{K2}.\overline{\text{K3}}$  configuration and the alpha track address of the (Tc) instruction is shifted into the track selector flip-flops S1-S5, as described above. Upon coincidence of the alpha sector address in the coincidence detector flip-flop (Kc), the computer enters the instruction read-in phase (Ir) in which the control flip-flops have the configuration  $K1.K2.\overline{K3},$  and the  $(T_{c})$  instruction is read into the instruction register (I). The instruction is read from the flip-flop (Moy) through the K1. K3 term (which are now true) to the write amplifier 618 of the instruction register (I).

The computer then enters the wait beta (WB) phase (K1.K2.K3) because the term P0.K2.K3 triggers the flip-flop (K1) false at the end of the (Ir) phase, the term (K1.K2.P0) triggers the flip-flop (K3) true at the end of that phase. If the number in the accumulator register (A) is less than zero, the term Ai.P24 is true and the flip-flop (K3) is immediately triggered false by the term K1.01.02.03.Ai.P24 to return the computer to the wait alpha (WA) phase. This enables the next instruction to be selected from the (Moy) channel and from the sector in that channel addressed by the alpha address section of the instruction, as is desired under these conditions.

However, if the term Ai.P24 is false, a number greater than or equal to zero is indicated as being in the accumulator register (A). This flip-flop (K3) now remains true, and the computer is able to enter the wait beta (WB) phase.

The beta track address section of the  $(T_{\rm c})$  instruction is now read into the track selector register 700. Then, upon sector coincidence, the term  $Kc.K2.\overline{01}.O2.O3.P0$  is true at the P0 time to trigger the flip-flop (K1) true. The term Kc.K1.K2.P0 is true at the time time to trigger the flip-flop (K3) false. This causes the computer to enter the instruction read-in (Ir) phase, so that the instruction addressed by the beta section of the (T<sub>c</sub>) instruction is read into the instruction register (I) which is desired under the latter conditions.

The logic required to perform the (Ad) instruction is set out in FIGURE 40. As noted above, this instruction requires that the contents of the designated memory location (Moy) be added to the contents of the accumulator register (A), with the sum being left in the accumulator register (A). The order flip-flop configuration for this instruction is O1.02.03. The instruction is carried out in the first word phase  $(F_w)$  in which the control flip-flops have the configuration  $\overline{K1}.\overline{K2}$ . The contents of the actroduced to the input terminal io of the write amplifier 75 cumulator register may be a number inserted into the ac-

cumulator register by the clear and transfer command (At), or the number may be the sum of a previous execution of the (Ad) command.

The flip-flop (Kc) is used in this command to control the carry flip-flop (Ca). When the flip-flop (Kc) is set false, the carry flip-flop (Ca) is set to a normal "add" configuration. The flip-flop (Kc) is set false for the (Ad) instruction by a term  $\overline{K1}.K2.\overline{O2}.P0$  which is introduced to the input terminal  $\overline{k_c}$  of the flip-flop (Kc). This term sets the flip-flop (Kc) false at the end of the wait beta  $(W_B)$  phase, and it remains false during the first word (Fw) phase while the addition is being performed. The term  $\overline{Ai}.\overline{Di}$  couples the terms  $\overline{Kc}$  to the input terminal  $\overline{c_a}$  of the carry flip-flop (Ca). In like manner, the term  $Ai.\overline{Di}.\overline{P24}$  couples the term  $\overline{Kc}$  to the input terminal  $c_a$  of the carry flip-flop (Ca). The term  $P_{24}$  is also introduced to the input terminal  $\overline{c_a}$  of the carry flip-flop (Ca).

The numbers to be added flow through the adder from  $P_{23}$  digit time to  $P_{24}$  digit time of the following word time. 20 The term  $P_{24}$  introduced to the input terminal  $\overline{c_a}$ , and the term  $P_{24}$  included in the general term introduced to the input terminal  $c_a$  of the carry flip-flop (Ca) cause that flip-flop to be set false at the beginning of each new addition. This is desired, and the carry flip-flop (Ca) remains low until it receives a "1" from both the numbers passing through the (Ai) and (Di) flip-flops.

At the first word phase (Fw) of the Ad instruction the selected (Moy) channel and sector of the magnetic drum flows through the flip-flop (Moy). A first term  $\overline{K1}$  couples that flip-flop to the input terminal  $d_i$  of the flip-flop (Di), and a term  $\overline{K1}.\overline{K2}.\overline{O3}.\overline{O2}$  couples the output terminal Moy to the input terminal  $d_i$  of the flip-flop (Di). These terms are true during the first word phase, so that the contents of the selected (Moy) channel are read during that phase through the flip-flop (Di) into the adder.

A term K2 couples the output terminals of the flip-flop (Ao) to the input terminals of the flip-flop (Ai) during the wait beta (W<sub>B</sub>). This permits the number in the accumulator register (A) to circulate through the register. Then, during the first word (Fw) phase, a term K1.01 coupling the flip-flop (Ao) to the input terminals of the flip-flop (Ai) becomes true. This permits the contents of the accumulator register to circulate through 45 the adder at the same time as the contents of the selected channel and sector from the magnetic drum. Also, the carry flip-flop (Ca) is set to a normal add condition, so that a binary addition is carried out between the contents of the accumulator register and the contents of the selected channel and sector of the magnetic drum. The sum is then read into the accumulator register. At the end of the first word phase, the term K2 becomes true, and the new number is circulated through the (A) register.

It will be appreciated that the addition begins in the adder at P23 digit time with the least significant digits and proceeds to the most significant digits of the two numbers at P0 digit time. Then, the adder acts on the sign digits of two numbers at P24 digit time of the following word time, after which the carry flip-flop is set low by the P24 term to be ready for the next addition or other instruction. The new number circulating in the (A) register then, as mentioned above, represents the sum of the original two numbers, and the sign digit of the new number correctly represents the sign of the new for register channel. As shown in

The logic required to execute the subtract instruction (Su) is set out in FIGURE 41. This instruction requires that the contents of the accumulator register (A) be subtracted from the contents of the designated memory location (Moy) with the difference being left in the accumulator register (A). This is opposite from the subtraction operations of most prior art computers in which it is normal, under a subtract instruction, to subtract the contents of the designated memory location from the con-

tents of the accumulator register. The present Su instruction results in a simplification of logic.

The subtract instruction Su is represented by the order register configuration O1.O2.03. When the computer enters the first word (Fw) phase of this instruction, the term  $\overline{K1}$ .O1 couples the flip-flop (Ao) to the input terminals of the flip-flop (Ai). At the same time, the terms  $\overline{K1}.\overline{K2}.Kc.\overline{O3}$  and  $\overline{K1}$  couples the output of the flip-flop (Moy) to the input of the flip-flop (Di). These connections cause the contents of the flip-flop (Ao) and (Moy) to be read simultaneously into the adder. The carry flip-flop is set to the subtract configuration by the term K1.K2.O1.Ai.Di.P24. Kc introduced to its left input 15 terminal and the term K1.K2.O1.Ai.Di.Kc introduced to its input terminal  $\overline{c}_a$ . The carry flip-flop (Ca) is set to the subtraction configuration by the flip-flop (Kc) in its true state. This flip-flop is triggered true by the term  $P0.\overline{K1}.K2$  at the end of the wait beta  $(W_B)$  phase, and the flip-flop remains true during the first word (Fw) phase during the subtract instruction. Therefore, the contents of the selected memory location (Moy) are subtracted from the contents of the accumulator (A) register during the first word phase of the subtract instruction.

The logic required to perform the (Dv) divide instruction is illustrated in FIGURES 42, 43 and 44. For this instruction the dividend is first placed in the accumulator register (A) and circulates in that register at the beginning of the operation. During the additional words (Aw) phase, the accumulator register contains the remainder at the end of each step. The divisor is stored in the register (D), and the quotient is formed in the register (R). During the last word (Lw) phase, the quotient is transferred from the register (R) to the accumulator register (A).

The divide instruction (Dv) is represented by the order flip-flop configuration  $\overline{O1.O2}.O3$ . FIGURE 42 illustrates the logic required during the first word (Fw) phase of the (Dv) instruction. The first word (Fw) phase, as mentioned above, it represented by the configuration  $\overline{K1.K2}$  of the control flip-flops. For a division, the control flip-flop K3 is set false during the first word (Fw) phase.

As illustrated in FIGURE 42, the term  $\overline{K1}$ .01 couples the output terminals of the flip-flop (Ao) to the input terminals of the flip-flop (Ai). The term K2 is introduced to the input terminal  $\overline{d}_i$  of the flip-flop ( $\overline{D}_i$ ).

The term  $O1.\overline{O2}.O3.\overline{P24}.P0.\overline{K1}.\overline{K2}$  couples the output terminal Moy of the flip-flop (Moy) to the input terminal Ca of the carry flip-flop (Ca). The digit timing pulses P24 are applied to the input terminal  $\overline{C}_a$  of the carry flip-flop (Ca).

The output terminals of the flip-flop (Moy) are coupled to the input terminal  $d_0$  and  $\overline{d}_0$  of the write amplifier 620 of the (D) register channel by the term  $\overline{K1}$ .

The term  $P0.\overline{K1}.K2$  is introduced to the input terminal  $k_c$  of the flip-flop (Kc) to set that flip-flop high for the  $(W_B)$  phase of the computer. The output terminal  $K_c$  of the flip-flop (Kc) is coupled by the term  $\overline{K1}.K2.P0$  to the input terminal  $\overline{k_3}$  of the flip-flop (K3). The output terminal  $\overline{K_3}$  is coupled by the term  $\overline{K1}.\overline{K2}$  to the input terminal  $r_o$  of the write amplifier 622 of the (R) register channel.

As shown in FIGURE 42, the dividend is circulated through the accumulator register (A) and through the adder during the (Fw) phase of the (Dv) instruction be cause of the term  $\overline{K1}.01$  (which couples the flip-flop Ao to the flip-flop (Ai) is true. The flip-flop (Di) is set false by the term K2 during the  $(W_B)$  phase of the instruction (Dv), and that flip-flop stays false during the (Fw) phase.

normal, under a subtract instruction, to subtract the contents of the designated memory location from the contents of the designated memory location from the contents of the magnetic memory drum during the

3,11.

(Fw) phase into the register (D). This information passes through the flip-flop (Moy) and through the term  $\overline{K1}$  to the write amplifier 620 of the register channel (D). Also during the first word (Fw) phase, the register (R) is cleared to zero by the term  $\overline{K1}.\overline{K2}.\overline{K3}$  introduced to the input terminal  $r_o$  of the write amplifier 620. The flip-flop (K3) is triggered false to provide the  $\overline{K3}$  term at the end of the wait beta (W<sub>B</sub>) phase by the term  $K_c.\overline{K1}.K2.P0$ . The flip-flop (Kc) is true at the end of the (W<sub>B</sub>) phase because it is triggered true by the term  $P0.\overline{K1}.K2$  at the beginning of that phase, and it remains true when the beta sector address is reached to terminate the (W<sub>B</sub>) phase.

Also during the first word (Fw) phase, the term  $Moy.O1.\overline{O2}.O3.\overline{P24}.P0.\overline{K1}.\overline{K2}$  causes the carry flip-flop (Ca) to be triggered true if the sign of the divisor is negative, this term being introduced to the input terminal  $c_a$  of the carry flip-flop. The first quotient digit is the sign of the answer, and this is determined by the sign of the divisor and dividend. If both are negative or positive, the sign of the answer is positive. However, if the signs of the divisor and dividend are different, the sign of the answer is negative.

The term Moy.O1.02.O3.P24.P0.K1.K2 introduced to the carry flip-flop cause a "1" to be added to the sign digit of the dividend if the divisor is negative. Then, if the dividend is originally negative, the resulting sign digit is "0" to represent a positive answer, which is desired. By the same token, if the divisor is positive, a "0" is added to the dividend sign digit. This latter condition provides a sign digit of "0" in the answer if the dividend is positive, which also is desired. For the other two relative sign conditions of the dividend and divisor, the sign digit in the answer is a "1" to represent a negative number, which is also desired.

During the first word (Fw) phase, the register (R) is cleared to "0." This is achieved by the term  $\overline{K3.K1.K2}$  introduced to the input terminal  $r_0$  of the write amplifier 622. The term  $\overline{K1.K2}$  is true during the first word (Fw) phase. Also, the flip-flop (K3) is triggered false during this phase of the (Dv) instruction to make the term  $\overline{K3}$  true. The flip-flop (K3) is triggered false by the term  $K_0.\overline{K1.K2.P0}$  at the end of the  $(W_B)$  phase. The term  $\overline{K1.K2}$  is true during the  $(W_B)$  phase, and the flip-flop (Kc) is set high for that phase to make the term Kc true. The flip-flop (Kc) is set high by the term  $K1.\overline{K2.P0}$  introduced to its input terminal  $k_0$ .

The (Dv) instruction now enters the first word time 50 of the additional words (Aw) phase. In the (Aw) phase the control flip-flops are set to the  $K1.\overline{K2}.K3$  configuration.

The flip-flop (S1) is inserted in the circulating loop of the (A) register during the (Aw) phase. The term  $K1.\overline{K2}.K3.\overline{O2}$  couples the output terminals of the flip-flop (Ao) to the input terminals of the flip-flop (S1). Likewise, the same term  $K1.\overline{K2}.K3.\overline{O2}$  couples the output terminals of the terms (S1) to the input terminals of the flip-flop (Ai). The term  $K1.\overline{K2}.K3.\overline{O2}.\overline{P24}$  is also introduced to the input terminal  $\overline{a_1}$  of the flip-flop (Ai), and this term sets the least significant digit of the number passing through that flip-flop to zero during a left shift of the number.

The flip-flop (S2) is inserted in the circulating loop of the register channel (D). The term  $K1.\overline{K2}.K3.\overline{O2}$  couples the flip-flop (Do) to the flip-flop (S2). Likewise, the term  $K1.\overline{K2}.\overline{O3}$  couples the flip-flop (S2) to the input terminals  $d_0,\overline{d_0}$  of the write amplifier 620. A pair of terms  $K_c.\overline{Ai}.Di.K1.\overline{P24}$  and  $\overline{K_c.Ai}.Di.\overline{F24}$  are introduced to the input terminal  $c_0$  of the carry flip-flop (Ca). The terms  $K_c.\overline{Ai}.\overline{Di}$  and  $K_c.\overline{Ai}.\overline{Di}.K1$  are introduced to the input terminal  $\overline{c_0}$  of the carry flip-flop.

The output terminals of the carry flip-flop (Ca) are coupled by a term P24.K1. $\overline{K2}.\overline{O2}$  to the input terminal  $k_c$  of the flip-flop (Kc), the term Ai being anded with the Ca term and the term  $\overline{Ai}$  being anded with the  $\overline{Ca}$  term. The output terminals of the carry flip-flop are coupled to the input terminal  $\overline{k_c}$  of the flip-flop (Kc) by the term K1. $\overline{K2}.O3.P24$ , the term  $\overline{Ai}$  being anded with the  $\overline{Ca}$  term. The flip-flops S3 and S4 are used in conjunction with the register (R). The term  $\overline{K2}.O3.\overline{S3}$  couples the output terminal  $S_4$  of the flip-flop (S4) to the input terminal  $r_o$  of the write amplifier 622. The term K1. $\overline{K2}.K3.O2.Ro$  is introduced to the input terminal  $s_4$  of the flip-flop (S4), and the term K1. $\overline{K2}.K3.\overline{O2}.P24.Ro$  is introduced to the input terminal  $\overline{s_4}$  of that flip-flop.

42

The output terminal Ro of the flip-flop (Ro) is coupled by the term  $\overline{K1.03.83}$  to the input term  $\overline{r_0}$  of the write amplifier 622. The term  $K1.\overline{K2.03.84}$  couples the output terminal Ro of the flip-flop (Ro) to the input terminal  $r_0$  of the write amplifier 622.

The term K1. $\overline{K2}$ .K3. $\overline{O2}$  couples the output terminal  $\overline{R0}$  to the input terminal  $\overline{s_3}$  of the flip-flop (S3). A term K1. $\overline{K2}$ .K3. $\overline{O2}$ . $\overline{Kc}$ . $\overline{S4}$  is also introduced to that input terminal. A pair of terms K1. $\overline{K2}$ .K3. $\overline{O2}$ . $K_c$  and K1. $\overline{K2}$ .K3. $\overline{O2}$ .S4 couples the output terminal  $R_o$  to the input terminal  $s_3$  of the flip-flop (S3). A term  $\overline{K1}$ . $\overline{K2}$ . $\overline{O2}$ .P0 is also introduced to the input terminal  $s_3$  of that flip-flop. A term K1. $\overline{K2}$ .O3 couples the output terminal  $S_3$  of the flip-flop (S3) to the input terminal  $r_o$  of the write amplifier 622.

At the end of the first word (Fw) phase, the flip-flop (S3) is set high by the term  $\overline{K_1}.\overline{K_2}.O_2.P_0$  introduced to its input terminal  $(s_3)$ . The flip-flop (S3) then inserts a "1" into the write amplifier 622 at P24 digit time of the first word time of the (Aw) phase by virtue of the term  $K1.\overline{K2}.O3$  which couples the output terminal  $S_3$  to the input terminal  $r_0$  of the write amplifier. Because the register (R) is one bit short, the inserted index digit is read at P0 digit time of the first word time of the (Aw) phase by the flip-flop (Ro).

Also at the beginning of the first word time of the (Aw) phase, the term  $K1.\overline{K2}.K3.\overline{O2}.P24.\overline{R0}$  sets the flip-flop (S4) false, the term Ro being true because of the cleared condition of the register (R). This causes the term  $K1.\overline{K2}.O3.\overline{O4}$  to be true so that the write amplifier 622 copies the flip-flop (Ro). This causes 0's to be copied into the register (R) until P0 digit time of the first word time. Then, the index digit triggers the flip-flop (S4) true, this being achieved by virtue of the term  $K1.\overline{K2}.K3.\overline{O2}.Ro$  introduced to the input terminal  $s_4$  of that flip-flop. Therefore, at the end of P0 digit time of the first word time of the (Aw) phase, the flip-flop (S4) is set true.

During the first word time of the (Aw) phase of the (Dv) instruction, the dividend circulates through the register (A) and through the flip-flop (S1), so that the dividend is shifted to the left before it is introduced to the flip-flop (Ai). This is because the term  $K1.\overline{K2}.K3.\overline{O2}$ is true. The divisor from the register (D) is introduced to the flip-flop (Di) because the term  $K1.\overline{K}2.K3.\overline{O}2$  is The divisor is added to the left-shifted dividend if the flip-flop (Kc) is false, and it is subtracted from the left-shifted dividend if the flip-flop (Kc) is true. This is because the carry flip-flop (Ca) is set to the add configuration by the terms Kc.Ai.Di.P24 introduced to its input terminal  $c_a$ , and the term  $\overline{K}c.\overline{A}i.\overline{D}i$  introduced to its input terminal  $\bar{c}_a$ ; and because the carry flip-flop (Ca) is set to the subtract configuration by the terms Kc.Ai.Di.K1.P24 and Kc.Ai.Di.K1 introduced respec-75 tively to its input terminals  $c_a$  and  $\overline{c}_a$ .

The flip-flop (Kc) is controlled at each P24 digit time by the terms

$$k_{c} = (Ca.Ai + \overline{Ua}.\overline{Ai})P24$$
  
 $\overline{k}_{c} = (Ca.\overline{Ai}. + \overline{Ua}.\overline{Ai})P24$ 

For the first word time of the (Aw) phase the flipflop (Kc) is set true if the sign digits of the divisor and dividend are both negative or both positive, and the flipflop (Kc) is set false if the divisor and dividend are different. If the flip-flep (Kc) is set false, the term 10 KI.K2.K3.O2.Kc.S4 will set the flip-flop (S3) false. Therefore, at the beginning of the first word time of the (Aw) phase, a "0" will be inserted in the sign digit position of the quotient indicative of a positive answer. This "0" will later be corrected in the last word phase, because under the conditions described in the preceding paragraph the answer is negative.

Conversely, if the flip-flop (Kc) is set true, the term  $K1.\overline{K}2.K3.\overline{O}2.Kc.P0$  will set the flip-flop (S3) true, at P0 time of the first word time of the (Aw) phase. This causes a "1" to be inserted in the register (R) at the digit time following the index digit. This "1" is in the sign digit position of the answer and indicative of a negative quotient. However, under the conditions described above, the quotient should be positive, and this sign digit is later corrected during the last word phase.

During the first word time of (Aw) phase, the divisor is added or subtracted from the left-shifted dividend, depending on the state of the flip-flop (Kc) to provide the first remainder in the register (A). The computer now enters the second word time of the (Aw) phase. The flip-flop (S4) is set false by the term  $\overline{K}1.\overline{K}2.\overline{K}3.\overline{O}2.P24.\overline{R}o$ introduced to its input terminal  $\overline{s}_4$ , and the contents of the flip-flop (Ro) are copied into the write amplifier 622 directly by the term K1. K2.O3. S4. This causes a right shift in the register (R) because the circulating loop causes the register to have 24-bit positions only.

The flip-flop (S4) remains false until the index digit again sets it true, this beng caused by the term

# K1.K2.K3.Ō2.Ro

introduced to the input terminal  $s_4$  of the flip-flop. Then, the write amplifier 622 copies the contents of the flipflop (S3) by means of the terms S3.K1. $\overline{K}2.O3$  and 45  $\overline{K}3.\overline{K}2.O3.S4$ . The flip-flop (S3) copies the contents of the flip-flop (Ro) so long as the flip-flop (S4) is true, this being achieved through the terms  $K1.\overline{K}2.K3.\overline{U}2.S4.Ro$ and  $K1.\overline{K}2.K3.\overline{O}2.\overline{Ro}$ . Also, the flip-flop (S3) is set true by the term  $K1.\overline{K}2.K3.\overline{O}2.\overline{K}c.Ro$  when the flip-flop (Kc)is true and the flip-flop (Ro) is true.

The terms described above mean that for the first word time of the (Aw) phase, the index digit is inserted in the register (R) at P1 digit time and the sign digit is inserted (with an erroneous designation) at P0 digit time, the remaining digits in the register (R) are "0's" at that time. Then, during the second word time of the (Aw) phase, the index digit is inserted in the register (R) at P2 digit time. Then, following the index digit a "1" is inserted into the register (R) at P1 digit time if the flip-flep (Kc) is true and if the sign digit was a "1"; and the sign digit is again inserted in the register (R) at P0 digit time.

In like manner, during the third word time of the (Aw) phase, the divisor is added to or subtracted from the leftshifted remainder depending upon the state of the flipflop (Kc) and the result of that operation sets the flip-flop (Kc) for the next word time of the (Aw) phase. next index digit is inserted in the register (R) at P3 digit time. Then, a "1" is inserted into the register (R) at 70 to set that flip-flop false at each P24 digit time. The same P2 digit time if the flip-flop (Ke) is true and if the previous P1 digit was a "1," the previous P1 digit is copied into the P1 digit position in the register (R) and the previous P1 sign digit is copied into the P0 position in the register (R). A similar operation continues from word 75 the flip-flop (K3) is triggered false, as noted above. At

44

time to word time in the (Aw) phase of the (Dv) instruction. It is noted, that the quotient appears with a fixed position in the register (R) from word time to word time. The most significant digits of the quotient are formed first, and in the proper unshifted position in the register (R). This, like in the multiplication process permits the operation to be terminated after any desired number of word times in the (Aw) phase so that a properly formed answer may be derived at any desired time. Of course, as the word times proceed in the (Aw) phase, the answer is formed with greater and greater accuracy.

Briefly, therefore, during the first word phase (Fw) of the (Dv) instruction, the register (R) is cleared to "0." Then, during the first word time of the additional word (Aw) phase, the register writes a "1" at P24 digit time and then copies "0's" through P1 digit time. At P0 digit time it writes a "1" again. This "1" acts as an index digit to tell when to write the digits into the register (R).

The two track selector flip-flops (S3) and (S4) are used to recirculate the previous quotient digits and to control the insertion of the new quotient digits. The flip-flop (S3) is used to delay the quotient digits by one bit to make the register (R) look like a 25-bit register for those digits. The above operations keeps the quotient from shifting, as noted, so that each digit remains in the position where it was inserted. By doing this, as also noted above, it is possible to terminate the operation at any time and have the quotient in the proper position for storage in the memory. The "0's" preceding the index digit and the index digit itself are recirculated without delay from the flip-flop (Ro) so that the index digit shifts one bit to the right for each word. This shifting index digit then indicates where the next quotient digit is to be inserted.

The flip-flop (S4) is used as a control to sense the index digit and to control when the contents of the flip-flop (Ro) are to be directly recorded in the register (R), or when the contents of the flip-flop (Ro) are to be delayed through the flip-flop (S3) before being recorded in the register The flip-flop (S4) is set false at P24 digit time, and (R). it is set true by the index digit in the manner described above. The index digit causes the next quotient digit to be copied from the flip-flop (Kc) into the flip-flop (S3) so that it may be recorded into the register (R). After the flip-flop (S4) is triggered true by the index digit, the flip-flop (S3) copies the contents of the flip-flop (Ro) to recirculate the previous quotient digit with a one-bit delay in the register (R). This process continues from the second word time of the (Aw) phase through the remainder of the word time of that phase. At the end of the (Aw) phase, the control flip-flop (K3) is triggered false, and the computer enters the last word phase (Lw). During this (Lw) phase, the quotient is transferred to the register (A) along with a final correction term, with proper rounding of the quotient, and by means illustrated in FIGURE 44.

In the logic circuitry of FIGURE 44, a term

## $K1.\overline{K}2.\overline{K}3.\overline{O}2$

couples the output of the flip-flop (Ro) to the input terminals of the flip-flop (Ai). Also, a term

#### $K1.\overline{K}2.\overline{K}3.\overline{O}2$

couples the output terminal Ro of the flip-flop (Ro) to the input terminal  $d_1$  of the flip-flop (Di).

The same terms described in conjunction with FIG-URE 43 are introduced to the carry flip-flop (Ca) and to the flip-flop (Kc). The digit timing pulses P24 are introduced to the input terminal  $\overline{c}_a$  of the carry flip-flop terms couple the flip-flop (Ro) to the write amplifier 622, and couple the flip-flops (S<sub>3</sub>) and (S<sub>4</sub>) to that amplifier.

When the computer enters the last word (Lw) phase,

P<sub>24</sub> digit time of that phase, the carry flip-flop (Ca) is triggered false. Also, the flip-flop (Ai) is false at this digit time because the term K1. K2. K3. O2. P24 of FIG-URE 43 triggered it false during the least significant digit bearing the (Aw) phase to set that digit to 0. fore, at  $P_{24}$  digit time, the term  $\overline{A}i.\overline{C}a$  sets the flip-flop (Kc) false for the (Lw) phase. The carry flip-flop (Ca) is therefore set to the subtract configuration for the last word phase (Lw) of the divide (Dv) instruction.

of the register (R) into the flip-flop (Ai). This is achieved by the term  $K1.\overline{K}2.\overline{K}3.\overline{O}2$  which causes the contents of the flip-flop (Ro) to be read into the flip-flop (Ai). A term  $K1.\overline{K}3.\overline{K}2.P24.\overline{R}o$  sets the flip-flop (Di) false for the start of quotient round-off (assuming that the least significant digit in the register (R) is "0"). Then, as the contents of the (R) register are circulated through the flip-flop (Ai) and through the adder into the accumulator register, "0's" are subtracted, until the flip-flop (Di) is set true. This occurs, for the first 1 on the quotient to enter the flip-flop (Ai). That 1 causes the term  $K1.\overline{K2}.\overline{K3}.\overline{O2}.Ro$  to be true to set the flip-flop (Di) true. Then, during the succeeding digit times, the flip-flop (Di) introduces "1's" to the adder. This sets up a round-off operation. The term  $K_1.\overline{K}3.\overline{O}2.P0$  sets the flip-flop (Di) to "0" at the sign digit time. This causes the sign in the quotient to be reversed, to correct for the previous erroneous designation.

Therefore, as a result of the operation described above. the rounded-off quotient is read into the accumulator register (A) with the sign digit reversed to the proper designation during the last word phase (Lw) of the divide instruction (Dv). At the end of the last word phase, the computer will enter the wait alpha (WA) phase for the next instruction, and the rounded-off answer will then be circulated in the accumulator register.

In the logic diagram of FIGURE 45, a general term  $\overline{K}2.\overline{S}4.O2.O3$  prepares a path from the flip-flop (Ao) of the accumulator register (A) to the write amplifiers 602, 40 604 and 606. These amplifiers, as described in conjunction with FIGURE 7, are respectively coupled to the temporary storage channels (Mox), Moy), and (Moz). The term S2 completes this path to the input terminals of the write amplifier 602 associated with the temporary storage channel (Mox), the term S1 completes the path to the write amplifier 604 associated with the temporary storage (Mov), and the term S<sub>3</sub> completes the path to the write amplifier 606 of the temporary storage channel (Moz).

During the wait beta (W<sub>B</sub>) phase of the normal store 50 (S<sub>r</sub>) instruction, the beta sector number designated by the instruction is selected in the described manner, and the contents of the accumulator register are then moved into the selected sector of the selected storage channel. The latter selection is determined by the beta track number portion of the instruction. The number in that portion is chosen to render the flip-flop (S4) false so that the normal store instruction may be carried out, also, the number in the beta track section of the instruction is chosen to render the flip-flop (S1), (S2) or (S3) true, depending on which storage channel the information is to be stored.

As indicated in the table of FIGURE 31, the modified store orders use the same configuration of the order flipflops O1, O2 and O3 as the normal store order, namely, O1.O2.O3. However, for the modified store orders, use is made of the track selector flip-flop (S3) to extend the possible instruction that may be carried out by the computer, and this is achieved without the concomitant requirement for additional order flip-flops. This is possible, because the normal store order uses three only of the four track selector flip-flops. This permits the use of the track selector flip-flop (S4) in its true state to provide an additional pattern of configurations of the

fied store orders" may be carried out. The first modified store order is to shift the contents of the register (A) to the left by the number of bits specified by the alpha sector number in the instruction, and then stop the computer. This instruction is designated by the term  $O1.O2.O3.S4.S3.\overline{S}2.\overline{S}1.$ 

The first modified store order-left shift-is carried out by a O1.O2.O3.S4.S3.S2.S1 configuration of the order and track selector flip-flops. As mentioned above, this Now, during the (Lw) phase, the quotient is read out 10 instruction calls for a shift of the contents of the (A) register to the left by the number of bits specified by the alpha sector number in the instruction. To carry out this modified instruction, the order register flip-flops O1. O2 and O3 have the normal O1.O2.O3 configuration for 15 the normal store order. However, the flip-flop (S4) is set true to indicate a modified store order. For the particular modified store order under discussion, the flipflops S1, S2 and S3 are also set true.

In the logic circuitry of FIGURE 46, the term  $\overline{\mathbf{K}}1.01$ 20 and the term K1.O2 both couple the flip-flop (Ao) to the input terminals of the flip-flop (Ai). The term  $K1.\overline{K}2.K3.O2.O3.S3$  couples the output terminal Ao of the flip-flop (Ao) to the input terminal  $d_1$  of the flip-flop (Di). The term O2.O3 couples the output terminal  $\overline{A}o$ of the flip-flop (Ao), to the input terminal  $\overline{d}_1$  of the flipflop (Di). The term K2 is also introduced to the input terminal  $\overline{d}_i$  of the flip-flop (Di).

The term Ai.Di. P24 couples the output terminal Kc 30 of the flip-flop (Kc) to the input terminal  $c_a$  of the carry flip-flop (Ca). The term Ai.Di couples the output terminal  $\overline{K}c$  to input terminal  $\overline{c}_a$  of the flip-flop (Ca).

The output terminal  $\overline{K2}$  of the control flip-flop (K2) is coupled by the term O1.O3.S4.P0 to the input terminal 35  $k_1$  of the flip-flop  $(K_1)$ . The term  $\overline{K}1.01.02.S4.P0$ couples the output terminal K2 of the flip-flop (K2) to the input terminal  $k_3$  of the flip-flop (K3).

The term K1.K2.K3(P13-P9) is introduced to the input terminal  $s_5$  of the flip-flop (S5). The term  $(Io.\overline{8}ot+\overline{1}o.Sot)(P8-P3)$  is introduced to the input terminal  $\overline{s}_5$  of the flip-flop (S5). The term K1. $\overline{\text{K2}}.\text{P0}$ couples the output terminal S<sub>5</sub> of the flip-flop (S5) to the input terminal  $\overline{k}_3$  of the flip-flop (K3).

To carry out the left shift (Sr) instruction, the computer passes through the first word (Fw) phase, the additional words (Aw) phase and the last word (Lw) phase. To enable the computer to provide single left shifts, the logic is arranged so that the one or more left shifts occur only during the (Aw) phase. It will be noted from an examination of the logic associated with the flip-flop (K2), as set forth in the appendix, that by making the terms S1 and S2 false in the instruction, the computer may be made to undergo a single shift to 55 the left and then enter the stop phase (Sp) (K1.K2.K3).

During the first word (Fw) phase, the term  $\overline{K}1.01$  is true, so that the contents of the register (A) are circulated from the flip-flop (Ao) and through the flipflop (Ai) to the adder. During this time, the flip-flop (Di) is false, having been set false at the wait beta phase by the term K2 introduced to its input terminal  $\overline{d}_1$ . Also, the flip-flop (Kc) is set false at the end of the wait beta phase, and it stays false during the first word (Fw) phase, and during the additional words (Aw) and last word (Lw) phases. The flip-flop (Kc) in its false state sets the carry flip-flop (Ca) to its add configuration, as described above.

Therefore, during the first word (Fw) phase, the contents of the accumultaor register (A) are circulated 70 through the adder in which they are added to 0. The resulting contents in an unshifted condition are again written into the magnetic drum channel by the write amplifier 616. At the end of the first word (Fw) phase, however, the flip-flop (K1) is triggered true by the term flip-flops (S3), (S2) and (1) so that a plurality of "modi- 75 K1.01.03.S4.P0 and the flip-flop (K3) is triggered true

by the term  $K2.\overline{K}1.O1.O2.S4.P0$ . Therefore, the computer enters its additional words (Aw) phase. The terms  $K1.\overline{K}2.K3.O2.O3.S3$  and O2.O3 now are both true, so that the contents of the flip-flop (Ao) are read into the flip-flop (Di). The contents of the flip-flop (Ao) continue to be read into the flip-flop (Ai). Therefore, the contents of the accumulator register is passed through the adder from both the flip-flops (Ai) and (Di). The flip-flop (Ca) is set so that the contents is added to itself in the adder effectively to provide a left shift. This occurs during each word time in the additional words (Aw) phase.

At the first word time of the additional words (Aw) phase, the term K1.K2.K3(P13-P9) sets the flip-flop (S5) true at the beginning of the time of the alpha sector number in the instruction circulating through the instruction register. As long as that number is different from the Sot channel number, the flip-flop (S5) is returned false before the end of the word time by the term  $(Io.\overline{S}ot+\overline{Io.S}ot)(P8-P3)$ . Each time that occurs, the computer stays in its additional words (Aw) phase for an additional word time, and the contents of the accumulator register (A) undergo a further left shift. However, when coincidence does occur, the flip-flop S5 remains true, and at Po digit time, the flip-flop K3 is set false so that the computer enters its last word (Lw) phase. The last digit of the word in the accumultaor register (A) is previously set to 0, so that the term Ao.O2.O3 sets the flip-flop (Di) remains false during that phase so that no further left shift occurs in the register (A).

In like manner, different configurations of the track selector relays can be used for additional modified store orders, and without changing the configuration of the order flip-flops, or requiring any additional order flipflops. In a constructed embodiment of the invention, for example, the configuration \$4.\overline{8}3.\overline{8}2.\overline{8}1, in conjunction with O1.O2.O3 configuration of the order flip-flops, was used to set the control flip-flops K1, K2, K3 to the K1.K2.K3 configuration which set the computer to the "stop" phase. Also, in a constructed embodiment of the invention, other configurations of the track selector flip-flops, in conjunction with O1.O2.O3 configuration of the order flip-flops is used to control certain relays. In each instance, the S4 flip-flop is set true to distinguish the modified store orders from the normal store order. Then, the  $\overline{S}_3.S_1.\overline{S}_2$ , the  $\overline{S}_3.\overline{S}_1.S_2$  and the  $\overline{S}_3.S_1.S_2$  configurations of the other track selector flip-flops are used to reset a manual input relay, set a "fix" relay and reset 50 the "fix" relay respectively. As noted above, the flipflop S4 in its false state was used in conjunction with the O<sub>1</sub>.O<sub>2</sub>.O<sub>3</sub> configuration for normal store orders. Then, when the flip-flop S1 is triggered true, the storing is placed on (Mov) channel, when the flip-flop S2 is true 55 the storing is on the (Mox) channel, and when the flipflop S3 is true, the storing is on the (Moz) channel, as described above.

A plurality of manually initiated control signals  $R_1$ ,  $R_2$  and  $R_3$  are utilized to start up the computer. For example, the control signal  $R_3$ , for example, sets the computer initially to its stop phase (Sp), and clears the instruction register (Io) to all 1's. This control signal R3 sets the control flip-flops to the K1.K2.K3 configuration for the stop phase (Sp). Also, this signal sets the order flip-flops to a one word operation, such as add  $(O1.\overline{O2}.\overline{O3})$  or extract  $(\overline{O1}.\overline{O2}.\overline{O3})$ .

Then, the manually initiated control signal R1 takes the computer into the wait beta  $(W_B)$  phase and it stays there for one drum revolution. Then, it causes the computer to pass through a first word  $(F_W)$  to a wait alpha  $(W_A)$  phase. During this initial wait alpha  $(W_A)$  phase, and as mentioned above, the first instruction is looked for in sector "0" of channel "31" in the  $(M_{OY})$  section of the drum.

48

An accurate record of the total elapsed time from the beginning of the program is maintained on the (Mox) channel of the magnetic drum. This is achieved without precisely synchronizing the drum with a timing source, and without driving the drum at a precisely determined rotational speed. The total elapsed time is maintained in binary code on the (Mox) channel, and may be read by the read head associated with the read amplifier 600 (FIGURE 7). As mentioned in the description of FIG-URE 7, the Mox) channel has a separate read head which is displaced eight words from the write head of that channel, and this read head introduces its signal to the read amplifier 600. The amplifier 600, in turn, activates the read flip-flop (Mox). This record of elapsed time enables different matrices to be driven by the flip-flop (Mox)which are to respond after particular time intervals have elapsed, or which are to control circuits at predetermined intervals. Such a system is particularly useful, when the computer of the invention is utilized for the solution of celestial navigational problems.

A representation of the system used for recording the total elapsed time is illustrated in FIGURE 47. The system includes a precision frequency source (PFS), and this source is used to supply a train of output pulses which have a precisely controlled repetition frequency. This repetition frequency may, for example, be 720 pulses per second. The source (PFS) may be frequency stabilized, for example, by a tuning fork. Commercial units are known which are suitable for constituting the source (PFS). Such units, for example, are known which have an error which is less than one part in ten thousand.

The (Mox) channel on the magnetic drum has a plurality of its sectors allocated for time standard purposes. These sectors are chosen, for example, to be read into the read amplifier 608 every eight word times, and they may be identified by the  $(\overline{W}1.W2.W3)$  configurations of the word counter of counter of FIGURE 13. As described above, the word counter is synchronized with the magnetic memory drum, and it is controlled to undergo sixty-three successive configurations, as shown by the table of FIGURE 48. As illustrated in that table, the  $(\overline{W}1.W2.W3)$  configurations of the word counter identify the sixth, fourteenth, twenty-second, thirtieth, thirty-eighth, forty-sixth, fifty-fourth and sixty-second sectors.

The magnetic memory drum of the computer may have a rotational speed, for example, of 100 revolutions per second. Therefore, a time standard word sector of the (Mox) channel of the drum reaches the write head associated with the write amplifier 602 at a rate of

#### $64/8 \times 100 = 800$

times per escond, there being 64 sectors in the (Mox) channel on the drum (as explained above). The read head associated with the read amplifier 600 reads each time standard word sector eight word times after it passes the write head mentioned immediately above. Therefore, any information written into a time standard sector on the (Mox) channel of the drum at a  $\overline{W}1.W2.W3$  word time is read out of that sector at the next  $\overline{W}1.W2.W3$  word time for recirculation, as will be described.

The system of FIGURE 47 includes the precision frequency source (PFS) referred to above. This source includes an output terminal at which the 720 p.p.s. output pulses appear. These output pulses are designated (Y), and they are introduced to the input terminal  $t_s$  of the flip-flop (Ts). A term P24. $\overline{W}1.W2.W3$  couples the output terminal Cn of the flip-flop (Cn) to the input terminal  $\overline{t}_s$  of the flip-flop (Ts), and a term W1. $\overline{W}2.W3.P0$  couples the output terminal  $T_s$  of the flip-flop (Ts) to the input terminal  $C_n$  of the flip-flop (Cn).

A term  $\overline{W}2.W3.P0$  is introduced to the input terminal 75  $\overline{c}_n$  of the flip-flop (Cn). Also, a term  $\overline{W}1.W2.W3$ 

couples the output terminal  $\overline{Mox}$  of the flip-flop (Mox) to the input terminal  $\bar{c}_n$ . A term

### W1.W2.W3( $C_n \cdot \overline{Mox} + \overline{C_n} \cdot Mox$ )

is introduced to the input terminal  $M_{\text{ox}}$  of the write amplifier 602. A term  $(Cn.\overline{Mox} + \overline{Cn}.Mox)$  is introduced to the input terminal  $\overline{\text{Mox}}$  of the amplifier 602

All the time standard sectors in the (Mox) channel on a particular program begins. The flip-flop  $(C_n)$  serves as a "carry" flip-flop for a simple incremental adder formed by it and the flip-flop (Ts).

At the beginning of the program, the term W2.W3.P0 sets the flip-flop (Cn) false at the end of the word time 15 (W2.W3) just preceding the time standard sector word time W1.W2.W3 (see FIGURE 48). Then the first pulse (Y) from the source (PFS) sets the flip-flop (Ts) true. This causes the flip-flop (Cn) to be set true at the end of sector word time W1.W2.W3 by the term

#### W1.W2.W3.P0.Ts

The flip-flop (Cn) remains true, in typical carry manner 25 until a zero digit during that time standard sector word time causes the term Mox.W1.W2.W3 to be true so as to set the flip-flop (Cn) false.

Therefore, during the first time standard word time of the program, the time standard word in one of the time standard sectors in the (Mox) channel (which is now zero) is read through the circuitry of FIGURE 47, and a "1" is added to the least significant digit position of that word. The new time standard word is written into the next time standard sector of the (Mox) channel through the write amplifier 602. This new word is read during the next time standard word time and introduced to the read amplifier 600, and the above described operations are repeated so that another "1" may be added to the time standard word. In this manner, the time standard word is circulated through the circuitry of FIGURE 47 from one time standard sector to the next on the (Mox) channel, and with a "1" being added to the number for each such circulation. This action continues for each successive pulse from the source (PFS). Each such pulse causes a digit to be added to the time standard word as it is circulated from one sector to the next on the (Mox) channel of the magnetic memory drum.

It will be appreciated, however, that the magnetic memory drum is assumed to be rotating at 100 revolutions a second, and therefore assumed to be a time standard word at each eighth sector position in the (Mox) channel. Therefore, the time standard words are read by the read head associated with the amplifier 600 at a rate of 800 times a second. However, the pulses from the source (PFS) recur at a rate of 720 pulses per second. Therefore, after a number of drum revolutions, a term W2.W3.P0 will reoccur prior to a succeeding pulse from the source (PFS) and when the flip-flop (Cn) is still false. When the next pulse from the source (PFS) does occur, and the carry flip-flop (Cn) is again triggered true by the term W1. W2. W3. P0. Ts in the described manner, a "1" will again be added to the time standard word of the (Mox) channel. However, in the interim, the previous time standard word in that channel is circulated 65 without change due to the composition of the input terms to the write amplifier 602.

In a manner described in the preceding paragraph, each pulse from the precision frequency source (PFS) causes the total time record on the (Mox) channel, which is in 70 binary coded form, to increase by one digit. Moreover, this is achieved without the need for any precise driving speed of the magnetic drum, or for precise synchronization between the drum and a timing source. It has been

maintained on the drum, so long as the speed of the drum remains within 10 percent of the equality value with the established time standard.

The logic required to perform a typical output operation is illustrated in FIGURE 49. In such an operation, for example, the digital output numbers are converted to analog quantities, and each analog quantity is used to control the charge on a capacitor unit. The resulting charge across the capacitor unit represents a computed the magnetic drum are originally cleared to zeros before 10 result from the computer, and may be used to perform any desired control or indicating function. The charges across the different capacitor units are also converted back to digital numbers and fed back into the computer. The resulting returned digital numbers are then compared with the respective output numbers so that appropriate charges may flow into the capacitor unit until servo equilibrium is established. When such establishment has been achieved, the charge across the particular capacitor unit is the analog equivalent of the correspondthe word time W1. W2. W3 just preceding a time standard 20 ing computed output number from the computer. A plurality of such capacitor units may be used in conjunction with the computer, and the word counter described in conjunction with FIGURE 13 and in the table of FIGURE 48 may be used to control an appropriate matrix, so that the different capacitor units may be gated into circuit at different particular word times. Such an arrangement provides a continuous cyclic control of the capacitor units.

The different output numbers are fed from the accumulator register to the (Mox) temporary storage channel on the magnetic memory, as mentioned above. This storing is in response to a normal store (Sr) instruction, together with the S2 address designation. Therefore, and as illustrated in FIGURE 49, a particular output number is stored in a designated sector of the (Mox) temporary storage channel by means of the term K1.K2.O2.O3.S4.Ao.S2 which is introduced to the input terminal  $m_{ox}$  of the write amplifier 602, and by the term  $\overline{K}1.\overline{K}2.O2.O3.\overline{S}4.\overline{A}o.S2$  introduced to the input terminal  $\overline{m}_{ox}$  of the write amplifier 602.

The output system utilizes the flip-flop (Cc), the input-output flip-flop (Mn), and the borrow flip-flop (Cn). The system of FIGURE 49 also uses an analog-to-digital converter (CON1). This converter may be similar to the analog-to-digital converter described in the copending application Serial No. 836,537, filed August 27, 1959, of Robert McIntyre. A plurality of capacitor units, such as those referred to above are also utilized, four such units being illustrated in FIGURE 50 and designated C1, C2, C3 and C4.

The term  $W1.W2.W3(Mox.\overline{M}n+\overline{M}ox.Mn)$  is introduced to the input terminal  $c_c$  of the flip-flop (Cc). The term  $\overline{W}1.\overline{W}2.P24.Cn$ , and the term  $\overline{W}1.\overline{W}2.W3.P24$  are both introduced to the input terminal  $\bar{c}_{\rm c}$  of the flip-flop (Cc). The term  $Mn.W1.W2.W3.\overline{M}ox.\overline{P}0$ , and the term  $W1.W2.W3(\overline{Mox.Mn}+Mox.\overline{Mn})$  P0 are introduced to the input terminal  $c_n$  of the flip-flop (Cn). The term Mox.W1.W2.W3. $\overline{M}n.\overline{P}0$ , the term

## W1.W2.W3(Mox.Mn+Mox.Mn)P0

and the term W1.W2.W3.P0 are all introduced to the input terminal  $\overline{c}_n$  of the flip-flop (Cn).

The output terminal Cn of the flip-flop (Cn) is coupled by a term W1.W2.W3.P0 to the input terminal of a control unit No. 1. A term W4.W5.W6 couples the control unit No. 1 to the capacitor unit C1; a term W4.W5.W6 couples the control unit No. 1 to the capacitor unit C2; a term W4.W5.W6 couples the control unit No. 1 to the capacitor unit C3; a term W4.W5.W6 couples the control unit No. 1 to the capacitor unit C4.

The output terminal Cc of the flip-flop (Cc) is coupled by a term W1.W2.W3.P0 to a control unit No. 2. A term W4.W5.W6 couples the control unit No. 2 to the found that an accurate total elapsed time record can be 75 capacitor unit C1; a term W4.W5.W6 couples the control

unit No. 2 to the capacitor unit C2; a term W4.W5.W6 couples the control unit No. 2 to the capacitor unit C3; and a term W4.W5.W6 couples the control unit No. 2 to the capacitor unit C4.

The control unit No. 1 may be of any known construction, and it responds to an input signal to supply a particular negative charge increment to a corresponding one of the capacitor units C1-C4 whenever a path is completed to that capacitor unit. The control unit No. 2 may be similar to the control unit No. 1, with the ex- 10 ception that the control unit No. 2 responds to an input signal to supply a particular positive charge increment to respective ones of the capacitor units C1-C4 upon the selection completion of appropriate paths to the capacitor

The capacitor unit C1 is coupled to the analog-to-digital converter (CON1) by the term W4.W5.W6. A term W4. W5. W6 couples the capacitor unit C3 to the converter (CON1), and a term W4.W5.W6 couples the capacitor C4 to the converter (CON1). It will be appreciated that more or less capacitor units may be used, and that the W4, W5 and W6 terms are word timing terms which couple the different capacitor units into the activating circuits at different word times.

The output numbers on the (Mox) temporary storage channel may be stored at sectors occurring each eight word times. For example, with reference to FIGURE 49, the output numbers may be stored at the sectors occurring at the seventh, fifteenth, twenty-third, thirty-first, thirty-ninth, forty-seventh, fifty-fifth and sixty-third word times. Each of the sectors is identified by the W1.W2.W3 configuration of the word counter, this configuration occurring every eighth word time of the word counter.

The terms associated with the capacitor units C1-C4 cause a different capacitor unit to be brought into the circuit for each one of these different output number word times. For example, the capacitor unit C1 feeds its output into the analog-to-digital converter (CON1) during the first eight word times of the table of FIGURE 49 during which the term W4.W5.W6 is true, and the resulting digital output from the converter (CON1) actuates the flip-flop (Mn). During the eighth word time of the table of FIGURE 49, when the term W1.W2.W3 is true, the resulting output from the flip-flop (Mn) due to its actuation by the digital signal from the converter (CON1) and corresponding to the charge across the capacitor unit C1 is introduced to the flip-flop (Cn). At the same time, the corresponding output number from the temporary storage channel flip-flop (Mox) is introduced to the flipflop (Cn).

The flip-flop (Cn) is set false at the end of the seventh word time by the term W1.W2.W3.P0 which is introduced to its input terminal  $\overline{c}_n$ . Then, during the eighth word time, the output from the flip-flop (Mn) is compared with the output from the flip-flop (Mox) in the flip-flop (Cn). This comparison is carried out from P24-P1 digit times in the eighth word time by the term Mn.Mow.W1.W2.W3.P0 introduced to the input terminal  $c_{\rm n}$ , and by the term  $\overline{\rm M}\overline{\rm n}.{\rm Mox.W1.W2.W3.}\overline{\rm P0}$  introduced 60 to its input terminal  $\overline{c_n}$ .

If the number from the flip-flop (Mn) is greater than the corresponding number from the flip-flop (Mox), the flip-flop (Cn) will be in a true state at P0 digit time at the end of the eighth word time. This means that the charge across the capacitor unit C1 is too high, and the control unit No. 1 is activated through the term W1.W2.W3.P0 from the output terminal Cn. Then, at the ninth word time, the term W4. W5. W6 becomes true so that a negative charge from the control unit No. 1 is introduced to the capacitor unit C1 to reduce the charge on that unit. This is, repeated for each revolution of the drum until the charge on the capacitor unit

the flip-flop (Mn) is the same as the output number read out of the flip-flop (Mn).

The same operation is performed for the capacitor unit C2 during the following word times. At the ninth word time, the term  $W4.\overline{W5}.\overline{W6}$  becomes true to connect the capacitor unit C2, rather than the capacitor unit C1, to the analog-to-digital converter (CON1). Then, if the charge on the capacitor unit C2 is too high; the control unit No. 1 is activated at the end of the sixteenth word time, and the charge on the capacitor unit C2 is reduced during the seventeenth word time as the term W4.W5.W6 becomes true. In like manner, the capacitor units C3 and C4 are successively connected at subsequent word times to the analog converter (CON1) and 15 the charge of these capacitor units is reduced to be the equivalent of their corresponding output numbers, if their original charge is too high.

If, on the other hand, the charge on a capacitor unit, such as the unit C1 is too low, so as to introduce a negative error, the output number from the flip-flop (Mn) will be less than the output number from the flip-flop (Mox), and the flip-flop (Cn) will be in a false state at the end (P0) of the eighth word time W1.W2.W3. This will cause the flip-flop (Cc) to be in a true state during the ninth word time  $(\overline{W1}.\overline{W2}.\overline{W3})$ . This is because the flip-flop (Cc) is set false at the beginning of the fifth word time of the term W1.W2.W3.P24, and it is set true at the end of the eighth word time by the term  $W1.W2.W3(Mox.\overline{Mn}+\overline{Mox}.Mn)$  so long as the number read out of the flip-flop (Mn) during the eighth word time is not equal to the number read out of the flipflop (Mox) at that word time. However, if the number read out of the flip-flop (Mn) is greater than the number read out of the flip-flop (Mox) during the eighth word time, the flip-flop (Cn) is true at the end of that word time, as described above. This causes the term  $\overline{\text{W1.W2.P24.C}}$  n to trigger the flip-flop (Cc) false at the beginning of the ninth word time. The flip-flop (Cc) is, therefore, true during the ninth word time, only if the charge on the capacitor unit C1 is too low.

The true condition of the flip-flop (Cc) during the ninth word time causes the control unit No. 2 to be activated and this latter control unit introduces a positive charge to the capacitor unit (C1) at the tenth word time when the term W4. W5. W6 is true. In like manner, the capacitor units C2, C3 and C4 have their charges increased when the presence of too high a charge on any one of these units causes the flip-flop (Cn) to be false at the end of the comparison period.

The term  $W1.W2.W3.(\overline{Mox.Mn} + Mox.\overline{Mn})P0$  introduced to the left and right input terminals of the flip-flop (Cn) together with the appropriate cross terms Cn and  $\overline{\mathrm{C}}n$  (not included) causes the flip-flop to be unaffected by the sign digits of the numbers from the flip-flop (Mn)and from the flip-flop (Mox) if the signs are the same. However, if the signs are different, the flip-flop (Cn) is caused to be triggered to its opposite state at the PO digit time to reverse the procedure and operations described above.

Therefore, if one of the compared numbers is greater than the other, the term W1.W2.W3.P0.Cn causes the selected capacitor unit to be charged negatively by the control unit 1 so as to overcome a positive error. How-65 ever, if the error is negative, the term  $\overline{W}1.\overline{W}2.\overline{W}3.P0.Cc$ causes the corresponding capacitor unit to be charged positively in the following word time by the control unit #2 to overcome this negative error. For each succeeding drum revolution, the comparison is made of each of the capacitor units, and at successive W1.W2.W3 word times. When equality is reached, and the charge across a particular capacitor unit corresponds to its output number on the (Mox) storage channel, the flip-flop (Cn) is false at the corresponding W1.W2.W3 word is reduced to a level such that the output number from 75 time, and the flip-flop (Cc) is false at the word time

 $\overline{W}1.\overline{W}2.\overline{W}3$ , for the reasons explained above. Under these conditions, no compensating voltage flows into the capacitor units of either polarity, and the voltage across the capacitor unit remains at its value of equality. The flip-flop (Cc) is false during this latter condition, because the term  $W1.W2.W3.(Mox.\overline{M}n+\overline{M}ox.Mn)$  does not become true to set the flip-flop (Cc) true during the W1.W2.W3 word time.

A suitable circuit for the capacitor units, such as the units C1, C2, C3 and C4 in FIGURE 49, is shown in 10 FIGURE 50. Each of these capacitor units may incorporate, for example, a capacitor 2000 and a capacitor 2002. Each of these capacitors has a grounded terminal. The ungrounded terminal of the capacitor 2000 is connected to the cathode of a diode 2004 and to an output 15 terminal 2006. The ungrounded terminal of the capacitor 2002 is connected to the anode of a diode 2008 and to an output terminal 2010. The output from the unit is derived across the output terminals 2006 and 2010.

The anode of the diode 2004 is connected to a resistor 2012 and to the anode of a diode 2014. The resistor 2012 is connected to the positive terminal of a source of direct voltage which may, for example, have a potential of 25 volts. The cathode of the diode 2008 is connected to the anode of a diode 2016 and to a resistor 2018. The resistor 2018 is connected to the negative terminal of a direct voltage source. This direct voltage source may have a potential, for example, of 25 volts. A first input terminal 2020 is connected to the cathode of the diode 2014. This input terminal may, for example, receive a positive input from the control unit #1 when the flip-flop (Cn) is true at W1.W2.W3.P0 time. Otherwise, the voltage of the input terminal 2020 is reduced to zero.

The cathode of the diode 2016 is connected to the emitter of a transistor 2022. The transistor 2022 may be an NPN transistor, and it is connected as an emitter follower. The emitter of the transistor 2022 is connected to a resistor 2024 which, in turn, is connected to the negative terminal of a direct voltage source. This source may have a potential of, for example, 35 volts.

The collector of the transistor 2022 is connected to the positive terminal of a direct voltage source. This latter direct voltage source may, for example, have a potential of 25 volts. A second input terminal 2026 is connected to the base of the transistor 2022. The input terminal 45 2026 may, for example, receive a positive potential from the control unit #2 during the comparisons made in the system of FIGURE 49 and when the flip-flop (Cc) is true at  $\overline{W}1.\overline{W}2.\overline{W}3.P0$  time. Otherwise, the potential introduced to the input terminal 2026 is reduced to zero.

Whenever the potential introduced to the input terminal 2020 is reduced to zero, the diode 2014 becomes conductive, and reduces the potential at the anode of the diode 2004 essentially to ground potential. A positive charge is normally developed across the capacitor 2000, so that the diode 2004 is rendered non-conductive. Likewise, whenever the potential at the input terminal 2026 is reduced to zero or ground potential, the resulting negative potential, the transistor 2002 is non-conductive and the emitter potential is substantially at zero volts. This causes the diode 2016 to be conductive, and to establish the cathode of the diode 2008 at essentially zero or ground potential. A negative charge is normally established across the capacitor 2002, so that the diode 2008 is non-conductive.

Under the conditions described in the preceding paragraph, in which the input voltage at the terminals 2020 and 2026 is essentially zero, a positive charge exists across the capacitor 2000, and an equal and opposite negative 70 charge exists across the capacitor 2002. Therefore, the error voltage across the output terminals 2006 and 2010 is essentially zero.

However, when a positive voltage is introduced to the input terminal 2020, the diode 2014 becomes non-con-75

ductive, and the diode 2004 becomes conductive to permit a current flow into the capacitor 2000 to increase the positive charge across that capacitor. This occurs when the flip-flop (Cn) is false and the flip-flop (Cc) is true to indicate a negative error, and this charge compensates for that error.

Likewise, when a positive voltage is introduced to the input terminal 2026 indicative of a positive error, and when the flip-flop (Cn) is true at P0 digit time, the resulting conductivity of the transistor 2022 causes the emitter of that transistor to be positive. The diode 2016 is now rendered non-conductive, and a negative current flows through the diode 2018 to increase the negative charge on the capacitor 2002. This produces the desired compensation for the positive error.

The invention provides, therefore, an improved electronic digital computer which is constructed to be extremely compact in size and light in weight.

To assist in the reduction of size of the computer, the number of instructions which may be handled by the computer directly have been reduced to a minimum. However, the dual use of the track selector flip-flops for order register purposes, in accordance with the concepts of the invention, extends the number of possible instructions which may be executed by the computer without a corresponding increase in the number of components required, or in a concomitant increase in associated logic circuitry.

The above factors, and other considerations, cooperate in the present invention to result in an extremely useful and flexible general purpose digital computer. The resulting computer of the present invention is capable of operating with a high degree of speed and precision and yet it may be packaged into an extremely small housing.

#### Appendix

The following is a list of the terms and logic utilized in the computer described in the preceding specification, and an indication as to how the different logic equations are derived. The various terms have been fully identified in the specification.

(A) Emitter followers:

 $f_{s} = \{\overline{K3}.\overline{T4}.K1.\overline{K2} + \overline{K1}.Kw \\ [T4.\overline{K3} + Tr(T3 + T1.T2)]\}T5$   $f_{t} = \{(Io.\overline{Sot} + \overline{Io}.Sot) \\ f_{a} = (Ca.\overline{Ai} + \overline{Ua}.\overline{Ai}) \\ \overline{f_{a}} = (Ca.Ai + \overline{Ca}.\overline{Ai}) \\ \overline{P0} = \overline{T5} + T3 + \overline{T2} + T1 \\ \overline{P24} = T5 + \overline{T4} + T3 + T1 \\ P0 = T5.\overline{T3}.T2.\overline{T1} \\ P24 = \overline{T5}.T4.\overline{T3}.\overline{T1}$ 

(B) Signals:

[Ts--Time standard]
R1, R2 and R3--Control face
Ef,Ef, Ef\*, G, G\*, G,L,L, J, J, Md, E, E--Test and
fill equipment signals

60 (C) Coincidence flip-flop (Kc):

(1)  $P0.\overline{K1}.K2...(W_A+W_B)P0$ (2)  $P0.\overline{K1}.\overline{K3}.\overline{O3}...(F_W+W_A)\overline{K3}.P0$ 

(Ad+Su+At+Mu)

(3)  $K1.\overline{K2}.\overline{S3}.O3.P0...(Aw+Lw)$  $(Ad+Su+At+Mu)\overline{S3}.P0$ 

(M) + L.) (D12 D0)

(4)  $K2.\overline{K3}(P13-P9) \dots (W_A+Ir)(P13-P9)$ (5)  $K1.\overline{K2}.\overline{O2}(Ai.Ca+\overline{Ai}.Ca)P24 \dots$ 

 $(Aw+Lw)(Ad+At+Ex+Dv)\overline{Fa.P24}$ 

Therefore:

 $k_c = P0.\overline{K1}(K2 + \overline{K3}.\overline{O3}) + T5.\overline{T4}.K2.\overline{K3} + K1.\overline{K2}(P0.\overline{O3}.\overline{S3} + \overline{O2}.\overline{Fa}.24)$ 

 $\overline{k_c}$ 

```
55
(1) \overline{K1}.\overline{K2}.\overline{O2}.P0...(W_A+W_B)
                                         (Ad+At+Ex+Dv)P0
(2) \overline{K1}.K2.O3.P0...(W_A+W_B)
                                          (\bar{Tc} + Dv + Ex + Sr)P0
(3) \overline{K1}.K2.\overline{01}.\overline{A0}.P0...(W_A+W_B)
                                    (At+Mu+Tc+Ex)\overline{Ao}.P0
(4) \overline{K}\overline{1}.\overline{K}\overline{2}.K3.\overline{O}\overline{3}.P0...
                             (Fw)K3(Ad+Su+At+Mu)P0
(5) K1.\overline{K2}.02.S3.P0...(Aw+Lw)
                                      (Su+Mu+Tc+Sr)S3.P0
(6) K1.\overline{K2}.O3.P24(Ai.\overline{Ca}+\overline{Ai}.Ca)...
                      (Aw+Lw)(Tc+Ex+Dv+Sr)Fa.P24
 (7) \overline{K1}.K2(Io.\overline{Sot}+I\overline{o}.Sot)\overline{T5}.T4..
```

 $(W_{\rm A} + W_{\rm B})Fi(P24 - P19)^{-15}$ (8)  $\overline{K1}.K2(Io.\overline{Sot}+\overline{Io}.Sot)\overline{T5}.\overline{K3}$ .  $(W_{\rm A})(Fi)P24/P19+P8/P3)$ 

Therefore:

 $\overline{k_o} = \overline{K1} \{ K2 [P0(\overline{O2} + O3.\overline{O1}.\overline{Ao}) + Ft.\overline{T5}(T4 + \overline{K3})] \}$  $+\overline{K2}.K3.\overline{O3}.P0\}+K1.\overline{K2}(O3.Fa.P24+O2.S3.P0)$ 

(D) First control flip-flop (K1):

 $k_1$  (1) R3

(2)  $\overline{K2.01}.02.P0...(Lw+Aw+Fw)(Mu=Tc)P0$ 

(3)  $\mathbb{K}\overline{2}.O1.03.S4.P0$ .

(Lw+Aw+Fw)(Dv+Sr)S4.P0(4)  $\overline{K2}.01.03.\overline{02}.P0...(Lw+Aw+Fw)(Dv)P0$ 

(5)  $K2.Kc.\overline{K3}.P0...(W_A+Ir)Kc.P0$ 

(6)  $K2.Kc.\overline{O1}.O2.O3.P0$ .  $(W_A+W_B+Ir+Sr)Tc.P0.Kc$ 

(7) J.P0

Therefore:

Therefore:  

$$k_1 = R3 + P0\{\overline{K2}[\overline{O1}.O2 + O1.O3(54 + \overline{O2})1 + K2.Kc(\overline{K3} + \overline{O1}.O2.O3) + \overline{J}\}$$

(1)  $P0.J.K2.\overline{Ef}...(W_A+W_B+Sr+Ir)P0.J.\overline{Ef}$ 

(2)  $P0.J.K2.R1.\overline{W6}$ ..  $(W_{\mathbf{A}}+W_{\mathbf{B}}+Sr+Ir)R1.\overline{W6}.P0.J$ 

(3)  $P0.J.K2.\overline{K3}...(W_A+Ir)J.P0$ 

Therefore:

$$\overline{k_1} = P0.J\{\overline{Ef} + R1.\overline{W6} + \overline{K3}\}K2$$

(E) Second control flip-flop (K2):

 $k_2$  $(\tilde{1})$  R3 (2) J.P0

(3)  $K1.\overline{K3}.P0...(Ir+Lw)P0$ 

(4)  $K1.01.02.\overline{S1}.\overline{S2}.P0...$ 

 $(Sr+Ir+Aw+Lw)(Su+Sr)\overline{S1}.\overline{S2}.P0$ 

(5)  $\overline{K1}.01.03.P0...(W_A+W_B+F_w)(Ad+Su)P0$ 

(6) K1.01.02.S4.P0 ...

 $(W_{\rm A}+W_{\rm B}+F_{\rm W})(S_{\rm U}+S_{\rm r})P_{\rm 0.\overline{S4}}$ (7)  $\overline{K1.01.02}.P0...(W_A+W_B+F_W)(At+E_X)P0$  60

Therefore:

$$k_2 = R3 + P0\{\overline{J} + K1(\overline{K3} + O1.O2.\overline{S2}.\overline{S1}) + \overline{K1}[O1(\overline{O3} + O2.\overline{S4}) + \overline{O1}.\overline{O2}]\}$$

(1) 
$$K1.K2.Kc.J(\overline{O3}+O1+\overline{O2})P0...$$
  
 $(W_B+Fw)\overline{Tc}.J.Kc.P0$ 

Therefore:

$$\overline{k_2} = \overline{K1}.K3.Kc.J(\overline{O3} + O1 + \overline{O2})P0$$

(F) Shared control flip-flop (K3):  $k_3$ 

(1) R3

(2)  $F0.\overline{J}$ 

(3) K1.K2.P0 ... (Sr+Ir)P0

(4)  $\overline{K1}.\overline{K2}.01.03.S4.P0$  . . . (Fw)(Dv+Sr)S4.P0

(5)  $\overline{K1}.\overline{K2}.O1.\overline{O2}.O3.P0 \dots (Fw)(Dv)P0$ 

(6)  $\overline{K1}.\overline{K2}.\overline{O1}.O2.Ao$  . . .  $(Fw)(\underline{Mu}+Tc)Ao$ 

(7)  $\overline{K1}.\overline{K2}.\overline{O1}.O2.P0$  . . .  $(Fw)(\overline{Mu}+Tc)P0$ 

Therefore:

10  $k3 = R3 + P0\{\overline{J} + K1.K2 + \overline{K1}.\overline{K2}.O1.O3(S4 + \overline{O2})\}$  $+\overline{K1}.\overline{K2}.\overline{O1}.O2[Ao+P0]$ 

 $\overline{k_3}$ 

(1)  $\overline{K1}.\overline{K2}.\overline{O1}.\overline{O2}.\overline{Ao}.\overline{P0}$  . . .  $(Fw)(Mu+Tc)\overline{Ao}.\overline{P0}$ 

(2)  $\overline{K1}.\overline{012}.02.03.Ai.P24$ 

 $(W_A+W_B+F_W)Tc.Ai.P24$ 

(3)  $K1.\overline{K2}.S5.P0.J...(Lw+Aw).S5.P0.J$ 

(4)  $K1.K2.Md.\overline{Ef^*}.P0.J...(Sr+Ir)Md.\overline{Ef^*}.P0.J$ 

(5)  $\overline{K1}.K2.Kc.P0.J...(W_A+W_B)Kc.P0.J$ 

20 Therefore:

$$\overline{K_3} = \overline{K1.01}.02[\overline{Ao}.\overline{K2}.\overline{P0} + O3.Ai.P24] + P0\{K1[K2.S5 + Md.K2.\overline{Ef^*}] + \overline{K1}.K2.Kc\}J$$

25 (G) Order flip-flop (O1, O2 and O3):

 $o_1 = (K1.K2.\overline{K3} + L)O2$  $\overline{o_1} = (K1.K2.\overline{K3} + L)\overline{O2}$  $o_2 = (K1.K2.\overline{K3} + L)O3$  $\overline{o_2} = (K1.K2.\overline{K3} + L)\overline{O3} + R3$  $o_3 = (K1.K2.\overline{K3}.Moy + L.E + R3)$  $\overline{o_3} = (K1.K2.\overline{K3}.\overline{Moy} + L.\overline{E+R3})$ 

35 (H) Word counter (W1-W6):

 $w_1 = P0 + Sot.T5.\overline{T4}$  $\overline{w_1} = P0$  $w_2 = P0W1 + Sot(P13 - P9)$  $\overline{w_2} = P0W1$  $w_3 = P0.W1.W2 + Sot(P13 - P9)$  $\overline{w_3} = P0.W1.W2$  $w_4 = P0.W1.W2.W3 + Sot(P13 - P9)$  $\overline{w_4} = P0.W1.W2.W3$  $w_5 = P0.W1.W2.W3.W4 + Sot(P13 - P9)$  $\overline{w_5} = P0.W1.W2.W3.W4$  $w_6 = P0.W1.W2.W3.W4.W5 + Sot(P13 - P9)$  $\overline{w_6} = P0.W1.W2.W3.W4.W5$ 

50 (I) Bit counter (T1-T5):

45

 $t_1 = \overline{T5} + T3 + T2.Sot$  $\overline{t_1} = \overline{T4} + \overline{T3} + \overline{T2}$  $t_2 = T1$  $\overline{t_2} = T1(\overline{T4}.\overline{T5} + \overline{T3})$  $t_3 = T1.T2$  $\overline{t_3} = T1.T2$  $t_4 = T1.T2.T3.\overline{T5}$  $\overline{t_4} = T1.T2.T3.T5$  $t_5 = T1.T2.T3$  $\overline{t_5} = T2(\overline{T3}.\overline{T1} + \overline{T4}.T3.T1)$ 

(J) Track selector flip-flop (S1):

(1)  $K1.\overline{K2}.K3.Ao.\overline{O2}$  . . . (Aw)Ao(Ad+At)(2)  $S2.Fs \dots S2\{(W_A+W_B)(P18-P9)\}$  $+(W_A+Lm)(P13-P9)$ 

Therefore:

70

$$s_1 = K1.\overline{K2}.K3.Ao.\overline{O2} + S2.Fs$$

$$(1) K1.\overline{K2}.K3.\overline{Ao}.\overline{O2} ... (Aw)(Ad + At + Ex + Dv)\overline{Ao}$$

(2)  $\overline{S}\overline{2}.Fs$ 75

(1)  $K1.\overline{K2}.K3(P13-P9) \dots (Aw)(P13-P9)$ (2)  $Io.Fs \dots [(W_A+W_B)(P18-P14)$ 

 $+(W_A+L_W)(P13-P9)$ ] 75

..  $(Ir+Lw)(Ex+Dv+Ad+At)(P0+P24.\overline{Ro})$ 

(8)  $\overline{Ao}.O2.O3 \ldots \overline{Ao}(Tc+Sr)$ 

```
Therefore:
    Therefore:
                     \overline{s_1} = K1.\overline{K2}.K3.\overline{A0}.\overline{O2} + \overline{S2}.Fs
                                                                                                             s_5 = K1.\overline{K2}.K3(P13-P9) + lo.Fs
                                                                                                  \overline{s_5}
 (K) Track selector flip-flop (S2):
                                                                                                  (1) To.Fs
                                                                                                  (2) K1.\overline{K2}.K3.Fi.\overline{T5}.\overline{T4}
       (1) Do.\overline{K1}.\overline{K2}.\overline{O2}.P0 . . . (Fw)Do.P0(Dv+Ao
                                                                                                                        ... (Aw)(P8-P3)(Io.\overline{Sot}+\overline{Io}.Sot)
                                                                    +At+Ex
                                                                                               Therefore:
       (2) K1.\overline{K2}.K3(\overline{O2}+\overline{O3})Do.
                                                         (Aw)(Ex+Dv)
                                                                                                              \overline{s_5} = K1.\overline{K2}.K3.Fi.\overline{T5}.\overline{T4} + \overline{I0}.Fs
                                                +Ad+Su+At+Mu)Do
       (3) S3.Fs...S3\{(W_A+W_B)(P18-P14)\}
                                                                                     10 (O) Accumulator flip-flop (Ai):
                                               +(W_A+Lw)(\dot{P}13-P9)
    Therefore:
                                                                                                  (1) Ao.K2...(Sr+lr+W_A+W_B)Ao
      s_2 = Do.\overline{K2}[\overline{K1}.\overline{O2}.P0 + K1.K3(\overline{O2} + \overline{O3})] + S3.Fs
                                                                                                  (2) Ao.K1.01
                                                                                                                 (W_A+W_B+F_W)(Ad+Su+Dv+Sr)Ao
      82
                                                                                     15
                                                                                                  (3) K1.Ao.O2
       (1) \overline{K1}.\overline{K2}.\overline{O2}.P0.\overline{Do}
                               .. (Fw)\overline{Do}.P0(Dv+Ao+At+Ex)
                                                                                                          \dots (Sr+Ir+Aw+Lw)Ao(Su+Mu+Tc+Sr)
                                                                                                  (4) K1.K2.K3.O2.Ro
       (2) K1.\overline{K2}.K3(\overline{O2}+\overline{O3})\overline{D6}
                                                                                                                                    . Lw.Ro(Ad+At+Ex+Dv)
                   \dots (Aw)(Ex+Dv+Ad+Su+At+Mu)\overline{Do}
                                                                                                  (5) K1.\overline{K2}.K3.\overline{O2}.S1.\overline{P24}
       (3) $\overline{83}.Fs
                                                                                     20
                                                                                                                         ... Aw.S1.\overline{P24}(Ad+At+Ex+Dv)
   Therefore:
                                                                                               Therefore:
                                                                                               a_1 = Ao[K2 + \overline{K1}.O1 + K1.O2]
      \overline{s_2} = \overline{Do}.\overline{K2}[\overline{K1}.\overline{O2}.P0 + K1.K2(\overline{O2} + \overline{O3})] + \overline{S3}.Fs
                                                                                                                           +\overline{K2}\{K1.\overline{O2}[Ro.\overline{K3}+S1.\overline{P24}.K3]\}
(L) Track selector flip-flop (S3):
                                                                                     25
                                                                                                 \overline{a_1}
      s_3:
       (1) K1.\overline{K2}.K3.\overline{O2}.Ro(Kc+S4)
                                                                                                  (1) \overline{Ao}.K2...(Sp+lr+W_A+W_B)\overline{Ao}
                    (Aw)(Ad+At+Ex+Dv)Ro(Kc+S4)
                                                                                                  (2) \overline{Ao}.\overline{K1}.O1
       (2) \overline{K1}.\overline{K2}.\overline{O2}.P0 . .
                                                                                                              \dots (W_A + W_B + Fw) (Ad + Su + Dv + Sr) \overline{Ao}
                                          (Fw)(Dv+Ao+At+Ex)P0
                                                                                                  (3) Ao.K1.O2
       (3) K1.\overline{K2}.K3.\overline{O1}.S4
                                                                                                             . (Sp+Ir+Aw+Lw)\overline{Ao}(Su+Mu+Tc+Sr)
                                         (Aw)(At+\underline{Mu}+Tc+Ex)S4
                                                                                                  (4) \overline{K1}.\overline{K2}.\overline{01}...Fw(At+Mu+Tc+Ex)
(5) K1.\overline{K2}.\overline{03}.\overline{R0}.\overline{K3}...Lw(Ex+Dv+Ad+At)\overline{R0}
       (4) S4.Fs...S4\{(W_A+W_B)\}
                             (P18-P14)+(W_A+Lw)(P13-P9)
                                                                                                  (6) K1.\overline{K2}.K3.\overline{02}.\overline{S1}...Aw(Ex+\underline{Dv}+Ad+At)\overline{S1}
   Therefore:
                                                                                     35
                                                                                                  (7) K1.\overline{K2}.K3.\overline{O2}.P24
s_3 = \overline{K2} \{K1.\overline{K3} [\overline{O2}.Ro(Kc + S4)]
                                                                                                                              \dots Aw(Ex+Dv+Ad+At)P24
                                        +\overline{01}.S4]+\overline{K1}.\overline{02}.P0\}+S4.Fs
                                                                                              Therefore:
      <u>33</u>:
                                                                                           a_1 = Ao[K2 + K1.O1 + K1.O2]
      (1) K1.\overline{K2}.K3.\overline{O2}(\overline{Sr}.\overline{KC}+\overline{Ro})
                                                                                                         +\overline{K2}\{K1.\overline{O2}[\overline{Ro}.\overline{K3}+K3(\overline{S1}+P24)]+\overline{K1}.\overline{O1}\}
                      .. (Aw)(Ad+At+Ex+Dv)(\overline{S4}.\overline{K2}+\overline{R0})
                                                                                           (P) D-register flip-flop (Di):
       (2) K1.\overline{K2}.K3.\overline{O1}.\overline{S4}
                                  ... (Aw)(At+\underline{Mu}+Tc+Ex)\overline{S}\overline{4}
                                                                                                  (1) \overline{K1}.\overline{K2}.Kc.O3.Mov
       (3) \overline{S4}.Fs
                                                                                                                        \dots Fw(Ad+Su+At+Mu)Kc.Moy
                                                                                     45
                                                                                                 (2) \overline{K1}.\overline{K2}.\overline{03}.\overline{02}.Moy . . . Fw(Ad+At)Moy
   Therefore:
                                                                                                  (3) \overline{K1}.\overline{K2}.\overline{01}.03.Ao.Moy...Fw(Tc+Ex)Ao.Mov
      \overline{s_3} = K1.\overline{K2}.K3\{\overline{S4}(\overline{O2}.\overline{Kc} + \overline{O1}) + \overline{O2}.\overline{Ro}\} + \overline{S4}.Fs
                                                                                                  (4) K1.\overline{K2}.\overline{O3}.\overline{Kc}.Do.P0
(M) Track selector flip-flop (S4):
                                                                                                          ... \overline{Kc}.Do.\overline{P0}(Lw+Aw)(Ad+Su+At+Mu)
                                                                                     50
                                                                                                  (5) K1.\overline{K2}.K3.\overline{O2}.S2...Aw(Ad+At+Ex+Dv)S2
      (1) K1.\overline{K2}.K3.\overline{O3}.Ro
                                                                                                 (6) K1.\overline{K2}.\overline{K3}.\overline{O2}.Ro...Lw(Ad+At+Ex+Dv)Ro
                                  ... (Aw)(Ad+Su+At+\underline{Mu})Ro
                                                                                                 (7) K1.\overline{K2}.K3.Ao.O2.O3.S3...Aw(Tc+Sr)Ao.S3
      (2) K1.\overline{K2}.K3.\overline{O2}.Ro
                                                                                              Therefore:
                                       (Aw)(Ad+At+Ex+Dv)Ro
      (3) S5.Fs...S5[(W_A+W_B)(P18-P14)]
                                                                                          d_1 = \overline{K2} \{ \overline{K1} \cdot Moy [\overline{O3} (\overline{O2} + Kc) + Ao.\overline{O1} \cdot O3] \}
                                             +(W_A+W_B)(P13-P9)]
                                                                                                                 +K1(\overline{O2}[S2.K3+Ro.\overline{K3}]
   Therefore:
                                                                                                                         +Do.\overline{Kc}.\overline{O3}.\overline{P0}+Ao.K3.O2.O3.S3)
                s_4 = K1.\overline{K2}.K3.P0(\overline{O3} + \overline{O2}) + S5.Fs
      \overline{s_4}
                                                                                     60
                                                                                                 (1) K2 ... (W_A + W_B + Sr + Ir)
      (1) K1.\overline{K2}.\overline{O3}.K3.\overline{Ro}
                                                                                                 (2) \overline{K1}.\overline{Moy} ... (W_A+W_B+F_W)
                     .. (Aw+Lw)(Ad+At+Ex+\underline{Dv})P24.\overline{Ro}
                                                                                                             \overline{Moy}(Ad+Su+At+Mu+Tc+Ex+Dv+Sr)
      (2) K1.\overline{K2}.\overline{D2}.P24.\overline{R0}
                                                                                                 (3) \overline{Ao}.O3.K1
                       (Aw+Lw)(Ad+At+Ex+Dv)P24.\overline{Ro}
                                                                                                             \dots (W_A + W_B + Fw)\overline{Ao}(Tc + Ex + Dv + Sr)
      (3) \overline{K1}.\overline{K2}.\overline{O3}.P0 . . . (FW)(Ad+Su+At+\underline{Mu})P0 65
                                                                                                 (4) Do.Po.O3.K1
      (4) $\overline{85}.Fs
                                                                                                   .. (Lw+Aw+Ir+Sp)\overline{Do}.\overline{Po}(Ad+Su+At+Mu)
   Therefore:
                                                                                                 (5) Kc. 03.K1
  \overline{s_4} = \overline{K2} [\overline{R0}.K1(\overline{03}.K3 + \overline{02}.P24 + \overline{K1}.\overline{03}.P0)] + \overline{S5}.Fs
                                                                                                        \ldots (Sp+Ir+Aw+Lw)Kc(Ad+Su+At+Mu)
                                                                                     70
                                                                                                 (6) $\overline{82}.K1.K3.\overline{02}$
(N) Track selector flip-flop (S5):
                                                                                                                        .. (Aw+Sp)\overline{S}\overline{2}(Ex+\underline{Dv}+Ad+At)
                                                                                                 (7) K1.\overline{K3}.\overline{O2}(P0+P24+\overline{R0})
```

```
(V) Register (D):
   Therefore:
                                                                                                          d_{o}
         \overline{d}_1 = K2 + \overline{K1}(\overline{Moy} + \overline{Ao}.O3) + K1\{\overline{O3}[\overline{Do}.\overline{P0}]
                                                                                                          (1) K1.S2.O3.\overline{K2}
     +Kc]+\overline{02}[K3.\overline{82}+\overline{K3}(P0+P24.\overline{R0})]\}\overline{A0}.O2.O3
                                                                                                                                 (Aw+Lw)(Tc+Ex+Dv+Sr)S2
(O) Carry flip-flop (Ca):
                                                                                             5
                                                                                                          (2) K1.S2.P0.\overline{K2} . . . (Aw+Lw)S2.P0
       c_{\mathrm{a}}:
                                                                                                          (3) K1.\overline{O3}.Do.\overline{P0}.\overline{K2}
       (1) \overline{Kc}.Ai.Di.\overline{P24} . . . \overline{Kc}.Ai.Di.\overline{P24}
                                                                                                                         ...(Aw+Lw)(Ad+Su+At+Mu)Do.\overline{P0}
       (2) \overline{K2}.\overline{K1}.O1.\overline{O2}.O3.P24.P0.Moy
                                                                                                          (4) \overline{K1}.Moy . . . (W_A+W_B+F_W)Moy
                                             ... (Fw)(Dv)Moy.\overline{P24}.P0
                                                                                                          (5) Ef.lo
       (3) K1.Kc.\overline{Ai}.Di.\overline{P24}
                                                                                                      Therefore:
                             ... (Sp+Ir+Aw+Lw)Kc.\overline{Ai}.Di.\overline{P24}
                                                                                                    d_0 = \overline{K2}.K1[S2(03+P0)+\overline{O3}.Do.\overline{P0}]+\overline{K1}.Moy+Ef.Io
       (4) \overline{O1}.Kc.\overline{Ai}.Di.\overline{P24}
                                                                                                          \overrightarrow{d_0}:
                             ... (At+Mu+Tc+Ex)Kc.\overline{Ai}.Di.\overline{P24}
                                                                                                          (1) K1.O3.\overline{82}.\overline{K2}
       (5) \overline{K1}.\overline{K2}.Kc.O1.Ai.\overline{Di}.\overline{P24}
                      ... (Fw)(Ad+Su+Dv+Sr)Kc.Ai.Di.\overline{P24} 15
                                                                                                          (2) K1.\overline{S2}.P0.\overline{K2} \dots (Aw+Lw)(Tc+Ex+Dv+Sr)\overline{S2}
   Therefore:
                                                                                                          (3) K1.\overline{O3}.\overline{Do}.\overline{P0}.\overline{K2}
       c_a = \overline{P24} \{ \overline{K1}.\overline{K2}.O1(\overline{O2}.O3.Moy.P0 + Kc.Ai.\overline{Di}) \}
                                                                                                                         A \cdot A \cdot (Aw + Lw)(Ad + Su + At + Mu)\overline{Do}.\overline{Po}
                  +Kc.\overline{Ai}.Di(K1+\overline{O1})+\overline{Kc}.Ai.Di
                                                                                            20
                                                                                                          (4) \overline{K1}.\overline{Moy} . . . (W_A+W_B+Fw)\overline{Moy}
       \overline{c}_{\mathrm{a}}
                                                                                                          (5) Ef.Io
       (1) Kc.Ai.Di
                                                                                                      Therefore:
       (2) K1.Kc.Ai.Di
                                                                                                     \overline{d}_0 = \overline{K2}.K1[\overline{S2}(O3+P0)+\overline{O3}.\overline{Do}.\overline{P0}]+\overline{K1}.\overline{Moy}+Ef.\overline{Io}
                                      . . . (Sr+Ir+Aw+Lw)Kc.Ai.\overline{Di}
                                                                                                   (W) Register (R):
       (3) 01.Kc.Ai.Di
                                    \dots (At+Mu+Tc+Ex)Kc.Ai.\overline{Di}
                                                                                                          (1) K1.\overline{K2}.S3.\overline{P24}...(Aw+Lw)S3.\overline{P24}
        (4) \overline{K1}.\overline{K2}.Kc.O1.\overline{Ai}.Di
                                                                                                          (2) K1.O3(S3+\overline{S4}.Ro)\overline{K2}
                                ... Fw(Ad+Su+Dv+Sr)Kc.\overline{Ai}.Di
                                                                                             30
                                                                                                                 .. (Aw+Lw)(Tc+Ex+Dv+Sr)(S3+\overline{S4}.Ro)
       (5) P24
                                                                                                          (3) \overline{K1}.K3.\overline{O3} . . . (W_B)
    Therefore:
                                                                                                                                              +Fw) K3(Ad+Su+At+Mu)
    \overline{c_a} = P24 + \overline{K1}.\overline{K2}.O1.Kc.\overline{Ai}.Di + Kc.Ai.\overline{Di}.(K1 + \overline{O1})
                                                                                                         r_0 = \overline{K2}.K1\{S3.\overline{P24} + O3(S3 + \overline{S4}.Ro)\} + \overline{K1}.\overline{O3}.K3
                                    +\overline{Kc}.\overline{Ai}.\overline{Di}
                                                                                             35
 (R) Time standard flip-flop (Ts):
                                                                                                          \overline{r_o}
                                                                                                          (1) K1.\overline{03}.P24.\overline{K2}
       t_s = \Psi s (no clock)
                                                                                                                            \dots (Aw+Lw)(Ad+Su+At+Mu)P24
        \overline{t_n} = Cn.P24.W3.W2.\overline{W1}
                                                                                                          (2) K1.\overline{O3}.\overline{S3}.\overline{K2}
(S) Output comparator flip-flop (Cc):
                                                                                             40
                                                                                                                                    (Aw+Lw)(Ad+Su+At+Mu)\overline{S3}
                c_c = W1.W2.W3(Mox.\overline{Mn} + \overline{Mox}.Mn)
                                                                                                           (3) \overline{S3}.O3(S4+\overline{Ro})\overline{K2}.
                                                                                                                 (Fw+Aw+Lw)(Tc+Ex+Dv+Sr)\overline{S3}(S4+\overline{R0})
        c_{c}
        (1) \overline{W2}.\overline{W1}.W3.P24
                                                                                                           (4) \overline{K1}.\overline{K2}.\overline{K3} . . . (Fw)\overline{K3}
        (2) \overline{W2}.\overline{W1}.Cn.P24
                                                                                             45
                                                                                                       Therefore:
                                                                                                      \overline{r_0} = [K1.\overline{O3}(P24+\overline{S3}) + \overline{K1}.\overline{K3} + O3.\overline{S3}(S4+\overline{R0})]\overline{K2}
    Therefore:
                         \overline{c_c} = \overline{W2} \cdot \overline{W1} \cdot [W3 + Cn] P24
                                                                                                    (X) Register (I):
 (T) Output carry flip-flop (Cn) (Mox-Mn):
                                                                                             50
                                                                                                           (1) K1.\overline{K3}.Moy \dots (Ir+Lw)Moy
        (1) W3.W2.S1.\overline{Mox}.Mn.\overline{P0}
                                                                                                           (2) L(\overline{K1}+K3)Io.\overline{R3}...(\overline{Ir}+\overline{Lw})Io
        (2) W3.W2.W1.P0(Mox.Mn + \overline{Mox}.Mn)
                                                                                                           (3) L.E
        (3) W3.\overline{W2}.W1.Ts.P0.R2
                                                                                                           (4) R3
                                                                                             55
        c_n:
                                                                                                       Therefore:
        (1) W3.\overline{W2}.P24
                                                                                                           i_0 = K1.\overline{K3}.Moy + \{L(\overline{K1} + K3)Io + \overline{L}.E\}\overline{Ef} + R3
        (2) \overline{W1}.W2.W3.\overline{Mox}
        (3) W1.W2.W3.Mox.\overline{Mn}.\overline{P0}
                                                                                                           (1) K1.K3.\overline{Moy} . . . (Ir+Lw)\overline{Moy}
        (4) W1.W2.W3.P0(\overline{Mox}.Mn+Mox.\overline{Mn})
                                                                                              60
                                                                                                           (2) L(\overline{K1}+K3.\overline{R3})\overline{Io} . . . (\overline{Ir}+\overline{Lw})L.\overline{Io}.\overline{R3}
        (5) W3.W2.\overline{W1}.P0
                                                                                                           (3) \overline{L}.\overline{E}.
 (U) Accumulator register (A):
                                                                                                       Therefore:
         (1) (Ai.\overline{Ca} + \overline{Ai}.Ca)Di.G \dots Fa.\overline{Di}.G
                                                                                                            \overline{i_0} = \{\overline{L}.\overline{E}. + K1.\overline{K3}.\overline{Moy} + L(\overline{K1} + K3.\overline{K3})\overline{Io}\}\overline{Ef}
         (2) (Ai.Ca + \overline{Ai}.Ca)Di.G \dots \overline{Fa}.Di.G
                                                                                                    (Y) Memory write amplifier (Mov):
     Therefore:
                             a_0 = G(Fa.\overline{Di} + Fa.Di)
                                                                                                           (1) \overline{K2}.02.03.Ao.\overline{84}.S1
```

70

Therefore:  $\overline{a_0} = \{\overline{G} + Fa.Di + \overline{Fa}.\overline{Di}\}$ 

(2)  $(Ai.\overline{Ca} + \overline{Ai}.Ca)Di$  . . . Fa.Di

(3)  $(Ai.Ca+\overline{Ai}.\overline{Ca})\overline{Di}$  . . . Fa. $\overline{Di}$ 

 $\overline{a}_{0}$ 

(1)  $\overline{G}$ 

 $m_{\text{ov}} = \overline{K2}.02.03.Ao.\overline{S4}.S1 + W1.\overline{W2}.W3.Mn$  $m_{ov}$ 75

(2) W1.W2.W3.Mov

Therefore:

..  $(Fw+Lw+Aw)(Sr+Tc)Ao.\overline{S4}.S1$ 

```
(1) K2.02.03.\overline{A}_{0.}\overline{S}4.S1
                          \dots (Fw+Lw+Aw)(Sr+Tc)\overline{Ao}.\overline{S4}.S1
       (2) W1.W2.\overline{W3}.\overline{Mn}
   Therefore:
          \overline{m}_{ov} = \overline{K2.02.03.Ao.54.S1} + W1.W2.\overline{W3.Mn}
(Z) Memory write amplifier (Moz):
       (1) \overline{K2}.02.03.Ao.\overline{54}.53
                               (Fw+Lw+Aw)(Sr+Tc)Ao.\overline{S4}.S3
       (2) Mn.W1.W2.W3
       (3) Mn.W1.W2.\overline{W3}.\overline{W4}.\overline{W5}.\overline{W6}
   Therefore:
m_{oz} = \overline{K2}.02.03.Ao.\overline{S4}.S3 + Mn.W1.W2.W3
                                         +Mn.W1.W2.\overline{W3}.\overline{W4}.\overline{W5}.\overline{W6}
       (1) K2.O2.O3.Ao.S4.S3
   (2) \overline{Mn}.W1.W2.W3
   Therefore:
          \overline{m_{\rm cz}} = \overline{K2.02.03.Ao.S4.S3} + \overline{Mn.W1.W2.W3}
(Aa) Memory write amplifier (Mox):
       (1) \overline{K2}.Ao.\overline{S4}.S2.O2.O3 . . . (Fw+Aw+Lw)
                                                         (Sr+Tc)Ao.\overline{S4}.S2
      (2) \overline{W1}.W2.S3(Cn.\overline{Mox}+\overline{Cn}.Mox)Ef
(3) Ef.G
  Therefore:
      m_{\text{ox}} = \overline{K2}.Ao.\overline{S4}.S2.O2.O3 + Ef.\overline{G}
                          +\{W2.\overline{W1}.W3(Cn.\overline{Mox}+\overline{Cn}.Mox)\}Ef
      m_{ox}
      (1) \overline{K2}.\overline{Ao}.\overline{S4}.S2.O2.O3 . . . (Fw+Lw+Aw)
                                                         (Sr+Tc)\overline{Ao}.\overline{S4}.S2
      (2) \overline{W1}.W2.W3(Cn.Mox + \overline{Cn}.Mox)Ef
      (3) Ef.Md
  Therefore:
```

(Ab) Input-output scan flip-flop (Mn):  $m_n = B15*.P16 + B14*.P15 + ... B0*.P1$ 

 $m_n = P0 + B14.P15 + \dots B0.P1$ (Ac) Modified store states:

S4.S3.S2.S1)

 $S4.S3.S2.\overline{S1}$  Left shift during (Aw)

S4.S3.82.S1

\$4.\$3.\$\overline{1}.\$\overline{2}--Left shift one bit during (Aw) then stop (Sp)

 $+\overline{W1}.W2.S3.\overline{Ef}(Cn.Mox+\overline{Cn}.\overline{Mox})+Md.Ef$ 

 $S4.\overline{S3}.\overline{S1}.\overline{S2}$ —Stop (Sr)

 $m_{\text{ox}} = \overline{K2}.02.03.\overline{A0}.\overline{S4}.S2$ 

S4.83.S1.82

S4.83.81.S2 Set and re-set relays

S4.83.S1.S2

(Ad) Normal store (Sr):

84.S1—Store on (Mov)

 $\overline{84}$ .S2—Store on (Mox)

84.53—Store on (Moz)

We claim:

1. A memory system for use in a digital computer, and the like, including: memory means including at least one information channel having a plurality of sectors therein 65 with each sector including a number of digit positions, and said memory means further including a sector-identifying channel having a plurality of multi-digit words recorded therein for identifying the sectors in said information channel and with all of said words including a like 70 binary digit at only one digit position in each word, a counter network actuable to a pluralty of different configurations for identifying the digit positions in each sector of said information channel, gate means included in said counter network for preventing the counter network 75

from reacting to a particular configuration until the receipt of a particular binary signal corresponding to the like binary digits of said multi-digit words, means coupled to the memory means for sensing the words recorded in said sector-identifying channel and for producing binary signals in response thereto, and means coupled to the sensing means for introducing said binary signals to said gate means to cause the counter network to be synchronized with the memory means.

2. A memory system for use in a digital computer, and the like, including: a rotatable magnetic memory drum including at least one information channel extending around the periphery thereof and having a plurality of sectors therein with each sector including a like number 15 of digit positions, said memory drum further including a sector-identifying channel extending around the periphery thereof spaced axially from the information channel and having a plurality of multi-digit words recorded therein for identifying the sectors in said information channel and 20 with all said words including a like binary digit at only one digit position in each word, a counter network actuable to a pluralty of different configurations for identifying the digit positions in each sector of the information channel, gate means included in said counter network for 25 preventing the counter from reaching a particular configuration until the receipt of a binary signal corresponding to the like binary digits of said multi-digit words, timing means coupled to the memory drum for introducing clock pulses to the counter to actuate the same from one con-30 figuration to another, means coupled to the memory drum for sensing the multi-digit words recorded in said sectoridentifying channel and for producing binary signals in response thereto, and means coupled to the sensing means for introducing the binary signals therefrom to said gate means to cause the counter network to be synchronized with the memory means.

3. The combination defined in claim 2 in which said memory drum includes a clock channel having clock signals recorded therein, said clock channel extending around the periphery of the drum spaced axially from the information channel and from the sector-identifying channel, and in which said timing means includes transducer means coupled to the drum for sensing the clock signals recorded in said clock channel.

4. A memory system for use in a digital computer, and 45 the like, including: memory means including at least one information channel having a plurality of multi-digit sectors therein, and said memory means further including a sector-identifying channel having a plurality of multidigit words recorded therein for identifying the sectors in said information channel and with one of the words corresponding to a particular one of said sectors including a group of digits peculiar to that word only, a word counter network actuable to a plurality of different configurations 55 corresponding to the number of sectors in said information channel, gate means included in the counter network for setting the counter to a particular configuration in response to a group of binary signals corresponding to said group of digits, means coupled to the memory means 60 for sensing the words recorded in said sector-identifying channel and for producing binary signals in response thereto, and means coupled to the sensing means for introducing said binary signals to said gate means to cause the counter network to be synchronized with the memory means.

5. The combination defined in claim 4 and which includes a bit counter network for identifying the digit positions in each sector of said information channel, means coupled to said memory means for synchronizing said bit counter with said memory means, and means coupled to said bit counter and to said gate means for permitting said word counter network to be set to said particular configuration by said group of binary signals only when the bit counter is synchronized with said memory means.

6. A memory system for use in a digital computer,

and the like, including: a rotatable magnetic memory drum including at least one information channel extending around the periphery thereof and having a plurality of multi-digit sectors therein, and said memory drum further including a sector-identifying channel extending around the periphery of the drum spaced axially from said information channel and having a plurality of multidigit words recorded therein for identifying the sectors in said information channel and with one of the words corresponding to a particular one of the sectors of said in- 10 formation channels including a group of digits peculiar to that word only, a word counter network actuable to a plurality of different configurations corresponding to the number of sectors of said information channel, gate means included in the counter network for setting the counter to 15 a particular configuration in response to a group of binary signals corresponding to said group of digits, timing means coupled to the memory drum for introducing clock pulses to the counter to actuate the same from one configuration to another, means coupled to the memory drum for sensing 20 the multi-digit words recorded in said sector-identifying channel and for producing binary signals in response thereto, and means coupled to the sensing means for introducing said binary signals to said gate means to cause the counter network to be synchronized with the drum.

7. The combination defined in claim 6 in which said memory drum includes a clock channel having clock signals recorded thereon, said clock channel extending around the periphery of the drum spaced axially from said information channel and from said sector-identifying channel, and in which said timing means includes transducer means coupled to the drum for sensing the clock signals recorded in said clock channel.

8. A memory system for use in a digital computer, and the like, including: memory means including at least 35 one information channel having a plurality of multi-digit sectors therein with each sector including a number of digit positions, and said memory means further including a sector-identifying channel having information recorded therein for identifying the sectors in said information 40 channel and for further identifying the digit position in each sector, a first counter network actuable to a plurality of different configurations for identifying the digit positions in each sector of said information channel, a second counter network actuable to a plurality of different configurations for identifying the different sectors of said information channel, means coupled to the memory means for sensing the information recorded in said sectoridentifying channel and for producing control signals in response thereto, and means coupled to said sensing means 50 and to said first and second counter networks for introducing the control signals to the counter networks to cause the same to be synchronized with the memory means.

9. In combination: memory means on which signals representative of time-standard words may be recorded, 55 means coupled to the memory means for writing signals representative of the time-standard words in said memory means, means coupled to the memory means for reading the signals representative of the time-standard words from the memory means a predetermined interval after the writing of the signals representative of corresponding ones of said words by the writing means, logical circulating circuitry intercoupling the reading means to the writing means for causing the signals representative of each timestandard word read by the reading means to be circulated 65 and re-recorded in the memory means by said writing means, and a timing source coupled to the logical circulating circuitry for causing the signals representing the circulated time-standard word to be changed by a predetermined increment in synchronism with the timing source. 70

10. In combination: memory means on which signals representative of multi-digit time-standard words may be recorded, means coupled to the memory means for writing signals representative of the multi-digit time-standard words on said memory means, means coupled to the 75

memory means for reading the signals representative of the time-standard words from the memory means a predetermined interval after the writing of the signals representative of corresponding ones of said words by the writing means, logical circulating circuitry inter-coupling the reading means to the writing means for causing the signals representative of each time-standard multi-digital word read by the reading means to be circulating and rerecorded in the memory means by said writing means, and a pulse-generating source coupled to the logical circulating circuitry for causing the signals representing the circulated multi-digit time-standard word to be increased by a predetermined increment for each pulse generated by the source.

11. In combination: a rotatable magnetic memory drum on which signals representative of a multi-digit timestandard word may be recorded in each of a plurality of equi-spaced sectors of the drum, means magnetically coupled to the memory drum for writing signals representative of the multi-digit time-standard words in said sectors of the magnetic memory drum, means magnetically coupled to the memory drum for reading the signals representatives of the multi-digit time-standard words from said sectors of the memory drum a predetermined interval after the writing of signals representative of corresponding ones of said words by said writing means, logical circulating circuitry intercoupling the reading means to the writing means for causing the signals representative of each time-standard multi-digit word read by the reading means to be circulated and re-recorded by said writing means, and a pulse-generating source coupled to the logical circulating circuitry for generating pulses so as to cause the signals circulated by said circuitry and representing the multi-digit time-standard words to be increased by a unity digit for each pulse generated by

12. The combination defined in claim 11 and in which the pulses from said pulse-generating source have a predetermined precisely controlled repetition frequency, and which includes means for rotatably driving the magnetic memory drum at a predetermined rotational speed so that the rate at which the signals recorded in successive sectors on said drum are read by said reading means is greater than said predetermined repetition frequency of the pulses.

13. In a computer, and the like, the combination of: a rotatable magnetic memory drum including at least one channel having a plurality of equi-spaced sectors therein in which signals representative of multi-digital time-standard words may be recorded, means magnetically coupled to the memory means for writing signals representative of the multi-digit time-standard words in respective ones of the equi-spaced sectors, means magnetically coupled to the memory means for reading the signals representative of them ulti-digit time-standard words from respective ones of the spaced sectors a predetermined interval after the writing of signals representative of corresponding ones of said words by the writing means, logical circulating circuitry inter-coupling the reading means to the writing means for causing signals representative of a time-standard word recorded in a particular one of said sectors of the memory drum to be circulated and re-recorded in another one of the sectors thereof, and a precision frequency pulse-generating source included in the logical circulating circuitry for causing a predetermined increment to be added to the circulated time-standard word for each pulse generated by the source.

14. In a computer, and the like, the combination of: a rotatable magnetic memory drum including at least one channel having a plurality of equi-spaced sectors therein in which signals representative of multi-digit time-standard words may be recorded, means magnetically coupled to the memory means for writing signals representative of the multi-digit time-standard words in respective ones of the equi-spaced sectors, means magnetically coupled

to the memory means for reading the signals representative of the multi-digit time-standard words from respective ones of the spaced sectors a predetermined interval after the writing of signals representative of corresponding ones of said words by the writing means, logical circulating circuitry inter-coupling the reading means to the writing means for causing signals representative of a time-standard word recorded in a particular one of the sectors of said memory drum to be circulated through the circuitry and re-recorded in another one of the sectors thereof, and a pulse-generating source coupled to the logical circulating circuitry for generating precisely timed pulses of a predetermined repetition frequency to cause

65

the signals circulated by said circuitry and representing the multi-digit time standard words to be increased by a unity digit for each pulse generated by the source, and means for rotatably driving the magnetic memory drum at a predetermined rotational speed such that the rate at which the signals recorded in successive sectors of said drum are read by said reading means is greater than said predetermined repetition frequency of said pulses.

# References Cited in the file of this patent UNITED STATES PATENTS

2,770,797	Hamilton et al.	Nov.	13,	1956
2,916,210	Selmer	Dec.	8,	1959

66