


SW10 MAINTENANCE MANUAL



General Terminal Corporation

SW10 MAINTENANCE MANUAL

GTC PN 970005-001

PRINTING: MAY 1982

COPYRIGHT 1981

GENERAL TERMINAL CORPORATION 14831 FRANKLIN AVE. TUSTIN, CA. 92680-7282 (714) 730-0123 TWX 910-595-2428

All rights reserved. No part of this publication may be reproduced in any form without written permission from General Terminal Corporation.

The following related documents are available from GIC:

 SW10 Users Manual
 PN 970004-001

 SW10 Reference Card
 PN 970008-001

 TV Monitor Manual
 PN 05018-001

DISCLAIMER

The material in this manual is for information purposes only. The contents and the product it describes are subject to change without notice. General Terminal Corporation makes no representation or warranties with respect to this manual.

Printed in USA

Page	ii	
- 430		

TABLE OF CONTENTS

Section	I	age	Section	n. <u>Page</u>
1.0	INTRODUCTION	-1	4.0	DISASSEMBLY PROCEDURES4-1
1.1	GENERAL DESCRIPTION	. - 1	4.1	Removing the Front Bezel4-1
			4.2	Removing the Mounting Frame4-2
			4.3	Removing the Logic Control Bd.4-3
2.0	TESTING & TEST AIDS	<u>:-1</u>	4.4	Removing the CRT4-4
2.1	POWER-ON AUTOMATIC TESTS		4.5	Storing the CRT4-6
2.2	OFF LINE CONFIDENCE TESTS		4.6	Removing the Power Panel4-7
2.3	ON LINE INTERFACE TESTS		4.7	Removing the Monitor Ctrl.Bd4-8
2.4	ALTERNATE TWO-WAY TEST		4.8	Disassembly of the Keyboard4-10
2.5	FAULT ISOLATION		4.0	broubbally of the helpothers in
2.5.1	Keyboard2			
2.5.2	Terminal Control Board		5.0	SCHEMATICS
_,,,,	Taliffed Outer of Doubles 1888	. •	J.D	Keyboard 720002
				Terminal Control Board5 sh
3 . Ø	THEORY OF OPERATIONS	_1		Tenuncia Concior Deard
3 . 1	GENERAL			
3 . 1.1	Keyboard3		6.0	CABLES AND CONNECTORS6-1
3.1.2	Terminal Control Board		0.0	CADLES AND CONNECTORS
3 . 1.3	Monitor Assembly			
3.1.4	Power Transformers		7.0	ORDERING AND REPAIRS7-1
3 . 2	DETAILED THEORY OF OPERATIONS		7.1	Manual Ordering7-1
3.2.1	Keyboard Assembly		7.2	
3.2.2	Terminal Control Board		7.2 7.3	Parts Ordering7-1
3.2.2	[1] Address Init Circuit3		7.4	Items Returned for Repair7-1 Parts Lists7-3
			7.4	raits hists/-3
	[2] Microprocessor Circuits3 [3] Program PROM3			
			0 0	ACCIDENT DISABILITING
	[4] Scratch Pad RAM		8.0	ASSEMBLY DRAWINGS
	[5] Display RAM			
	[6] Video Timer & Controller (VIAC).3		ATOTOTOTO	NTV 3
	[7] System Clock			XIX AZ8 Product Spec
	[8] Row Buffer			OIX BVTAC Product Spec
	[9] Video Generator			IX CRow Buffer Product Spec
	[10] Function Decoder #23		APPENL	OIX DNVM Product Spec
	[11] Function Decoder #1			
	[12] Non-Volatile Memory (NVM)3			
	[13] Interface Circuits3			
	[14] Bell Amp3			
2 2 2	[15] Power Supply			
3.2.3	Monitor Assembly			
3.2.4	Power Panel Assembly			
3.3	MNEMONICS	–נגר		

List of Figures

Figure	Page
1-1 1-2	SW10 Specifications
2-1 2-2 2-3 2-4 2-5 2-6	Status Line Error Messages
3-1 3-2 3-3 3-4 3-5	SW10 Block Diagram
4-1	Disassembly Procedures4-1
5–1	Schematics5-1
6-1 6-2 6-3 6-4 6-5	Communication Ports
7–1 7–2	Warranty7-2 SWLØ Family Tree7-3

List of Tables

<u>Table</u>		Page	
3.1	PROM Enable	3–5	
7.1	SW10 FINAL ASSEMBLY	7-4	
7.2	SWLØ UNIT ASSEMBLY	 7–5	
7.3	FRAME AND MONITOR ASSEMBLY	 7 - 6	
7.4	MONITIOR TO MAIN BOARD ASSEMBLY	7–6	
7.5	TERMINAL CONTROL BOARD		
7.6	POWER PANEL ASSEMBLY		
7.7	KEYBOARD ASSEMBLY		
7.8	KEYBOARD PC BOARD ASSEMBLY		
7.9	OPTIONAL PARIS		•



SW10 TERMINAL

SWI A	Maintenance	Manual					Table of	Contents
		A SALES AND A SALE					 AWAG UL	
					•			
			mhi a an an		17 1 -£4	. bl onle		
			This page	intentio	uality leru	DLank		
				Page	vi			
- 1				_				

1.0 INTRODUCTION

This manual is intended to be used by service personnel who must perform diagnostic tests on and repair of the SwlØ terminal. It is assumed that the technician is familiar with basic data communication techniques and normal SwlØ terminal operation. The following manuals should be consulted is conjunction with this manual:

SWLØ USERS	MANUAL	970004-001
TV MONITOR	MANUAL	Ø5Ø18 - ØØ1

Only the domestic model of the SW10 is discussed in this manual. Differences between the domestic and international power supplys are shown on schematic 720019 sheet 2.

1.1 GENERAL DESCRIPTION

The SW10 is a microprocessor (Z8) based terminal with a detached ANSI keyboard. The operating parameters may be modified by the operator during SETUP mode.

The terminal allows the operator to serially transmit data to or receive data from a remote host CPU. The information is passed over a full duplex channel at selectable baud rates up to a maximum of 9600bps.

The 12 inch (diagonal) screen is arranged in an 80 column and 24 row format plus a 25th status line. Each character is displayed as a 5x7 dot matrix on a 7x10 field. A non-interlaced (overlap) scan method is used to refresh each frame at a 60Hz (or 50Hz) rate.

Interfacing is thru a main port and a printer port. Both are rear panel RS-232C connectors. The printer port is a gated port which, if desired, allows data received from the main port to be passed thru the printer port without being displayed on the screen.

The terminal operating parameters are changed from the keyboard. There are no physical switches. Figure 1-1 lists the changeable parameters. The underline condition is the state selected at time of manufacture.

PHYSICAL CHAR	CHERISTI	<u>CS</u>
ļ	DISPL	AY KEYBOARD
HEIGHT	11.5" (
MIDIH		33cm) 17" (41cm)
DEPIH	12" (:	30cm) 8" (20cm)
WEIGHT		10kg) 4 lbs(1.8kg)
VOLTAGE/FREQ	105-135 7	Vac 50/60Hz 61 Watts
		0 Oper/-30 to 65 Stor
HUMIDITY		0% non-condensing
DISPLAY CHARA		
SCREEN S		12" Diagonal
VIEWING A		8.25" x 6.25"
SCREEN C		1920 Characters
DISPLAY N		80 x 24 + Status
SCREEN PA		P31(Grn) or P4(Wht)
CHARACTER		128 ASCII
CHARACIE	MATRIX	
CURSOR		Reverse Video Block
MAIN FORT INIT		
RS-232C P		
Selectabl	•	
		ull Duplex
		dd Parity
PRINTER PORT		
RS-232C P		ous
Screen Pr		-
Printer C		
Handles I		USY
SETUP MODE PAR	AMELLIES	ar + - ar -
#01> MODE		ONLINE/LOCAL
#02> BAUD		50 THRU <u>9600</u>
#03> PARITY		SPACE/MARK/EVEN/ODD
#04> MODE		<u>VI100</u> /VI52/PROGRAM
#05> AUTO NE		<u>ON</u> /OFF
#06> AUTO WE		<u>ON</u> /OFF
#07> LINE EN		SID/DEC
#08> CURSOR		<u>ON</u> /OFF
#09> CAPS LO		ON/OFF
#10> MARGIN		<u>ON</u> /OFF
#11> SHIFT 3		#/ENGLISH POUND
#12> POWER B		•
#13> PRINTER		TOMATICH
#14> KEYBOAF		$\frac{1}{2}$
#15> PASSTHE		ONLY/ <u>DISPIAY</u>
#16> AUTO RE		ON/OFF
#17> PROTECT		
#18> AUTO XC		ENABLE/DISABLE
#19> LOCAL E		OV/OFF
#20> KEY CL]		<u>ON</u> /OFF
#21> SLOW SO		OV/OFF
#22> REVERSE		ON/OFF
#23> BRIGHIN	ess	1 THRU 16 (8)

Figure 1-1 SW10 Specifications




Figure 1-2. Illustrated Parts Breakdown

2.0 TESTING & TEST AIDS

This section describes test procedures that may be used to check the operating condition of the terminal. They may also be used to isolate failures to the terminal, the modem, or the transmission lines.

2.1 POWER-ON AUTOMATIC TESTS

When power is applied the terminal will perform a series of five internal diagnostic test to determine the condition of its ROM, RAM, and NVM circuits. If an error is detected, the testing will stop and an error message will appear on the status line indicating the nature of the problem.

a. ROM TESTS

The FOM contents are read out and a checksum is calculated. This number is compared to a previously stored checksum. If the numbers match, the test is successful.

b. Z8 TEST

A block of ROM is written into the 128 bytes of Z8 RAM. A bit by bit comparison of the ROM and RAM is made.

c. RAM 1 TEST

This test checks the condition of the 2K of display RAM by writing a block of ROM into the RAM and making a bit by bit comparison at each memory location.

d. RAM 2 TEST

This test checks the 1K of scratch pad RAM. A block of ROM is written into the RAM and a bit by bit comparison is made at each memory location.

e. <u>NM TEST</u>

The NVM (non-volatile memory) is essentially an electrically alterable ROM and is subjected to the same tests as the program ROM. The contents of the NVM is read and a checksum is calculated. This number is compared to a checksum stored in the NVM. If the numbers match, the NVM is successful.

Each time a parameter is changed and saved, a new checksum is calculated and stored.

If an NVM error is detected, a set of default parameters will be entered into the NVM. This allows the operator to trouble—shoot the terminal with a known set of conditions. These default conditions are listed in Section 1.

 MESSAGE 		MEANING
Error: Error:	ROM Z8	Checksum error Error in 128 bytes of Z8 RAM
Error: Error: Error:	RAM 1 RAM 2 NVM	Error in display RAM Error in scratch pad RAM Error in non-volatile memory
Error: 	Comm	Error in communications interface

Figure 2-1. Status Line Error Messages

2.2 OFF LINE CONFIDENCE TESTS

Place the terminal in the SETUP mode by pressing the <SETUP> key. Next, press the <SHIFT> + <D> keys. This loads the terminal with a known set of operating parameters under which the unit can be tested. These parameters will be displayed on the screen. Exit the SETUP mode by pressing the <SETUP> key again.

Enter the command sequence ESC #8. The screen will be filled with "E"s. Verify that each display location contains a character. The screen may be cleared by pressing <SHIFT> and <FUNCTION>.

Exercise the terminal from the keyboard using all the upper and lower case keys, all the numbers, and all the special symbols and punctuation marks. Verify that the cursor control keys and the numeric pad keys are operating correctly. Perform carriage return, line feed, tab, etc., operations. Enter data into position 80 of line 24 to test for proper scrolling operation.

The power up test can be started from the keyboard three ways:

1. From the SETUP mode, press <SHIFT><1>.

- 2. Enter the sequence ESC [2;ly. This will cause the tests to be performed once.
- 3. Enter the sequence ESC [2;9y. The test will run continuously. However, no beep will sound after the successful completion of each test.

NOTE: The continuous test will terminate only when an error is detected or when power is removed.

2.3 ON LINE INTERFACE TESTS

a. Main Interface Tests

The Main interface may be tested by installing a turn-around plug (shown in Figure 2-2) and invoking the Data Loopback confidence test. Entering the command sequence ESC [2; 10y initiates the tests. Data is routed out pin 2 and received back in pin 3. The status line will display the message "WAIT", indicating the test is in progress. The test will continue until a failure occurs or power is removed. As described above, a failure will cause an error message to be displayed on the status and the tests will be terminated.

With the connector in place, test all the function and control keys. Test all the commands listed in the Users Manual in Section 3.3. If the data shown on the screen is the same as that being keyed in, the test is considered successful.




Figure 2-2. Turn Around Plug

b. Printer Interface Tests

If a printer is attached, the printer interface may be tested by typing several lines of characters on the screen in some recognizable pattern. Perform the Print Page operation ESC [0F. Check the

printout to verify that the data was printed exactly as it appeared on the screen.

The Print Controller mode may be tested by entering ESC [5F. This enables the Printer and disables data from being displayed on the screen. Next, ask the host to send back some known data. The data should not be displayed on the screen but should be sent directly to the printer. The screen is enabled (and the Print Controller disabled) by entering an ESC X.

2.4 ALTERNATE TWO-WAY TEST

By using a cross-coupled cable, a two-way test can be conducted using a second terminal to simulate the host. Place both terminals online and connect the cable between the main ports. Data entered on one keyboard should appear on the screen of the other terminal.




Figure 2-3. Cross Coupler Cable

2.5 FAULT ISOLATION

This section is provided to assist the technician in isolating a terminal problem to one of the major subassemblies, i.e., keyboard, terminal control board, or monitor circuits. Refer to Figure 2-8 for location of the test points.

2.5.1 Keyboard

The keyboard sends KROW signals to the microprocessor circuits in response to KMUX signals. If only a few keys are inoperative the problem could be a bad KMUX, a bad multiplexer, bad keys, or a broken connection. Each KMUX waveform will be different but all

KROW signals will appear the same. The KMUX signals are always present but the KROW signals appear only when a key is pressed. Consult schematic 720002.

Figure 2-8 shows the location of the six power supply test points. These test points check the voltages at the output of their regulators. If the desired voltage levels are not present, refer to the power supply schematic. Trace the voltages back towards the transformer until the problem is located.

2.5.2 Terminal Control Board


When power is first applied, the SW10 performs a series of internal diagnostic tests. These

tests check the RAM, ROM, NVM, most of the microprocessor, and a large portion of the VTAC. If a problem is encountered an error message will appear on the status line indicating the nature of the problem.

The video data output of the terminal control board can be viewed at U3-12 (or J3-5). This is a complex signal whose wave shape will be dependent on the key being pressed. Figure 2-8 shows a typical wave form. If the video data signal at U3-12 is present but the data is not being displayed on the screen, the monitor is probably at fault. Refer to the TV Monitor Manual (CTC# 05018-001) for a detailed theory of operation and other information regarding operation of the monitor circuits.

Transmitted Data (TD)
MAIN PORT RS-232C CONNECTOR $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
k_{3} 2320 Winderlor $\begin{pmatrix} v_{25}v_{24}v_{23}v & v_{20}v & v_{17}v & v & v_{14} \end{pmatrix}$
-: -: +: : +:
-Receive Current Loop>: : : :
-Transmit Current Loop<:::::::::::::::::::::::::::::::
Data Terminal Ready (DTR)
+Transmit Current Loop
Descive Date (DD)
Receive Data (RD)>Transmit Data (TD)<::
Request To Send (RTS)
Clear To Send (CTS)
Data Set Ready (DSR)::::::
GROUND ::::::
Carrier Detect (CD)<
PRINTER PORT $ \begin{pmatrix} \emptyset_{13}\emptyset & \emptyset & \emptyset & \emptyset & \emptyset_8 & \emptyset_7 & \emptyset_6 & \emptyset_5 & \emptyset_4 & \emptyset_3 & \emptyset_2 & \emptyset_1 \end{pmatrix} $
PRINTER PORT RS-232C CONNECTOR 0_{25} 0_{25} 0_{25} 0_{20} 0_{20} 0_{19} 0_{20} 0_{14}
::
Data Terminal Ready (DTR):: Secondary Request to Send (SRTS):

Figure 2-4. SWLØ Interface Connectors






Figure 2-6. Typical Waveforms

3.0 THEORY OF OPERATIONS

The Theory of Operations is divided into two sections. The first section is a general discussion of the major functional elements of the SW10. The second section is detailed circuit description of terminal operations. Product Specifications information for the Z8 microprocessor is provided in Appendix A.

3.1 GENERAL

Functionally, the SW10 is composed of four major elements. They are the keyboard assembly, the terminal control board, the monitor assembly, and the power transformers. Figure 3-1 shows the basic flow of terminal signals and voltages between these components.

3.1.1 Keyboard

The keyboard is a typewriter style input device used by the operator to communicate with the terminal, the CPU, or any connected peripheral device. The SWLO uses a scanning type keyboard which, utilizing commands from the microprocessor, sequentially interrogates each key position to determine if a key has been pressed. If a key has been pressed, the keyboard sends out the a signal to the terminal control board.

The scanning technique allows two keys to be pressed at a time and still be sensed by the encoder. This is called "2-key rollover".

The keyboard also contains the speaker for the keyclick and bell tone.

3.1.2 Terminal Control Board

The terminal control board is a single PC board assembly that controls all display and communications functions of the terminal. It contains a Z8 microprocessor for managing all terminal operations, video processing circuits for converting data into screen presentations, non-volatile memory (NVM) for storing the user settable operating parameters, and interface circuits for controlling terminal communications.

The terminal control board firmware consists of

12K bytes of EPROM for program operations, 2K bytes of RAM for display memory, and 1024 bytes of scratch pad RAM,

313 Monitor Assembly

The monitor assembly is made up of three parts; the monitor control board, the flyback transformer, and the CRT (cathode ray tube). The monitor control board receives vertical and horizontal sync signals and video output signals from the terminal control board. The standard monitor is a conventional 12 inch P-31 green phosphor CRT using a raster scan non-interlaced (overlap) refresh technique. (P-4 white is optionally available.) A detailed description of the monitor assembly operations can be found in the TV Documentation Manual (GTC# 05018-001).

3.1.4 Power Transformers

Two power transformers are mounted on the power panel at the rear of the terminal. The transformers deliver stepped-down AC voltages to the terminal control board where the voltages are rectified and regulated. Input voltages ranging from 100 volts to 240 volts can be accommodated by means of jumpering on the primaries of the transformers.

3.2 DETAILED THEORY OF OPERATIONS

The following section is a detailed discussion of the operation of the subassemblies mentioned in Section 3.1. These sub-assemblies are, in order of discussion, the keyboard, the terminal control board, the monitor control board, and the power transformers. Terminal control board schematic set 720019 and keyboard schematic 720002 should be referred to while reading this section.

3.2.1 Keyboard Assembly

The keyboard is composed of 96 keys arranged in a matrix which is under microprocessor control and is scanned to detect key depressions,

Figure 3-2 is a signal flow diagram for the keyboard circuits. Schematic 720002 shows the keyboard matrix and scanning multiplexer. Keyboard scanning is initiated by the microprocessor. Data bits D0 through D7 from the microprocessor are applied to Function




Figure 3-1. SWIØ Block Diagram




Figure 3-2. Keyboard Scanning Sequence

Decoder #1 (U33 sneet 4) which generates keyboard multiplexing terms KMUXØ through KMUX3. These terms, applied to the column scanning multiplexer U48, are the hexidecimal equivalent of the keyboard column number to be scanned, U48, a 4 to 16 decoder, selects one of the outputs KCOLØ through KCOLl3, driving it low. This supplies a low to one side of all the key contacts in the selected column. When a key in that column is pressed, the appropriate row is driven low. microprocessor is prepared to receive inputs from the KROW lines. Since the microprocessor knows which column is being scanned it will be able to determine which key was pressed when it senses one of the KROW lines going low. The KCOL outputs are selected in a sequential manner and only one of these lines is low at any given time.

As an example, assume that KMUX1 and KMUX2 are high and the other two inputs are low. This is a hex six and output KCOL5 at U48-6 will be driven low. This low is presented to keys B, V, C, X, Z, \, RIN, and '. If the Z key were pressed, KROW3 will go low. This low-true signal will be sent to the microprocessor. The microprocessor will perform a look-up in a ROM table and determine that a KMUX1 and KMUX2 plus a KROW3 is equivalent to an ASCII character lower case z.

3.2.2 Terminal Control Board

Figure 3-3 shows the terminal control board divided into 15 functional blocks. These blocks are:

- [1] Address Initialization Circuit
- [2] Microprocessor circuits
- [3] Program PROM
- [4] Scratch pad RAM
- [5] Display RAM
- [6] Video timer and controller (VTAC)
- [7] System Clock
- [8] Row buffer
- [9] Video generator
- [10] Function Decoder #2
- [11] Function Decoder #1
- [12] Non-Voilatile Memory (NVM)
- [13] Interface Circuits
- [14] Bell amp
- [15] Power supply

The keyboard and the monitor are not part of the terminal control board, but are shown on the drawing for data flow information only. The signals shown on Figure 3-3 are the major signals. Additional information may be exchanged between blocks.

[1] ADDRESS INITIALIZATION CIRCUIT (Sh 3)

The Z8681 used in the SW10 requires a starting address of 800 instead of 00. Therefore, the reset pulse must be applied to Ul2 for six clock pulses to allow the microprocessor to step to the proper address. The delay circuit consists of Q10, U40, U48 and associated components.

When power is first applied U40-6 will be held low for a period of time determined by C55 and R50. This low will cause a hi at U48-2 and a corresponding low at U48-6 and U48-4. The low at U48-6 is applied to U12-6. The low at U48-4 allows C63 to charge, keeping Q10 turned off. When C55/R50 times out, U40-6 will go hi, U48-2 will go low, and U48-6 will go hi, removing the ground from U12-6. U48-4 will also go low allowing C63 to discharge and turning Q10 on. U12-6 will go hi. Zener diode CR5 provides voltage protection for U12.

[2] MICROPROCESSOR (Sh 3)

The heart of the SWL0 is the Z8 microprocessor. It controls all of the input and output operations of the terminal. Under program control, the microprocessor will fetch data, execute instructions, and respond to the needs of various terminal circuits. The Z8 fulfills the need for high-speed data handling by having 32 ports dedicated to input/output operations. The 32 I/O pins are arranged into four ports of 8 lines each. Under program control, these ports provide address, timing, and status signals. The SW10 uses Port 0 as the high order memory address output. Port 1 is a combination data I/O and low order memory address output port. Port 2 is used by two different circuits. It serves as a data input port for the keyboard and is the I/O port used by the NVM. Port 3 has four input and four output lines. The input ports P3-0 thru P3-3 are used for communication input and for signaling the start of a video data transfer. The output ports, P3-4 thru P3-7, are used for

SECTION 3

controlling memory I/O operations, communications output operations, and controlling the bell.

The microprocessor uses a 16 bit address bus. The high order address bits determine if an output operation will take place, if the VTAC will be selected, if a change in video output should occur, or if a specific memory IC will be selected. The lower order address bits select the exact memory location.

The low order address bits, AØ through A7, appear at Port 1 of U12 and the high order address bits, A8 through A15, are on Port Ø. The Z8 (U12) also outputs two strobe pulses. They are the Address Strobe Not (A9-) at pin 9 and the Data Strobe Not (D9-) at pin 8. When A9- at U11-11 goes high, the address bits on Port 1 are latched into U11 and onto the address bus. Since the high order bits are always present there is no need to latch them onto the address bus.

The microprocessor circuits consist of the Z8, U12, tri-state buffer U21, latch U11, plus decoder U13 and its associated gates.

U13 is a dual 2-to-4 decoder. The top half selects scratch pad RAM or display RAM. The lower section selects a specific memory element for the microprocessor to work with. Program Selection Not (PMS-) determines which section will be active.

If the microprocessor wishes to access the scratch pad or display RAM, term PMS— will be low. This term, along with Data Strobe Not (DS—), provides an enable at pin 1 of Ul3. If All and Al2 are low the scratch pad RAM will be selected and SMO— at pin 4 will go low. If All is high and Al2 is low, the display RAM will be selected and Display Memory Select Not term DMS— will be low. If Al2 is high, neither output will be selected.

When the microprocessor wishes to access the program memory, term PMS- will be high, and along with the Data Strobe Not (DS-) will enable the lower portion of Ul3. Table 3-1 shows the procedure used in selecting a specific memory element. The selected PROM will be output enabled at pin 20.

INPUT	PIN	OT	JTPUT	PIN		
14	13	12	11	10	9	
<u> </u>		.				
L	L	L	H	H	H	
L	H	H	L	H	H	- 1
H	${f L}$	H	H	${f L}$	H	
H	H	H	H	H	L	
İ		1				

Table 3-1 PROM ENABLE

Port 2 is an I/O port used by the keyboard and by the non-volatile memory (NVM) circuitry. Tri-state buffer U21 is utilized for discriminating between information coming from the keyboard and information going to the NVM. The selection is determined by signal NVM applied to the anode of CR17. When this signal is high, microprocessor information will be sent to the NVM circuits. When signal NVM is low, the tri-state buffer is enabled, allowing keyboard information to be passed thru U21 and on to the microprocessor.

[3] PROGRAM PROM (Sh 3)

The program memory consists of 12K of EPROM contaned in 4 IC's, U8, U9, U10, and U41. The address location of each PROM is shown on the schematic. When the microprocessor wishes to access the program memory, all four EPROM's will be Chip Enabled (CE) by the write term WR-which is low during a read operation. However, only one PROM will be Output Enabled (OE) as previously discussed.

U17 is a bi-directional tri-state isolator that determines if the program memory data bus or the display memory data bus is connected to the microprocessor data bus.

[4] SCRATCH PAD RAM (Sh 4)

The scratch pad RAM is a section of memory in which the microprocessor temporarily stores the information it needs to execute the control program. It consists of two 512 x 8 ICs, U19 and U20, for a total of 1024 bytes. The scratch pad RAM is selected when Scratch Memory Not (SMO-), applied at pin 8, is low. A second term, Memory Write Not (MWR-), on pin 10 will determine if the operation is a read or write operation. MWR- is a combination of Data

Strobe Not (DS-) and the write command signal WR-. If MWR- is low, data will be written into RAM.

If MWR- is high, data will be read from scratch pad memory. Scratch RAM addresses come directly from the microprocessor and data out goes directly to the microprocessor. These memory elements are unavailable for use by any other circuit.

[5] DISPLAY RAM (Sh 4)

The display RAM (U27, U28, U29 and U30) is the portion of memory which stores the data to be displayed on the screen. The display RAM is accessable by the microprocessor and the VTAC. The microprocessor can read from and write into the display RAM, but the VTAC can only perform a read operation. When the microprocessor wishes to access the display RAM, the Display Memory Select Not term DMS- from U13-5 (Sh 3) goes low. This signal, applied to U17-9, connects the microprocessor data bus to the display RAM data bus. If the microprocessor wishes to write data into display RAM, the write signal WR- at U17-11 will be low. If WRis high, a read operation will occur. Z8ACCwill be low, connecting the microprocessor and display RAM andress buses. Display Memory Select Not DMS- is also applied to U5-4 and U6-4 where it is used as an enable for selecting the low order RAM U27 and U30, or the high order RAM U28 and U29.

Normally the display RAM is under the control of the microprocessor. However, every tenth scan line, the VTAC must access the display RAM to fill its row buffers with the ASCII character information for the next line. this time, signal IBWR-goes low, indicating that data will be entered into the row buffer. VTAC outputs AØ through All are the data address bits. The output of either Ul5-6 or U6-3 will be low, selecting the high order or low order RAM chips. Since the VTAC can only read data from RAM, pin 10 of the RAM ICs will be high, inhibiting any write operations. The display data out is entered into row buffer U16 (sheet 5). During this VTAC operation Z8ACCis high, causing the microprocessor I/O buffer to be in a float state, thereby separating the microprocessor and the VTAC address buses and allowing the Z8 to perform other tasks, such as keyboard scanning.

[6] VIDEO TIMING AND CONTROL (VIAC) (Sh 4)

The VTAC generates all necessary video timing signals for the monitor circuits. It also provides timing signals for the memory, buffers, and the dot generation circuits plus cursor and blanking signals. The VTAC circuit is composed of U47 and crystal Yl.

The VTAC contains three independent registers which store screen presentation attributes. The three registers determine where the top of page will begin, where the character row will begin, and where the cursor will be displayed. The registers are loaded in response to signals RA and RB which come from Function Decoder #2 (U18 sheet 5). These signals are generated by data outputs from the microprocessor. When Al5 (microprocessor output), Al4 (VTAC select), and DS (Data Strobe) are true and RA and RB are true, the data on VTAC lines DAØ through DAll will be loaded into the VTAC registers. The microprocessor feeds new information into the VTAC regarding top of line, row start, etc.

The timing outputs from the VTAC are the horizontal and vertical sync signals, vertical blanking signals, and scan line outputs. horizontal sync and vertical sync are used to directly drive the monitor at the proper frequency. The vertical sync output, which determines the refresh rate of the information being displayed on the screen, is set by the 50/60 Hertz input on pin 3. This pin is jumpered to either +5 volts or ground. The vertical blanking signal output from the VIIAC is used to signal the microprocessor when a vertical scan has been completed. essentially is an interrupt to the microprocessor which gives it the information it needs to determine at which point to do a screen scroll or memory change operation. If the operation were performed in the middle of a screen refresh sequence it would cause the screen to blink noticeably.

The ICO, ICl, IC2, and IC3 outputs of the VTAC are the scan line outputs. The screen is painted in a raster scan fashion. Each line of characters on the screen is actually made up of a series of dots (see Figure 3-4). This scan line information from the VTAC is sent to the character generator. It allows the character

generator to keep track of which line is being scanned to insure the cnaracter generator outputs the proper dot pattern.

The VTAC output signal CUR on pin 19 is true during the period of time the cursor is to be displayed. The VTAC keeps track of the current cursor location at all times. The location of the cursor is determined by the contents of registers RA and RB.

The VIAC provides timing signals to the display RAM, the display RAM buffer, and the display data buffered latch. These very rapid signals must occur in an exact sequence to enable the passing of information from the display RAM to the row buffer U16. From U16 it is gated on a character by character basis into the character generator for dot processing. Signal IBWR-(Line Buffer Write Not) allows the display RAM to be accessed and pass its information into the line buffer. The IBC signal (Load Buffer Clock) is used to move the information from the display RAM into the 8 bit wide, 80 bit long shift register. The LCGA signal (Latch Character Generator Address) latches this information into an 8 bit latch, U46, and on into the character generator.

The VTAC circuit also contains the crystal oscillator. This is used to generate the 12.2472 MHz dot clock signal used for strobing the individual dots out of the display circuitry. The dot clock output is also used in the clock generator circuitry.

[7] SYSTEM CLOCK (Sh 4)

The system clock is derived from a crystal-controlled oscillator operating at 12,2472MHz. The clock is an input into the VTAC for use in system synchronization. The dotclock output (pin 23) is buffered by U4 and fed into U26, a divide by two flip-flop. The resulting output, Z8CLK, is a 6.1236MHz clock with a 50% duty cycle. This is the clock frequency used by the 28.

[8] ROW BUFFER (Sh 5)

The row buffer is composed of 80 bit shift register Ul6. Under the direction of the VTAC, it accepts a group of 80 characters from the display RAM and passes that data to the character generator.

The VTAC (U47) addresses the display RAM (U27 through U30), retrieves the information, and places it on the display data lines (DD0-DD7) to the row buffer. At the appropriate time the VTAC will output signals IBWR- (Line Buffer Write Not) and IBC (Line Buffer Clock), which will gate the display data into the 80 bit line buffer U16. Once 80 columns of data has been entered into U16, the VTAC and microprocessor disassociate themselves from the display circuits and attend to other terminal functions.

When the VTAC determines that all 80 columns of data has been transferred to the video generator circuits it will fetch a new group of 80 characters from the display RAM and route it to the display buffer and the above process is repeated.

[9] VIDEO GENERATOR (Sh 5)

The video generator circuitry accepts parallel inputs from the row buffer into the character generator. The output of the character generator goes to a parallel to serial shift register which outputs a stream of serial data. This data stream is acted upon by various attribute determining gates and flip-lops. The video generator circuit is shown on the top half of schematic sheet 5.

U46, an eight bit register, accepts parallel data inputs from the row buffer. Signal LCGA (Latch Character Generator Address) gates one character at a time into the register. The 8 bit ASCII word is then presented to the character generator U45.

The character generator is a 4096 byte PROM. The data on address lines A4 through A10 selects a particular character in the character generator. The character is formed by a 5x7 dot matrix on a 7 dot by 10 scan line field. Scan line counter signals LCO, LCl, LC2, and LC3 determine which line is currently being scanned. The character generator will output the appropriate dot pattern for that particular scan line of the character. When Load Video Shift Register (IWSR) from the VIPC goes high, the dot pattern will be loaded into U44, a parallel to serial shift register. The output on pin 9 will be a serial data stream.

The clock at pin 2 of U44 comes from U38-6 and is normally in step with the DOTCLK-applied at pin 4. Occasionally the character generator will output a character which requires dot slide. When this occurs, the least significant bit at pin 9 of the character generator will be high. This signal is applied to the D input of U39-5, the dot slide flip-flop. When term LWSR goes low the output of U4-2 goes high and sets flip-flop U39. The resulting high output at pin 5 will inhibit EXCLUSIVE OR U38 and pin 6 will go low. Data can no longer be clocked out of U44. IRC (Line Rate Clock) will reset U39 again enabling U38. This action has effectively delayed the dot clock input to U44 by 1/2 clock time and consequently has delayed the output by 1/2 clock time. This results in the dots on that particular scan line being shifted 1/2 position to the right. technique, known as dot slide, rounds off the corners making a more natural looking character. Refer to Figure 3-4.

US9-9 is an attribute flip-flop which can be set and reset on a character by character basis. When US9 is set, the attribute will be selected. What the attribute will be is determined by the jumpering between E6, E7, E8, and E9, E10, and E11. If jumpers are installed from E6 to E7 and E9 to E10 reverse video will be the selected attribute. If the jumper is from E6 to E8 and E10 to E11, half intensity

will be the attribute. If the attribute has been selected, the output of U46-12 will be high. When LVSR (Load Video Shift Register) from the VTAC goes high, the attribute flipflop will set. If the E6 to E8 jumper is installed, UB9 being set will cause UB-2 to go low, placing R21 in parallel with the brightness determing resistor network R17 through R23, thus reducing the selected brightness by half. If U39 is set and E9 is jumpered to El0, the output of the attribute flip-flop will be entered into EXCLUSIVE OR gate U38 pin 9. The serial video data stream is entered into U38-10. As long as pin 9 is high the U38 will act as an inverter, thereby reversing the video output at pin 8. When flip-flop U39 is reset, pin 9 of U38 will go low and the video data stream at pin 10 will pass through US8 unaffected.

Function Decoder #2 (U18) outputs a reverse video signal (RVID-) which is used to reverse the video presentation of the entire screen. When RVID-, applied at U38-1, goes low, EXCLUSIVE OR U38-3 will operate as an inverter, resulting in the video data being presented as dark dots on a light background.

The cursor is displayed as a block 8 scan lines high and one character wide. LCØ and LC3 at U14-2 and U14-1 are line counting signals which indicate the line being scanned. When the CRT

SCAN LINE 1	7 +	6 +	5 +	4 +	3 +	2 +	1 +	DOT SLIDE BIT 1	CHARACTER PROM VALUE PP	SCAN LINE 1	7+	6	5 +	4+	3 +	2 . +	1 +	DOT SLIDE BIT 1	CHARACIER PROM VALUE FF
2	+	+				+	+	1	C7	2	+	+	+			+	+	1	E 7
3	+	+	+	+	+	+	+	ø	DA	3	+	+	+	+	+	+	+	1	Œ
4	+		+	+	+		+	1	BB	4	+	+	+			+	+	1	E7
5	+		•				+	1	в3	5	+	+	+	+		+	+	1	F7
6	+		+	+	+		+	1	BB	6	+	+	+	+		+	+	1	F7
7	+		+	+	+		+	1	BB	7	+	+	+	+		+	+	1	F7
8	+		+	+	+		+	1	ВВ	8	+	+	+	+		+	+	1	F 7
9	+	+	+	+	+	+	+	1	PP	9	+	+	+	+		+	+	1	F7
10	+	+	+	+	+	+	+	1	FF	. 10	+				+	+	+	1	8 P
	7 097A	6 PACT	5 ER W	4 11HO	3 UT D	2 OT S	1 Lide	DØ			7 (358)	6 PACT	5 ERW	4	3 DOT :	2 SLID	1	DØ	

Figure 3-4 Character Format

beam is positioned correctly to display the cursor, the VTAC will output signal CUR. This signal is entered into U25-5. Signal CHLINK-from U18-15 will be a constant high if the cursor is to be non-blinking. CBLINK- will change at a 1 Hz rate if blinking is desired. It is gated with the line counting signal and ANDed with signal CUR. The output at U25-6 will be a cursor signal blinking at a 1 Hertz rate.

The video blanking portion of the video generator circuit is composed of flip-flop U26-6, buffer U5-11, and inverter U14-8. The purpose of the video blanking is to prevent flickering or apparent changes of information on the screen when data is being clocked into the video shift register U44. The IVSR signal that load enables the video shift register also sets video blanking flip-flop U26. The false input at pin 6 is buffered, inverted and fed into U14-12 where it interrupts the video data out.

[10] FUNCTION DECODER #2 (Sh 5)

Function decoder #2 is composed of U18 and its associated gates and inverters. This decoder determines the brightness level of the screen, selects normal or reverse video, puts the cursor in its solid or blinking mode, and generates two signals to be used by the VTAC for video presentation.

When power is first applied, the reset signal RST2— at pin 1 will set all of U18 outputs to a low state. The level of input bits DØ through D7 will be determined by the microprocessor.

If output command bit Al5 and the attribute selection bit Al3 are true, then Ul5-11 is enabled. When strobe term DS- goes true, a clock pulse will appear at U18-11 gating the input data into the decoder. The decoder outputs on pins 2, 19, 5, and 16 drive four hex inverters which form a variable voltage divider network with 16 possible outputs. If all four decoder outputs are low, only R22 and R23 are in the divider network. Video amplitude signal VAMPL will be at its highest level. When one or more of the decoder outputs goes high it places additional resistance in parallel with R23 reducing the level of VAMPL. The reverse video output RVID- is sent to the video generator logic. When RVID- is true the video presentation will be dark characters on a light background.

CBLINK— is the cursor blink command. This output from pin 15 also goes to the video generator circuits. The signal level is under microprocessor control and causes the cursor to blink.

The last two outputs, RA and RB, are sent to the VTAC where they are used to change the screen presentation or move the cursor.

[11] FUNCTION DECODER #1 (Sh 4)

Function Decoder #1 consists of U33 and NAND gate U7-6.

The function decoder accepts data inputs from the microprocessor and develops signals which determine the keyboard scanning sequence, decides if the NVM should be enabled, determines the direction of data flow through the communications ports, and generates a Request-to-Send signal.

When power is first applied to the terminal, reset term RST2-, applied at pin 1, will set all of the decoder outputs low. The microprocessor will establish the level of input data bits DØ through D7. NAND gate U7-6 supplies the clock pulse for the decoder. Al5 at U7-3 will be high when the microprocessor wishes to output data. Al2 at U7-5 will be high when U33 is to be the output device. When data strobe signal DS goes low, the clock signal at pin 11 will go high, and the data on the input lines will be gated into the decoder.

The first four outputs, keyboard mux terms KMIXVI through KMIXXI, are used by the keyboard to scan the fourteen columns of the keyboard matrix.

The output at pin 6 is NVM-. This signal enables the non-volatile memory circuitry. Refer to paragraph [12].

Outputs COM1 and COM2 are used by the communication ports to determine the routing of transmitted and received data. Refer to paragraph [13].

The final output is the Request-to-Send signal

RTS1. This term is sent out the main port announcing the desire of the terminal to transmit data.

[12] NON-VOLATILE MEMORY (NVM) (Sh 3)

The NVM (non-volatile memory) stores the operating parameters for the terminal. When the terminal is turned on the contents of the NVM is fed into the microprocessor U12 which uses this data to set the initial operating condition.

The use of NVM offers two advantages. First, since it is an electrically alterable device, changes can be entered from the keyboard, eliminating the need for mechanical switches. Second, since the memory is non-volatile, the contents of the EPROM are not lost when power is removed.

The non-volatile memory (NVM) circuitry is composed of Q6, Q7, Q9, 6 line buffers (U35), and NVM IC U22. U22 is a 336 bit (21 x 16) electrically alterable ROM (EAROM). This device stores all the operating parameters of the terminal.

Q9 is normally on, applying a ground to U22-3 and preventing the clock pulse from entering U22. Q6 is normally off, so term NVM is low. This low signal, applied to U21, allows the keyboard data to be passed thru to the microprocessor. Q7 is also off so the -20V is not applied to U22-1.

When an NVM operation is desired, term NVM-from Function Decoder #1 (U33, sh 4) will be low. This signal is applied to the junction of R44 and R46. At this time, three things happen. First, Q9 turns off and removes the ground from pin 3 allowing the clock pulse to enter U22. Secondly, Q6 turns on making term NVM true. This signal is applied to the tristate buffers where it blocks the keyboard inputs and allows the microprocessor to write data out to the NVM. Third, Q6 turning on causes Q7 to turn on, applying -20V to U22-1. CR17 and R38 in the tri-state circuits protect U21 from any large negative spikes which may pass thru the base-emitter junction of Q7.

Since the NVM uses unusual voltages (-20v and +10v) its input and output lines are connected to CMOS line buffers. These buffers are

capable of withstanding the negative spikes of the NVM. Diodes CR19 and CR20 provide protection for the sending and receiving devices. When writing information into the NVM, the D/A line is driven negative and CR20 passes this signal into the I/O port, pin 8. When reading information from the NVM, a low-going pulse passes through CR19 and UB5 to the RD line of the microprocessor. The clock and circulation control signals Cl, C2, and C3 are also buffered by UB5. The levels on Cl, C2, and C3 determine the type of NVM operation that will occur, i.e., ERASE, READ, WRITE, etc. Refer to Appendix A for NVM specifications.

[13] INTERFACE CIRCUITS (Sh 5)

Interfacing with external equipment is accomplished through RS-232C communication ports. Serial data is received and transmitted through conventional receiver and driver ICs for EIA signals and through optically coupled isolators for current loop signals.

Two dual 4 to 1 multiplexers are used to determine which port will be connected to the microprocessor I/O. Two communication signals, COM 1 and COM 2 from Function Decoder #1 (UB3 sh 4) determine which input in the multiplexer will be connected to one of the outputs. The chart ch sheet 5 shows the condition of the two communication signals in various modes.

When the host is sending data to the terminal it is received at J1 pin 3 where it is routed through U23-11, an RS-232C receiver chip which converts the +12V and -12V signals into 0 volts and +5V respectively. The 0 to +5 varying signals will be fed into OR gate U15-3. The output will be sent to 4 inputs on U43. If the data is to be used by the terminal only, COM 1 will be high and COM 2 will be low. This will cause the received data to be routed out pin 7 of U43 and on to the microprocessor.

If the terminal is in PASSTHRU DISPLAY mode where data will be displayed on the screen and also be routed out the printer port, COM 1 and COM 2 will both be high. Now, in addition to the data being routed out pin 7, it will also be routed out U43 pin 9. It enters level shifter U36 and goes on out printer connector J2.

The transmitting of data from the terminal is

handled in a similar fashion. The data is entered into U25-12 and applied to U42 and U43. If the PASSTHRU mode is turned on or if the buffered printer is selected, the data will go out U43 to J2. If the terminal is in NORMAL transmit mode the data will be routed through U42-9, thru level shifter U36-11, and out J1 pin 2.

The current loop receivers and drivers are optically coupled isolators. These isolators are operated by a current passing through a light emitting diode which is internal to the MCT 210 isolator causing it to light and activate an internal photo transistor. When current passes through the diode and the light activated transistor is stimulated, current flows through the collector to emitter junction. U37-4 will go high whenever current is being passed through the current loop received section. Diode CR22 is provided to allow a closed current loop to occur when the current source is applied in a reverse polarity.

The current loop output stage operates very similiary to the receive stage. In the transmit circuitry, when data is present at U42-9, level shifter U36-8 drives the light emitting diode in U24. When pin 4 of U24 goes high, Q5 is turned off and current does not flow through the transmit portion of the current loop.

When a jumper is inserted between E31 and E32, the SW10 will act as the current source. If E31 is jumpered to E32, the terminal will sink current.

As discussed in paragraph [11] the signals RTS (Request-to-Send) is raised by the microprocessor when the terminal desires to transmit data. It is entered into U36 where its 0 and +5 volt levels will be changed to plus and minus 12 volts, respectively.

[14] BELL AMP (Sh 4)

Q8 is the Bell amp. It is used to drive the audio transducer on the keyboard. The microprocessor outputs a BELL signal at pin 40. When this signal is low, Q8 is forward biased and +5V is applied to the + side of transducer

LS1, causing it to beep. The speaker is mounted on the keyboard PC board. R39 is a current limiting resistor and CR18 protects Q8 against negative spikes.

[15] POWER SUPPLY (Sh 2)

+5 Volt Regulator

The +5V regulator section is composed of a full wave bridge rectifier, linear voltage regulator UI, drive transistor Q2, and past transistor Q1.

The AC from the secondary of T1 is rectified by CRI through CR4. The rectified output is filtered by Cl and fed to the unregulated input of Ul and to the emitter and collector of Q2 and Q1 respectively. R5 and R7 form a voltage divider network between the +5 volt regulated output and ground. R6 and R52 are trimming resistors selected at time of manufacture. If the regulated output should drop below +5V, the decrease in voltage would be sensed by the divider network and coupled to U1-6, the feedback terminal of the linear regulator. As a result, the booster output voltage at U1-2 would decrease, causing drive transistor Q2 to conduct harder. This in turn causes pass transistor Ql to conduct harder bringing the +5V output back up to the desired level. The inversed conditions would exist if the +5V were to rise above normal.

R3 and R4 form another voltage divider network. This one is used for current sensing. If the current level is exceeded, U1 will enter a voltage feedback condition. R1 is a current limiting resistor.

C5 is a filter capacitor. Additional .01 uf capacitors are scattered throughout the logic board for decoupling of the +5 volt supply.

+15 Volt Regulator

The +15V regulator functions identically to the +5V regulator circuit. CR7 and CR9 form a full wave rectifier for this section. Some of the circuit components are different, most noteably the current sensing resistors R10 and R11. This allows a substantially smaller amount of current to pass through the regulator before voltage foldback begins.

+12 Volt Regulator

Regulation of the +12V is accomplished by a 78M12 3-terminal voltage regulator. Its input is the same rectified voltage used by the +15V section (approximately 18V) and the output is a constant +12V. C16 provides filtering and CR15 provides negative spike protection.

The -12V regulator, VRI, uses the -18V (approximately) which has been rectified by CR6 and CR8. It outputs a constant -12V which is filtered by Cl4 and protected against positive spikes by CR14.

-20 Volt Regulator

The -20 volts is regulated by Zener diode CR13. CR10 provides half-way rectification. Cl2 is a filtering capacitor. R15 is a voltage dropping resistor.

+10 Volt Regulator

The output of VR2, the +12V regulator, is applied across dropping resistor R16. Zener diode CR12 provides a constant +10V output. Cl3 is a filter capacitor.

The -20V output and the +10V output are used by the NVM circuits only. Due to the very light power requirements of these circuits, Zener regulation is adequate.

3.2.3 Monitor Assembly

The monitor assembly consists of three separate sub-assemblies. They are the CRT, the monitor control board, and the flyback transformer. Since GTC uses a variety of monitors, the following information is of a general nature. A detailed theory of operations for a particular monitor is contained in the TV Monitor Documentation Manual (GTC Part Number 05018-001).

Three signals are sent to the monitor control board from the terminal control board. These are the video data signal, the vertical sync, and the horizontal sync signal. The terminal control board also provides the +15 volts for operation of all monitor control board circuitry.

The video data signal from the video generator

controls the brilliance (intensity) of the CRT beam. When the video data pulse goes high, the associated inverting transistor on the monitor control board drives the CRT cathode more negative. This causes the beam to become brighter. Half intensity and reverse video control the amplitude of the video data signals and hence the brightness of the beam.

The horizontal sync pulse is an output of the VTAC (schematic sheet 4) and performs two functions. It generates the basic horizontal scan frequency of 15,750 Hertz. This horizontal oscillator frequency drives the flyback transformer which generates the 12000 volt second anode voltage. The horizontal sync pulse also drives the horizontal deflection circuits which move the beam left and right on the screen.

The vertical sync pulse, also an output of the VTAC, controls the top to bottom movement of the beam. The low level signal is amplified on the monitor control board and sent directly to the deflection yoke.

3.2.4 Power Panel Assembly

The power panel contains the ON/OFF power switch, a line fuse, and two power transformers. The power panel is located in the inside lower rear of the terminal and is accessable by removing the monitor and logic board frame.

The two power transformers can accept an input voltage ranging from 100 volts to 240 volts. The power supply schematic (720019 sh 2) shows the jumpering required for the particular input voltage encountered. The sale of transformer used to supply stepped—down AC voltages to the +5 volt rectification circuits. The is a 40 watt transformer which supplies power for the remaining circuits. The AC input is a conventional 3-wire power plug. The ground pin is connected to chassis ground. The power switch and a 1 Amp fuse are in the hot line.

The power transformers are located as far from the monitor as possible to minimize fluxdensity and eliminate swimming on the screen. The transformer must be installed in the proper orientation or magnetic interference will result.

3.3 INPONICS

A0- A7	LOW ORDER BITIS Ø THRU 7	LCØ	LINE COUNT Ø
A8-A15	HIGH ORDER BITS 8 THRU 15	LCl	LINE COUNT 1
ACK	ACKNOWLEDGE	LC2	LINE COUNT 2
AS-	ADDRESS STROBE NOT	IC3	LINE COUNT 3
AUX DIIR	AUXILIARY DATA TERMINAL READY	LCGA	LATCH CHARACTER GEN ADDRESS
AUX RECV	AUXILIARY RECEIVE	IRC	LINE RATE CLOCK
BELL	BELL	LVSR	LOAD VIDEO SHIFT REGISTER
BRK-	AUXILIARY RECEIVE BELL BREAK NOT CURSOR BLINK NOT	MWR-	MEMORY WRITE NOT
CBLINK-	CURSOR BLINK NOT	NVM	NON-VOLATTLE MEMORY
CD	CARRIER DETECT	NVM-	NON-VOLATILE MEMORY NOT
CTK		PMS-	_
CLR TO SEND	CLOCK CLEAR TO SEND	PMS0-3	PROGRAM MEMORY SELECT
CL IN +/-	CURRENT LOOP RECEIVE +/-	PRINT DATA	PRINT DATA
CL OUT +/-	CURRENT LOOP TRANSMIT +/-	R A	REGISTER A
COMI	COMMUNICATIONS ONE	RB	REGISTER B
COM2	COMMUNICATIONS TWO	RCVD	RECEIVED
CIS	CURRENT LOOP RECEIVE +/- CURRENT LOOP TRANSMIT +/- COMMUNICATIONS ONE COMMUNICATIONS TWO CLEAR TO SEND CURSOR	RD	RECEIVED DATA
CUR	CURSOR	RECV DATA	RECEIVE DATA
DØD7	DATTA BITTS 0 THREET 7	RSII	RESET 1
D/A	DATA/ADDRESS DISPLAY ADDRESS Ø THRU 9 DISPLAY DATA Ø THRU 7	RST1*-	RESET 1* NOT
DAØ-DA9	DISPLAY ADDRESS Ø THRU 9	RSI2	RESET 2
DDØ-DD7	DISPLAY DATA Ø THRU 7	RTS	REQUEST TO SEND
DMS-	DISPLAY MEMORY SELECT NOT	RVID	REVERSE VIDEO NOT
DOT CLK-	DOT CLOCK NOT DATA SET READY DATA STROBE DATA STROBE NOT	SMO-	SCRATCH PAD MEMORY SELECT
DSR	DATA SET READY	SPKR +/-	SPEAKER +/-
DS	DATA STROBE	TXD	TRANSMIT DATA
DS-	DATA STROBE NOT	VBLANK	VIDEO BLANK
DIR	DATA TERMINAL READY	VERT SYNC	VERTICAL SYNC
HORZ SYNC	HORIZONTAL SYNC	VIDEO DATA	VIDEO DATA
HSYNC	HORIZONIAL SYNC	VSYNC	VERTICAL SYNC
KMUXØ-3	KEYBOARD MUX Ø-3	W R−	WRITE NOT
KROWØ-7	DATA TERMINAL READY HORIZONTAL SYNC HORIZONTAL SYNC KEYBOARD MUX 0-3 KEYBOARD ROW 0-7 LINE BUFFER COUNTER	z8acc-	Z8 ACCESS NOT
		Z8CLK	z8 clock
LBWR-	LINE BUFFER WRITE NOT		


4.0 DISASSEMBLY PROCEDURES

This section contains information pertaining to the removal and replacement of the subassemblies. The SW10 can be broken down into seven major subassemblies. They are the logic board, the monitor, the monitor control board, the flyback transformer, the power panel, the keyboard, and the case. The following tools are required:

> #1 & #2 Phillips screwdriver needle-nose pliers 3/8 & 5/16" socket or wrench Test lead with clips.

Perform the following steps when disassembling the SW10. Disassemble only to the extent needed to test or replace a part. When reassemblying the terminal, reverse the procedures outlined in this section.


The SW10 does not require any routine maintenance. However, occasional removal of dust from inside the terminal, particularly around the CRT, will help insure trouble-free operation. Periodic cleaning of the screen and case is recommended. Small scratches in the case can be removed with a fine rubbing compound.



4.1 REMOVING THE FRONT BEZEL

Turn off the power. Unplug the keyboard, the data cable, the printer cable, and the power cable.


— Data/Printer Cables
— Power Cable
— Keyboard Cable



Bezel Screws

Remove two bezel mounting screws from the top and two screws from the bottom.


Bezel Screws




4.2 REMOVING THE MOUNTING FRAME

To remove the frame from the rear housing, remove the four bottom mounting screws.


Mounting Screws (4)



Pull the frame out as far as possible. Reach in and unplug the transformer connectors J3 and J4 connected to the right rear and left rear of the logic control board.



After unpluging the cables, pull the frame forward and free of the rear housing.




4.3 REMOVING THE LOGIC CONTROL BOARD

Slide the logic board back far enough to expose the monitor connector J5. Unplug J5.

- J5




Slide the logic board out toward the rear.




The logic board after removal.

****	**************************	****
*		*
*	WARNING	*
*		*
*		*
*	THE CRT ANODE MAY CONTAIN A STORED HIGH	*
*	VOLTAGE, DISCHARGING THE CRT SHOULD ONLY BE	*
*	PERFORMED BY QUALIFIED PERSONNEL USING	*
*	INSULATED TOOLS. ALL GROUNDS MUST BE CONNECTED	*
*	TO INSURE PROPER AND COMPLETE DISCHARGING.	*
*		*
****	***************	****




4.4 REMOVING THE CRIT

Clip one end of the test lead to the shaft of an insulated handle screwdriver and the other end to one of the CRT mounting brackets. Carefuly slip the tip of the screwdriver under the rubber anode cap. Touch the contact clips and hold in place for a few seconds to allow complete discharging of the CRT.




Peel back the rubber cap. Using a pair of needle-node pliers, squeeze the contact clip together and lift the anode lead free of the CRT.



4.4 REMOVING THE CRT (Cont.)

CRT Cathode Connector


Unplug the CRT cathode connector.



Ground Wire


Yoke Connector

Unplug the yoke cable and the CRT ground wire from the monitor control board.




Mounting Screws (4)

Remove the four corner mounting screws holding the CRT in the frame. Be sure the CRT is firmly supported when removing the screws. Avoid banging the neck of the CRT against the frame.





4.5 STORING THE CRIT

For temporary storage during terminal repair, place the CRT face down inside the front bezel.



To store the CRT on a more permanent basis, place the CRT face down on a smooth, soft, surface to avod scratching the tube face.






4.6 REMOVING THE POWER PANEL

Using a 5/16" socket with extender, remove the six hex nuts holding the power panel in place. Lift the power panel off the mounting posts and free of the rear housing.


- Mounting Screws

Mounting Screws



The power panel after removal.


**************	*
*	*
* CAUTION	*
*	*
* The CRT must be discharged before removing	*
* the monitor control board assembly. Refer to	*
* Section 4.4.	*
*	*
**************	*



4.7 REMOVING THE MONITOR CONTROL BOARD

The monitor control board is mounted to a metal plate which is attached to the frame by four screws. The flyback transformer is mounted to the underside of the metal plate. Both assemblies are removed at the same time. The flyback transformer may then be separated from the monitor control board assembly.


- Mounting Screws




To separate the flyback transformer from the monitor control board, unplug connectors CN3 and CN4. Remove the top screw and loosen the bottom screw. Slip the transformer off the bottom screw.

Flyback Transformer


4.7 MONITION AND CONTROL BOARD (Cont.)




The monitor control board after removal.



The flyback transformer after removal.




SWILD MAJOR SUB-ASSEMBLIES




4.8 DISASSEMBLY OF THE KEYBOARD

- Bezel Screws


The keyboard bezel is held in place by four screws accessable from the bottom. The keyboard PC board is mounted with seven screws.





The keyboard with the bezel removed.





The disassembled keyboard.














6.0 CABLES AND CONNECTORS

This section shows the internal cables and connectors of the SW10. Connector wiring for the monitor control board to the CRT yoke, cathode and the flyback transformer are shown in the TV Monitor Manual (GIC #05018-001).




Figure 6-1. Communication Ports

	J3 LOGIC BOARD	SIGNAL	LOCATION	TI POWER PANEL	
1	1	CHASIS GND	2D6		
J3	3	NC 8VAC	2D6	RED	
	4 5	NC 8VAC	2D6	RED	

Figure 6-2. +5V Transformer to Logic Board

1 	J4 LOGIC BOARD	SIGNAL	LOCATION	T2 POWER PANEL	
i <u>dallili</u> 1	1	18VAC	206	BLACK	
J4	3	18VAC GROUND	2B6 2B6	ORANGE YELLOW	
	4 5	24VAC	2 A 6	NC BLUE	

Figure 6-3. +15V Transformer to Logic Board

	J5 LOGIC BOARD	SIGNAL	CNØ MONITOR	
7 J5	1 2 3 4 5 6 7	FRAME GROUND +15 LOGIC GROUND VIDEO GROUND VIDEO DATA VERTICAL SYNC HORIZONTAL SYNC	6 4 10 1 3 2	CNO TO

Figure 6-4. Logic Board to Monitor Board

	1715 05		~	
P6 <u>LOGIC BOARD</u>	NAME OF SIGNAL	SCHEMATIC LOCATION	J1 <u>KEYBOARD</u>	
TOOMS: TOOMS:	. DASKED	ACCEMANCE!	THIRDS	
1	GROUND	3Al	8	
1 2	KROWS	3D8	1Ø	
3	KMUX3	3C1	14	
4	KMLX1	3C1	12	
3 4 5 6 7	SPKR-	3 A 1	18	
6	NC			
7	NC			
8	NC			
9	SPKR+	3BL	17	
10	KROWO	3D8	1	
11 12	KROW4 KROW6	3D8 3D8	7 5	
13	1.000 +5V	3BL	15	
14	GROUND	3AL	9	
15	KROW2	3D8	4	
16	KMLX2	3C1	13	
17	KMLXØ	3C1	ii	
18	NC	-		
19	NC			
20	NC			
21	NC			
22	KROW1	3D8	2	
23	KROW5	3D8	2 6 3	
24	KROW7	3D8		
25	+5V	3BL	16	
		,		ı
⊕ ⊕ + + + + +	+ + 🕀 🛈 🕩 🕦	1		18
14 ⊕ ⊕ + + + + +	+ + + ⊕ ⊕25			F
			(,, /	
. -			(มา (
P6			7 /	

Figure 6-5. Keyboard to Terminal Cable

SW10	Maintenance	Manual		SECTION 6
			This page intentionally left blank	
			•	
			Page 6-4	
			Luye v Z	

7.0 ORDERING AND REPAIRS INFORMATION

This section is divided into four parts: Manual Ordering, Parts Ordering, Items Returned for Repair, and Parts List.

7.1 MANUAL ORDERING

The following manuals on the SW10 are available:

MANUAL NAME PART #
SW10 Users Manual 970004-001
SW10 Maintenance Manual 970005-002
& TV Monitor Manual (set) 05018-001

Product & pricing information is available from:

General Terminal Corporation 14831 Franklin Avenue Tustin, CA 92685-7282

(714) 730-0123 (800) 854-6925 (Outside CA) (800) 432-7006 (Inside CA) ATTN: Sales Administration

7.2 PARTS ORDERING

Replacement parts may be ordered from GTC. Please provide the following information:

- a. Identify our part number and description.
- b. Identify part location on PCB.
- c. PCB board Assembly No. and Rev. level.
- d. Terminal type
- e. S/N of terminal.

For example: Part # Description 74LS00 NAND GATE

Part Location PC board Assy & Rev. no. U14 750019-001 REV A

f. When ordering PROMs indicate revision level which is typed on the PROM label.

For example: 920061-211
: : :
PROM Part No....::

PROM Location & Rev....:

g. Parts may be ordered from:

General Terminal Corporation 14831 Franklin Avenue Tustin, CA 92689-7282

(714) 730-0123 (800) 854-6925 (Outside CA) (800) 432-7006 (Inside CA) ATTN: Sales Administration

7.3 ITEMS RETURNED FOR REPAIR

General Terminal Corporation will repair printed circuit boards, subassemblies, or whole terminals under the following quidelines:

GTC has two Field Service Depots. One is located in Tustin, California and the other is in Burlington, Massachusetts.

Items from customers west of the Mississippi River should be sent to the Tustin, CA address and items from customers east of the Mississippi River should be sent to the Massachusetts address.

Both depots are staffed for component level repair of major sub-assemblies or modules. Entire terminals may also be returned for system level repair with the turnaround time for any system or module kept to a MAXIMUM OF SEVEN DAYS in house.

GTC testing includes repair, adjustment and testing at both board and system levels. All modules are put through a 24-hour burn-in cycle. This allows GTC to have a high degree of confidence in all repair work so that a full 90-day warranty is provided on all repairs. Charges for repairs include updating of all equipment returned to our depot facilities.

"In warranty" repair work is done on a no charge basis; however, customers must pay charges for shipping the units to GIC; return transporation is not charged. Out of warranty repair work is billed at current rates. Customers must pay freight charges in both directions. Terms of the warranty are detailed in Figure 7-1.

Limited On-Site Maintenance in specific geographic areas is also available. Terminals

may be serviced under a maintenance agreement or on a time and material basis.

Prior to returning any equipment to GTC for repair, customers are required to contact GTC for a return authorization (RA) number. At that time, GTC will need to know the model number of the unit, the serial number of the system (whether a board or an entire system is being returned) and a purchase order number to cover the repair.

Trained technical advisors are on hand to help you determine which element of your terminal is failing and will guide you toward the most expedient repair possible.

If you have concerns about specific maintenance requirements, please contact one of our Field Service Managers and we will custom tailor our service to meet your requirements.

Return Shipment Addresses

WEST COAST:

General Terminal Corporation 14831 Franklin Avenue Tustin, CA 92688-7282

ATTN: Field Service Manager

EAST COAST:

General Terminal Corporation 12 Esquire Road North Billerica, MA 01862

ATTN: Field Service Manager

Inside CA....Field Service......(714) 730-1659

Field Service Telephone Numbers

Hibitae Chiniticia bervioennini(/14)	150	1033
Inside CAMain Switchboard(714)	730-	Ø 123
Outside CA and west of the Mississippi River(800)	854-	-6925
Inside MassMain Switchboard(617)	272-	-6 66Ø
Outside Mass. and east of the Mississippi River(800)		


WARRANIY

* General Terminal Corporation warrants that all the equipment in the Schedule of * Equipment, when delivered, will be in good *working order per General Terminal * Corporation product specification, General * * Terminal Corporation further warrants the * * equipment to have been adequately tested * * and inspected prior to shipment and to be * free of all defects in material and * * workmanship, All component parts of the * * equipment are warranted for six (6) months * * from shipment against defects as a result * * of defective material or workmanship. * General Terminal Corporation reserves the * * right to supply, at its expense, a * * replacement part to the Customer or return * * the defective part to General Terminal * * Corporation's plant for repair. In the * * event the equipment is to be returned to * *General Terminal Corporation or a * * designated Service Center, it must be * * identified with a Returned Goods * * Authorization (RGA) number which will be * * supplied by General Terminal Corporation * * upon request. Transportation costs for * * returned equipment and/or parts will be * * prepaid by the Customer. General Terminal * * Corporation will pay transportation costs * * for the return shipment to the Customer of * * equipment and/or parts repaired. The * * foregoing warranties are in lieu of all * * other warranties expressed and/or implied, * * oral or written, in fact, by operation of * *law or otherwise, except as herein * * expressly stated. In no event shall General * * Terminal Corporation be liable for any * * indirect, special or consequential damages * * such as loss of anticipated profits or * * other economic loss in connection with or * * arising out of the use or performance of * * the equipment or services provided for in * * this Agreement. The Customer and/or * * Distributor does not have the right to * * modify the equipment. If the Distributor * * and/or Customer modifies the equipment, the * * Warranty and 90-Day Money-Back Guarantee * ************

Figure 7.1 Warranty

7.4 Parts List

The major subassemblies of the SW10 are shown in Figure 7-2. The parts for each subassembly are listed in the associated table.



Page 7-3

TABLE 7.1 SWLØ FINAL ASSEMBLY 960111-00X*

* ASSY NO 960111-001 DOMESTIC, GREEN PHOSPHOR * ASSY NO 960111-002 DOMESTIC, WHITE PHOSPHOR * ASSY NO 960111-005 INTERNATIONAL, WHITE PHOSPHOR * ASSY NO 960111-005							
ITEM NO.	TITLE / DESCRIPTION	PART NUMBER	REF DESIG	001 002	004 005		
1 2 3 3 3 3	FINAL ASSY, SWIØ UNITED STATES TOP LEVEL DRAWING, SWIØ UNIT ASSY, 11ØV GRN. PHOSPHOR UNIT ASSY, 11ØV WHT. PHOSPHOR UNIT ASSY, 22ØV GRN. PHOSPHOR UNIT ASSY, 22ØV WHT. PHOSPHOR	660042-001 660042-002 660042-004		REF REF 1 1	 REF REF 1		
5 6	I.C. KEYBOARD TRANSLATOR, USA I.C. CHARACTER GENERATOR, USA	920099-001 920082-001		1 1	1 1		
11	LABEL, KEYBD CABLE CONNECTOR DECAL, SERIAL NUMBER LINE CORD, DOMECTIC LINE CORD, INTERNATIONAL USER'S MANUAL, SWL0	00878-001 01015-036		 1 1 1 1	 1 1 1 1 1		

TABLE 7.2 UNIT ASSEMBLY 660042-00X*

	* ASSEMBLY NO 660042 -001 GREE	N PHOSPHOR	DOMEST	IC	
İ	* ASSEMBLY NO 660042 -002 WHIT	TE PHOSPHOR	DOMESTI	IC .	
i		N PHOSPHOR	INTERN	YTIONAL	j
i		TE PHOSPHOR	INIERN	TAMOLLE	
İ					
ITEM		PART	REF	QUA	VITIY
NO.	TITLE / DESCRIPTION	NUMBER	DESIG	-001	-004
İ	·		_	-002	-005
1	UNIT ASSEMBLY, SWLØ	660042	1		
1 2	KEYBOARD ASSY, MAX CONFIG.	660033-003	1 1	1	1
	REAR HOUSING, SWILD	03579-001	1 1	1	1
4	REAR PANEL ASSY, DOMESTIC	660039-001		1	
4	REAR PANEL ASSY, INTERNATIONAL	660039-002	1 1		1 1
5	SCREW, #6-32 X 3/8, INT TIH SEMS	Ø1Ø43-Ø14	1	6	6
6	FRAME & MONITOR ASSY, GREEN PHOS	660040-001	1 1	1	1
6	FRAME & MONITOR ASSY, WHITE PHOS	660040-002		1	1
7	SCREW, #8-32 X 3/4, SEMS	230051-001		4	4
8	FIRMWARE KIT, SW10	930089-011	1	1	1
9	PC BOARD ASSY, MAIN BOARD	750019-001		1	1
10	BEZEL ASSEMBLY, SWLØ FRONT	660041-001		1	1
11	SCREW, #6-32 X 1/2 EXT TTH	230011-001	1 1	2	2
12	SCREW, SHEET METAL, #8-32 x 1	230047-001		2	2
13	RUBBER FEET, BROWN, .30 HIGH	150001-001	1 1	6	6
14	NUT, TINNERMAN, #6-32	99999-203	1	2	2
15	ACCESS PANEL	Ø358 1- ØØ2		1	1 1
16	SCREW, #6-32 X 3/8, SEMS FLAT	230039-001		2	2
17	LABEL, USER SERVICEABLE CAUTION	790006-001	1	1	1
18	LABEL, NON-COMPLIANCE TO FCC RLE	790002-001		1	1
19	LABEL, EIA CONNECTIONS	790009-001	1 1	1	1 1

TABLE 7.3 FRAME & MONITOR ASSEMBLY 66040-00X*

 	* ASSEMBLY NO 660040 -001 * ASSEMBLY NO 660040 -002			
1 1	ASSEMBLY, SWLØ FRAME & MONITIOR	660040-00X	REF	REF
2	TV MONITOR KIT, GREEN PHOSPHOR	890001-001	1	İ İ
2	TV MONITOR KIT, WHITE PHOSPHOR	890001-002	1	1
3	FRAME SW (MONITOR)	620038-001	1	1 1
4	FRAME SW (VIDEO BOARD)	620038-002	1	1
5	RUBBER BUMPER	01025-005	2	2
6	SCREW #6-32 X 3/8, SEMS TIH	01043-014	6	6
1 7	CARD GUIDE, 4.50 LONG, NYLON	150004-001	2	2
8	CABLE ASSY, MONITOR BD TO MAIN	640004-001	1	1
9	GROUND WIRE ASSEMBLY	640014-001	1 1	1
10	WASHER, #6 EXT TOOTH	230050-001	1	1
11	STANDOFF 3/16" LONG	130005-001	4	4
12	SCREW, #8-32 X 1/2, LONG SEMS	230028-001	4	4
13	WASHER, FLAT	230025-001	4	4
14	SCREW, #8-32 X 3/8, SEMS INT TIH	Ø1Ø43-ØØ3	2	2
15	SCREW, #4-40 X 1/4 SEMS EXT	230036-001	2	2
16	CABLE CLAMP	01036-006	3	3
17	CABLE TIE TWIST	01042-007	1	1
18	RUBBER BUMPER 1/8 X 1/2	150000-001	1	1

TABLE 7.4 MONITIOR TO MAIN BOARD CABLE ASSEMBLY 640004

ITEM		PART	REF	<u> </u>
NO.	TITLE / DESCRIPTION	NUMBER	DESIGNATORS	-001
<u> </u>				
	CABLE ASSY, MONITIOR TO MAIN BD	640004-		REF
1 1	WIRE, 20 AWG, RED	01010-0 78		1.34'
2	WIRE, 20 AWG, YELLOW	Ø1Ø1Ø - Ø81		1.34'
3	WIRE, 20 AWG, WHITE	01010-074		1.34'
4	WIRE, 20 AWG, BLACK	01010-075		1.34'
5	WIRE, 20 AWG, GREEN	Ø1Ø1Ø-Ø82		1.34'
6	WIRE, 20 AWG, GRAY	Ø1Ø1Ø-Ø79		1.34'
1 7 1	WIRE, 20 AWG, VIOLET			1.34'
8	CONNECTOR, 7 POS, MASS TERMINAT.	110013-001		1 1
9	COVER, CONNECTOR, 7 POS	110077-001		1 1
10	CONNECTOR, P.C. EDGE MT, 10 POS	110045-001		1 1
	·			
1				İ
13	COVER, CONNECTOR, PC EDGE 10 POS	110046-001		1
<u> </u>		<u> </u>	<u></u>	Ĺİ

TABLE 7.5 SWLØ TERMINAL CONTROL BOARD ASSEMBLY 750019

ITEM		PART	REF	
NO.	TITLE / DESCRIPTION	NUMBER	DESIGNATORS	QIY
 1	PC BOARD ASSEMBLY, SWIO	 750019		REF
, <u> </u>	FC BCARD ASSEMBLE, SALE	<i>13</i> 0019 		NEF
i 3	PC BOARD MAIN BOARD	740019-001		1
4	PWM, MAIN BOARD	730019-001		REF
5	SCHEMATIC, MAIN BOARD	720019-001		REF
I	1	l		
8	IC, LM376	01000-206		2
9	IC, 7406	01000-158	l U3	1 1
10 11	IC, 74LS04 IC, 74LS08	01000-119 01000-146	•	1 2 1
1 12	IC, 741500	01000-148	U6,U14	1 2 2
13	IC, 741S00	01000-110		1
14	IC, 74LS273	01000-120		
15	IC, Z8/40, ROMLESS	010094-001	U12	1
i				-
		Ì		
18	IC, 74LS139	010093-001	U13	1
19	IC, 74LS32	Ø1ØØØ-17 5	•	2
20	IC, MM5Ø34	03516-001	•	1
21	IC, DP8304	01000-183	•	1
22	IC, MM2114L	01000-182		6
1 ~	 TO TAT MOT		U28,U29,U3Ø	
23	IC, 74LS367	01000-117	U21,U31,U32	3 1
2 4 25	IC, NC7033 IC, MC1489			
25	IC, MCI-210	Ø1Ø38-ØØ2		1 2 2
27	IC, 74574	01000-056		2
28	IC, 74C906	01000-030		1
29	IC, MC1488	01000-036	-	i
30	IC, 74S86	01000-113		i
31	IC, 74LS14	01000-167	·	ī
32	IC, 74LS153	01000-134		2
33	IC, 74165	Ø1ØØØ-Ø18		ī
34	IC, DP8369 VIIAC	03518-001		īi
35	IC, 74LS05	01000-188		1
!			1	
1 20				
38	REGULATOR, -12V (7912)	01006-014		1
39	REGULATOR, +12V (7812)	01006-012	VK2	1
! 		: !	 	
	<u> </u>	L		

TABLE 7.5 SWLØ TERMINAL CONTROL BOARD ASSEMBLY 750019 (CONTINUED)

ITEM	MINITE / DECONTRATON	PART	REF	
NO.	TITLE / DESCRIPTION	NUMBER	Designators 	QIY
42 43 44 45 46 47 	DIODE, 1N4140 DIODE, 1N5237B ZENER DIODE, 1N4004 DIODE, 1N714A ZENER DIODE, 1N4747A ZENER DIODE, 1N4002	Ø1ØØ7-Ø39 Ø6ØØ57-ØØ1 Ø1ØØ7-Ø37 Ø1ØØ7-Ø45 Ø1ØØ7-Ø48 Ø1ØØ7-ØØ3	CR12 CR13	6 1 5 1 6 2
51 52 53 54 55 56 57 58 59 60	CAP, 4700uf 35V +50%-10% CAP, 0.01uf 250V	Ø1ØØ8-Ø98 Ø1ØØ8-229 Ø1ØØ8-Ø83	C5,C11,C14,C16 C7 C12 C13,C54,C55 C15,C17 C18-C24,C26,C27	2 2 2 2 4 1 1 3 2 33
 63 64 65 66 67	CAP, 6.8uf 16V 20% TANT CAP, 22pf 1000V 10% CAP, 330pf 1000V 10% CAP, 30pf 1000V 10% CAP, 4700pf 100V 10%	 01008-128 01008-072 01008-090 01008-092 030077-001	C28-33,C38-C44 C48-C51,C56-C62 C25 C34-C37 C45,C46,C47 C52,C53	1 1 4 3 1 2 1 1
69	RES PACK, 4.7K	 01009-044	 RP1	1
71 72 73 74 75 76 77 78 79	RES, 470 ohm 1/2w 5% RES, 0.68 ohm 3w 10% RES, 100 ohm 1/4w 5% RES, 220 ohm 1/4w 5% RES, 750 ohm 1/4w 5% RES, 6.34K ohm 1/8w 1% RES, 62K ohm 1/4w 5% RES, 3.16K ohm 1/8w 1% RES, 180 ohm 1/4w 5% RES, 180 ohm 1/4w 5% RES, 180 ohm 1/4w 5% RES, 1.8K ohm 1/4w 5%	01009-200 01009-262 01009-057 01009-062 01009-261 020005-004 01009-138 020005-003 01009-060 01009-073	,,	1 1 2 1 2 1 1 1 1 1

TABLE 7.5 SWLØ TERMINAL CONTROL BOARD ASSEMBLY 750019 (CONTINUED)

ITEM		PART	REF	
NO.	TITLE / DESCRIPTION	NUMBER	DESIGNATORS	QIY
1	IIIII / DIDGUIIDA		DEDICATION	211
81	RES, 18.7K chm 1/8W 1%	020005-001	Rl2	1
82	RES, 360K ohm 1/4W 5%	020000-364	RL3	īii
i 83 i	RES, 2.37K ohm 1/8W 1%	020005-002	Rl4	īi
84	RES, 1K ohm 1/2W 5%	020002-102	R15	īi
85	RES, 75 ohm 1/4W 5%	Ø1ØØ9-Ø56	R16	īi
86	RES, 200 ohm 1/4W 1%	01009-153	R17	īi
87	RES, 100 chm 1/4W 1%	01009-152	R19	1 i
1 88	RES, 392 ohm 1/4W 1%	01009-273	R2Ø	īi
89	RES, 330 ohm 1/4W 5%	01009-064	R21,R51	2 i
90	RES, 150 ohm 1/4W 5%	01009-059	R22	īi
91	RES, 2.2K chm 1/4W 5%	01009-075	R24,R40,R41,R42	4
92	RES, 47K ohm 1/4W 5%	01009-095	R25, R26, R43, R46	_
93	RES, 1K chm 1/4W 5%	01009-070	R28,R29, R48,	5 İ
i			R49, R56	i
i i		İ	1.25 / 1.05	i
9 5	RES, 4.7K ohm 1/4W 5%	Ø1ØØ9-Ø8Ø	R30-R33,R47	5 İ
96	RES, 75K chm 1/4W 5%	01009-097	R34	1
97	RES, 10K ohm 1/4W 5%	01009-087	R35,R55,R57	3 i
				i
99	RES, 470K ohm 1/4W 5%	Ø1ØØ9-Ø66	R36	1 1
100	RES, 120K ohm 1/4W 5%	01009-099	R37	1
101	RES, 510 chm 1/4W 5%	Ø1ØØ9-11Ø	R38	1
102	RES, 47 ohm 1/4W 5%	01909-052	R39	1
103	RES, 6.8K ohm 1/4W 5%	01009-084	R44,R45	2
104	RES, 787 ohm 1/4W 1%	01009-265	R50,R18	2
105	RES, 15K ohm 1/4W 5%	01009-089	R54	1
i i	·	ĺ		ĺ
İ		1		İ
108	TRANSISTOR, NEN TIP 33A	01006-055	Q1,Q3	2
109	TRANSISTOR, PNP 2N3645 (2N4036)	01006-056	Q2,Q4	2
110	TRANSISTOR, PNP 2N3644	01006-023	Q5,Q6,Q8,Q10	4
111	TRANSISTOR, NPN 2N3643	01006-022	Q7,Q9	2
i i		İ		İ
1		l İ		İ
1				ĺ
115	CRYSTAL, 12.2472 MHZ	01030-012	Yl	1
1		1		ĺ
117	CONNECTOR, 3 PIN RT ANG HDR	110052-001		1/12
1118	CONNECTOR, MINI-JUMP	110053-001		8
119	CONNECTOR, 3 PIN HEADER	110068-001		8/12
120	WIRE, 22AWG BARE			A/R
<u> </u>		L		

TABLE 7.5 SWLØ TERMINAL CONTROL BOARD ASSEMBLY 750019 (CONTINUED)

ITEM NO.	TITLE / DESCRIPTION	PART NUMBER 	REF DESIGNATORS 	QIY
121 122	IC SOCKET, 24 PIN IC SOCKET, 40 PIN	01029-004 01029-010	U8,9,10,41,45 U12,U47 	5 2
124 125 126	CONNECTOR, 25 PIN CONNECTOR, 5 POS CONNECTOR, 7 POS	110075-001 110009-001 110011-001	J1,J2,J6 J3,J4 J5	3 2 1
128 129 	SCREW, #4-40 X 3/8, CRES NUT, #4-40 KEPS EXT	01043-007 230041-001 	11,32,36 11,32,36	6
132 133 134	SCREW, #4-40 X 1/4 CRES WASHER, NYLON SHOULDER INSULATOR, TRANSISTOR	01043-008 230044-001 200021-001	01,03 01,03 01,03	2 2 2
136 137 138 	HEATSINK SCREW, #4-20 x 3/8 SELF TAP WASHER, NYLON #6	99999-281 Ø1043-067 230016-001 	Q,Q Q,Q Q,Q	2 4 4
142 143 144 	TERM, MALE OK-DIS SCREW, MACH. #6-32 X 1/4 NUT, #6-32 KEPS EXT	 130002-001 230027-001 01043-005	 <i>J</i> 7 <i>J</i> 7 <i>J</i> 7	1 1 1 1

NOTE: Firmware is part of unit assembly 66042 Char Gen is part of final assembly 960111

TABLE 7.6 POWER PANEL ASSEMBLY 660021-00X*

 	* ASSY NO 660021-001 * ASSY NO 660021-002	110V DOMEST 220V INTERNA			
ITEM	1	PART	REF	QIY	QIY
NO.	TITLE / DESCRIPTION	NUMBER	DESIG	-ØØ1	-Ø02 I
İ	<u> </u>			l	
1 1	ASSY, REAR PANEL	660039		REF	REF
2	REAR PANEL	620010-002		1 1	1
3	WIRE, WHITE 18 AWG	Ø1Ø1Ø - Ø59		64"	64"
4	WIRE, BLK 18 AWG	Ø1Ø1Ø-Ø5Ø		16"	16"
5	WIRE, GRN 18 AWG	Ø1Ø1Ø- Ø55		28"	28"
6	CONN RECPT, 220V ININ'L	Ø1Ø13-Ø 35	Pl	1 1	1
7	CONN RECPT, 220V W/LINE FILTER	99999-133	Pl	1	1
8	SWITCH DPST ROCKER	Ø1Ø17-Ø 73	l Sl	1	1 1
9	LUG, TERMINAL #6, 16-14 AWG	Ø1Ø22-317		2	2
10	CONTACT, 18 AWG TIN-PLATE SNAP-IN	Ø1Ø21 <i>-</i> Ø97		7	7
11	Washer, #6 lock ext tih	230050-001		1 1	1
12	FUSE HOLDER	99999-139	Fl	1 1	1 1
13	NUT, HEX #6-32 HEX KEPS	Ø1Ø43-ØØ5		9	9
14	SCREW, #4-40 X 3/8	Ø1Ø43 - ØØ7		2	2
15	NUT, #4 KEPS	230041-001		2	2
16	TRANSFORMER 25W	050016-001	11	1	1
17	TRANSFORMER 40W	050015-001	T2	1	1
18	SHRINK TUBING 3/16 D	170011-001		2.5"	2.5"
19	CONN HOUSING 5 POS	110030-001	J3,J4	2	2
20	POLARIZING KEY	Ø1Ø21 <i>-</i> Ø98		2	2
21	FUSE, 0.5A INTERNATIONAL	120000-001	F1		1
22	FUSE 1.0A DOMESTIC	120002-001	Fl	1	
23	TERMINAL 22-18AWG QWIK DISCON'T	Ø1Ø22-326		6	6
24	TERMINAL 16-14AWG QWIK DISCON'T	Ø1Ø22-327		1Ø	10
25	SPACER FIBER 1/2 OD X 5/32 ID $ $	Ø1Ø35 - ØØ5		4	4
26	SHRINK TUBING 1/2 D	170007-001		1.75	1.75
27	TAPE 1/4" DOUBLE SIDED FILM	99 99- Ø85		A/R	A/R
28	INSULATOR WRAP, (POLY) TRANS	62036-001		1	1
<u> </u>				L	

TABLE 7.7 KEYBOARD ASSEMBLY 660033-003

ITEM		PART	REF	
NO.	TITLE / DESCRIPTION	NUMBER	DESIG	QIY
l		<u> </u>		
1	UNIV HOUSING, BOITIOM	03585-002		1
2	UNIV HOUSING, TOP	03585-001		1
3	BEZEL, KEYBOARD	03599-001		1
4	PCB ASSEMBLY, KEYBOARD	750002-003		1
5	ASSEMBLY, CABLE	900006-001		1
6	FOOT, BROWN	150000-001		7
8	SCREW, #6-32 X 3/8, SEMS	01043-014		4
9	WASHER, #4 FLAT	01043-068		7
10	SCREW, #4-20 X 5/8"	01043-062		7
11	WASHER, ROD LOCKING	01043-065		6
l				Lİ

TABLE 7.8 SWLØ DETACHED KEYBOARD ASSEMBLY 750002-003

ITEM		PART	REF	QIY
NO.	TITLE / DESCRIPTION	NUMBER	DESIGNATORS	003
		l		İI
1	ASSY, PC BD DETACHED KEYBOARD	750002-003		REF
2	ARIWORK MASTER, DETACHED KBD	730002-001		REF
3	SCHEMATIC	720002-001		REF
4	PC BOARD, DETACHED KEYBOARD	740002-001		1
				1 1
1 1				1 1
1 7	I.C., 74159	01000-179	U48	1
8	CAP, .0luf 50V	Ø1ØØ8- Ø78	C63	1
9	CAP, 6.8uf 15V, TANT	01008-128	C62	1
10	TRANSDUCER	01048-002	LS1	1
11	SCREW, #4-20 X 3/8, PN HD PLASTIC	01043-067		10
12	SCREW, #6-32 X 1/4, PN HD	230027-001		1 1
13	ASSEMBLY, HEADER, 18 PIN	110007-001	l JI	1
14	TERMINAL, MALE, QUIK - DISC	130002-001		1
15	NUT, #6-32, EXT KEPS	01043-005		1
16	ALPHA-NUMERIC KEYPAD	900026-001		1
17	NUMERIC KEYPAD	900024-001		1 1
18	CURSOR KEYPAD	900025-001		1
19	FUNCTION KEYPAD, (F1-F4)	900025-002	F1-F4	1 1
20	FUNCTION KEYPAD, (F5-F8)	900025-003	F5–F8	1 1
21	FUNCTION KEYPAD, (F9-F12)	900025-004	F 9- F12	1 1
22	RES PACK SIP 10 PIN 470 Ohm	020017-001	RPI	1 1
		 		LI

TABLE 7.9 SWLØ OPTIONAL PARTS


ITEM NO.	 TITLE / DESCRIPTION 	PART NUMBER
1	DATA CABLE (6 FT.)	640011-006
2	DATA CABLE (9 FT.)	640011-009
3	ADAPTER CABLE, FEMALE TO MALE, SW/VI-100	640013-001
4	BASE, SWIVEL/TILT	640018-001
Ĺ	<u> </u>	i i

SWLØ	Maintenance	Manual				SECTION
	•					
•						
			This page i	ntentionally	left blank	
				n	_	
				rage /-l	4	



0

00000000



_	_	_	
_			


	SW-10	FINAL ASSEMBLIES
960111	SWID	UNITED STATES
960091	5W-10	GERMAN
960092	5W-10	DANISH
960093	SW-10	SWEDISH / FINNISH
960094	SW-10	SPANISH
960095	SW-10	NORWEGIAN
960096	5W-10	UNITED KINGDOM
960097	5W40	FRENCH AZERTY
960098	SW-10	INTERNATIONAL AZERTY
960099	5W-10	INTERNATIONAL GWERT Z
960:00	5W-10	INTERNATIONAL GWERTY
960103	SW-10	FRENCH TYPEWRITER

TABLE I

NOTES: UNLESS OTHERWISE SPECIFIED IL FOR APPROPRIATE PARTS LIST, SEE TABLE !

B-

Page 8-1



CIC TOP LEVEL DRAWING, SW-16 WITH MONITOR FRAME

Ď 950006-001 **** 1 @


K+2 1/2


OZ REVISED PER ECO 2593 DRN 0121 A PRODUCTION MILEASE FER LLD ENG BAN OTH


SECTION 8












REV	DESCRIPTION	DATE	APPR
DI	ENGINEERING HELEASE PER DON!	4-81	45
OZ.	REVISED PER ECO 2301, DRN 0447	7-81	40
03	REVISED PER ECO 2371, DRN 0513	9-01	'nВ
04	REVILED AND RECEASED PER ELD 1416, DRN 0577	10/81	48
05	REVISED PER ECD 2502 DRN 0635	1/52	16
4	PRODUCTION RELEASE PER ECO 2616, DAN 0791	4/52	LF

REF NO	CAP	GTC KEYCAP PART NUMBER	SPEC PLASTIC LEGEND NO.
1	FTB/3	600012-011	13 - 1067C
2	FTB/3	600012-012	13 -1063C
3	FTBS	600012-013	13-10690
4	FTB/S	600012-015	13-1070C
5	BEB/+	600013-097	NEEOI- 10
6	BEB +	600013 - 048	OI -1034N
7	BEB 4	600013 -099	01-1035N
8	FTB/3	600012 -010	OI -10383
4	BEB/4	600013 -094	DI - 1030N
10	BEB_4	600013-095	OI -1045N
11	BEB ₄	600013-096	01-1032N
12	FTB/3	1000 Z 10000	01-1037
13	BEB/4	600013-091	01 - 1027N
14	BE B/4	2PD-E10003	01 - 102BN
15	BEB 4	400013-093	01 - 1029N
16	FTB/3	600015-001	17 -100E
17	BEB/4	600016-00I	17 - IDDIN
18	BEB 4	600013-100	01 - 1036

TABLE I



F	PFI	PF2	PF3	PF4
	7	8	9	- 8
	4	10 5	6	12
	13	2	3	tzm ē
	Q	5		wZ+wX

-OOI VERSION

NOTES: UNLESS OTHERWISE SPECIFIED

- I, NUMBERS IN UPPER RIGHT CORNER OF KEYS
 ARE REFERENCE NUMBERS ONLY. THEY ARE
 NOT LEGENDS AND DO NOT APPEAR ON PART.
- 2. ALL KEYS ARE MOMENTARY ACTION AND TILTED.
- A CAP COLOR TO BE FIESTA TAN. (CYCOLAC NO. 82027) WITH BLACK (4500) LEGEND.
- A CAP COLOR TO BE BEIGE (CYCOLAC NO. 82359) WITH BLACK (4500) LEGEND.
- ★ SEE TABLE I FOR INDIVIDUAL KEYCAP SPECIFICATION NUMBERS.

DIMENSIONS IN INCHES AND APPLY AFTER PLATING	JAY S. LYNCH	DATE 4-14-BI				GIC				
REMOVE BURRS & SHARP EDGES TOLERANCE UNLESS SPECIFIED XX03	CHECKED L. BAGGS	4-14-81	·8I Genera		•	ral Terminal Corporation				
DECIMALS XXX 010	R. WILSON	4-27-81	TITLE	DEC	CO1	ITROI		DD AV	A // A I/	
MATERIAL:	L. BAGGS	4-27-81					٥,			
ABS PLASTIC	MODEL NO. SW ID		DETACHED KEYBOARD							
FINISH:	NEXT ASSY		N	UMERI	C PA	D				
	This document contains proprietary infer- mation of GTC and such information may not be disclosed to others, reproduced, cap- ied or used without written permission from GTC.		SIZE	DRAWING I	90	0024	1			REV A
DO NOT SCALE DRAWING			SCALE			SHT	Ī	Of		


		REV	DESCRIPTION	DATE	APPR.
		Ol	ENGINEERING RELEASE PER DRN 0509	4-4	
		02	REVISE D AND REDNAME PER ECO 2426, DRN 0577	10/11	B
		1_^_	PRODUCTION RELEASE PER ECO 2616, DAN 0791	4/12	اما
TABLE I REF. CAP. GTC KEYCAP. SPEC PLASTIC. NO. COLORI PART NUMBER. LEGEND NO. 1 FTB. 2 60001-001 TBD (TYP)		. 15			
2 FTB/3 60001-002 3 FTB/3 60001-009		l.	OTES: UNLESS OTHERWISE SPECIFIED NUMBERS IN UPPER RIGHT CORNER OF KEYS ARE REFERENCE NUMBERS ONLY. THEY ARE		
4 FTB/3\ 600011-004			NOT LEGENDS AND DO NOT APPEAR ON PART.		1
5 FTB/3 600011-005			ALL KEYS ARE MOMENTARY ACTION		1
6 FTB/3 600011-006		Æ	CAP COLDR' TO BE FIESTA TAN (CYCOLAC		
7 FTB/3 600011-007	-001 VERSION (CURSOR PAD)		ND. B2027) WITH BLACK (4500) LEGEND.		- 1
8 FTB/3 600011-008		<u> </u>	SEE TABLE I FOR INDIVIDUAL KEYCAP SPECIFICATION NUMBERS.		- 1
9 FTB/3 600011-009			SPECIFICATION NUMBERS.		
10 FTB/3 600011-010	FI 5 F2 6 F3 7 F4 9 -002 VERSION				- 1
II FTB & GOOII-OII					- 1
12 FTB/3 60001-012					- 1
13 FTB 3 600011-013	FS 9 F6 10 F7 11 F8 17 -003 VERSION		•		
14 FTB/3\ 600011-014	F3 1 F6 1 F7 1 F8 1 000 VEILO 14				- 1
15 FTB/3 600011-015					
16 FTB/3 600011-016	•				1
17 FTB/S 400011-017	F9 13 F10 14 F11 15 F12 16 -004 VERSION				J
IB FTB/3\ 400011-017					
19 FTB /3 600011-017					
20 FTB/3\ 600011-017	17 18 19 20 -005 VERSION				
20 FIB/S COUNTON	BLANK CAPS				1

DIMENSIONS IN INCHES AND APPLY AFTER PLATING		P4TE 14-81	GIC				
YY . 02	CHECKED LARRY BAGGS APPR.		General Terminal Corporation				
DECIMALS XXX - 010 ANGLES - 0 30	R. WILSON	4-27-81		DEC CONT	DAL	DOMINIA	
MATERIAL:	LARRY BAGGS	1				,	
ABS PLASTIC	NEXT ASSY		DETACHED KEYBOARD FUNCTION KEY CONFIGURATION			ION	
FINISH:							
	This document contains proprietary infor- mation of GTC and such information may not be disclosed to others, reproduced, cop- ied or used without written permission from GTC.		SIZE DRAWING NO. 900025				REV A
DO NOT SCALE DRAWING			SCALE		SHT	of I	

REV	DESCRIPTION	DATE	APPR
(A	Enables Miles Mill 6 of Total Long	10.73	UF
02	PLACE LANDING SHAAN PER ELDIALS DRIVE OST	11/5	La
C3	NEW 1:10 HH 200 25:11, DAN 0755	4 1:	. 6
A	PRODUCTION RELEASE TER ELD ZLIG DRN DTSI	14/22	44
8	MEVISED MEN ELO CASO, MAN DIRES	14.	

TABLE I

REF NJ	CAP	GTC KEYLAP	SPEC PLASTIC LEHEND NO.	REF NO	COLOR	GTC KEYCAP PART NUMBER	SPEC PLA
1	DEE 4	L00013-001	05-1013N	32	DEE, \$	600013-067	02-1021
2	BEE, 4	600013 -002	03-1002N	93	BEE 4	P00013- 05B	DZ - 100
3	PEB/4	600013-003	03-1003N	34	BEP 4	600013-004	02 - 100
4	DEB/4	600013 - 004	D5 - 100-1N	35	B 1 4	600013- 030	(×2 - 1010
5	BED	₩00013-005	03-1005N	36	BEH 4	₩00013-03	02 - 101
6	DE E/4	600013-006	03-1006N	37	BE E 4	750-510009	UZ - 100
7	DI B	P00013-001	03 - 1007N	36	DEB 4	600013-033	DE- 101
В	B15/4	MODE/3 - 008	03 - 100BN	59	DEB/4	L00013-03+	CZ - 101
9	BE B A	P00 21000al	03 - 100°N	40	PED 3	6000 - COS	D3 - 101
10	DEB/4	600013-124	D3- KHIN	41	BLB 4	600013-036	03- 101
11	DEB/4	600013-011	05-1011	42	FTB. 3	₩00014 -001	07-100
12	DEB/4	6000B- 012	03-101Z	43	BEB/4	€00013-037	03-101
15	1 TB/3	600012 -001	OF- 100-7C	44	FTB, 3	6 00014-002	07 - 100
14	FTD/3	400012-00E	05-1005C	45	BEB/4	600013-03B	02 -100
15	F16/5	400012-00h	35 - 1002C	46	BEB 4	₩00013-051	02 -105
16	DLP 4	600013-013	D2 - 1020N	47	BEB 4	L00013-040	02 - 100
17	m B	L00013-014	DZ - IDZLA	49	BEE 4	PO0013 -041	DE - 104
В	DLB/4	₩000G-05	DE - 100BN	47	BEL, 4	LODUIS-DAZ	DE - 1009
19	B 0, +	600013-016	D2 - 1021N	50	BLB/4	640-5KX009	02 - 1017
20	BEB, A	600013-017	02 - 1025N	51	BE B 4	600015-044	D2 - ID16
21	PLE 4	600013-048	DE - 10219N	52	BEB 4	600013-045	03 - IDZ
22	EEB 4	6000B-0H	02-1024N	53	BLB/4	600013-046	03-1019
13	H 5/4	£00013-00	DE - IDIZN	54	BFH/4	600013-647	03-1015
24	PER/4	600013-021	D2 - 10 IBN	55	FTB/5	600014-002	07-100
25	BEB/4	600013-022	02 - 1019N	56	FTB A	LOI 1014 - 005	07-1013
26	Df U 4	600013-DE3	03-1025	57	FTEV.5\	600012-004	05 - 1011
27	mr y	600CI3-024	03-1026	55	FTE/5	600014-009	07-100
2.5	btr/4	600013-025	03-1021	54	Bety 4	LUUD10-002	25 - 100
29	FTB'	600012-003	05-10270	40	FIDS	600014-00A	071 - 1012
30	F18/1	410-21000	05 - 1001C	61	FIB/3	600014-005	D77 - 1014
34	CHU/4	600013-026	DZ - 1004N	142	FTB/3	600012 - 007	05-10B



-OOI VERSION

NOTES: UNLESS OTHERWISE SPECIFIED


I NUMBERS IN UPPER RIGHT CORNER OF KEYS ARE REFERENCE NUMBER, ONLY, THEY ARE NOT LEGENOS AND DO NOT APPEAR ON PART.


2. ALL KEYS ARE MONENTARY ACTION AND TILTED.

ACAP COLDR TD BE FIESTA TAN (CYCOLAC ND BZ027) WITH BLACK (4500) LEGEND.
ACAP COLOR TO BE PEIDE (CYCOLAC NO BZ351)
WITH BLACK (4500) LEBEND.

A SEE TABLE I FOR INDIVIDUAL KEYCAP SPECIFICATION NUMBERS.

DO NOT SCALE DRAWING	GTC		SCALE	1/1	SHT	or I		
	This document contains proprietary littler mation of GTC and socia intermetion may not be disclosed to others, reproduced, cop		D D	DRAWMS NO.	026		<u>}</u> 🖎	
Funta:								
1	MEXT ASSY			aliyhanumi	RIC PA	ט		
ABS PLASTIL	MODEL HO. SW ID		SW-ID DETALHED KEYBOARD)		
MATERIAL:	L BANAL	10.5 81	SPFC. LON I ROL DRAWIN			•	•	
DECIMALS XX 83	APPR N WILLIAM	10681	TITLE					
TOLERANCE UNLESS SPECIFIED	CHECKED BAGGO 10-5 BI							
BRMENSIONS IN INCHES AND APPLY AFTER PLATING REMOVE BURBS & SHARP EDGES	JA1 S LYNCH	B-21-51	l		GIC			





w	IRE	TABLE

Page

8-8

WIRE NO.	FROM	TO	COLOR	SIGNAL
	P1 - 1	P6 - 10	1	KROW B
2	1 -2	1 -22		KROW I
3	- 5	-24	I	NROW 7
4	-4	- 15		KROW 2
5	- 5	-12		KROW 6
6	-6	-23		KROW 5
7	-7	-11		KROW 4
9	- 8	-1		GND
9	- 9	-14	TBD	GND
10	-10	- 2		KROW 5
"	- //	-17	1	KMUX @
12	-12	- 4		KIAUX I
13	-13	-16		KMUX 2
14	-14	- 3		KMUX 3
15	-15	-13		+5 V
16	- 16	-25	1	+5V
17	-17	- 9		SPKR +
16	P1 - 18	- 5	/	SPKR -
19	PIG TAIL	P6-/6	BLK	SHIELD


TABLE I

DASH NO	RETRACTED LENGTH	MINIMUM FULLY EXTENDED LENGTH
-001	8.0 -0.0	32.0
- 002	12.0 27.5	40.0
-003	20.0 : 6.0	90.0

NOTES: UNLESS OTHERWISE SPECIFIED

- CABLE SHALL CONTAIN IS CONDUCTORS OF $^{\#}2G$ AWG INSULATED WIRE CONSISTING OF 10 STRANDS OF $^{\#}3G$ GA TINNED COPPER STRANDING.
- EACH CONDUCTOR TO BE INDIVIDUALLY COLOR CODED.
- CABLE TO BE COILED IN A COUNTER CLOCKWISE ROTATION AND HAVE A 1.200 ASSOLUTE MAX. COIL DIA.
- FOR WIRING CONNECTIONS SEE WIRING TABLE.
- <u>\$</u> IDENTIFY WITH PART NO. "90000G-XXX," IN AREA SHOWN.
- .035 THK, 80°C, PVC OUTER JACKET TO BE APPLIED OVER THE CAMED CONDUCTORS TO AN O.D. OF MAX 30, MIN 25. COOR TO MATCH 20040 2048 BROWN PER FED. STD. 595. SURFACE TO BE MATTE FINISH.
- CABLE TO BE SHIELDED (MIN. 90%) WITH DRAIN CONNECTED TO A PIN OF THE D SUBMINITURE & TERMINATED AS SHOWN ON THE OTHER END.

DIMENSIONS IN INCHES AND APPLY AFTER PLATING	Canaly Safer	5/4/80			GIC		-
REMOVE BURRS & SHARP EDGES TOLERANCE UNLESS SPECIFIED	CHECKED L. BAGGS 8/6/80		General Terminal Corporation				
DECIMALS XX = .03	APPR CAMPANELLA	8/7/80	TITLE				
ANGLES ± 0'30'	APPR.		1	SPECIFICATION CONTROL DRAWIN			VING,
SEE NOTE 6	MODEL NO. SW-10		1	KEYBOARD INNERCONNECT CABLE			LE
FIPUSH:	NEXT ASSY						
	This document contains pro- mates of GTC and such set and be disclosed to others, red	protory miss isomotion may produced, cop-	D	DRAWING NO.	900006		A
DO NOT SCALE DRAWING	GTC.		SCALE	1/1	SMT /	or .	7



SW10	Maintenance	Manual		SECTION 8
			This page intentionally left blank	
			•	
			Page 8-10	

Z8[™] Family of Microcomputers Z8611 · Z8612 · Z8613



Product Specification

December 1980

Z8611 Single-Chip Microcomputer with 4K ROM Z8612 Development Device with Memory Interface Z8613 Prototyping Device with EPROM Interface



Z8[™]Family of Microcomputers Z8611 · Z8612 · Z8613



Product Specification

December 1980

Z8611 Single-Chip Microcomputer with 4K ROM Z8612 Development Device with Memory Interface Z8613 Prototyping Device with EPROM Interface

Features

- Complete microcomputer, 4K bytes of ROM, 128 bytes of RAM, 32 I/O lines, and up to 60K bytes addressable external space each for program and data memory.
- 144-byte register file, including 124 general-purpose registers, four I/O port registers, and 16 status and control registers.
- Average instruction execution time of 2.2 μs, maximum of 4.25 μs.
- Vectored, priority interrupts for I/O, counter/timers, and UART.

- Full-duplex UART and two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler.
- Register Pointer so that short, fast instructions can access any of nine working-register groups in 1.5 μs.
- On-chip oscillator which accepts crystal or external clock drive.
- Low-power standby option which retains contents of general-purpose registers.
- Single +5 V power supply—all pins TTL compatible.

General Description

The Z8611 microcomputer introduces a new level of sophistication to single-chip architecture. Compared to earlier single-chip microcomputers, the Z8611 offers faster execution; more efficient use of memory; more sophisticated interrupt, input/output and bit-manipulation capabilities; and easier system expansion.

Under program control, the Z8611 can be tailored to the needs of its user. It can be con-

figured as a stand-alone microcomputer with 4K bytes of internal ROM, a traditional microprocessor that manages up to 120K bytes of external memory, or a parallel-processing element in a system with other processors and peripheral controllers linked by the Z-BUS. In all configurations, a large number of pins remain available for I/O.




Figure 1. Z8611 MCU Pin Functions




Figure 2. Z8611 MCU Pin Assignments

Architecture

Z8611 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8611 fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z8611 can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer to a

microprocessor that can address 120K bytes of external memory (Figure 3).

Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 144-byte random-access register file is composed of 124 general-purpose registers, four I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.




Figure 3. Functional Block Diagram

Pin Description

AS. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of AS. Under program control, AS can be placed in the high-impedance state along with Ports 0 and 1, Data Strobe and Read/Write.

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

P0₀-P0₇. P1₀-P1₇. P2₀-P2₇. P3₀-P3₇. I/O Port Lines (input/outputs, TTL-compatible). These 32 lines are divided into four 8-bit I/O ports

that can be configured under program control for I/O or external memory interface.

RESET. Reset (input, active Low). RESET initializes the Z8611. When RESET is deactivated, program execution begins from internal program location $000C_{\rm H}$.

 $\mathbf{R}/\overline{\mathbf{W}}$. Read/Write (output). $\mathbf{R}/\overline{\mathbf{W}}$ is Low when the Z8611 is writing to external program or data memory.

XTAL1. XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a seriesresonant crystal (8 MHz maximum) or an external single-phase clock (8 MHz maximum) to the on-chip clock oscillator and buffer.

Address Spaces

Program Memory. The 16-bit program counter addresses 64K bytes of program memory space. Program memory can be located in two areas: one internal and the other external (Figure 4). The first 4096 bytes consist of on-chip mask-programmed ROM. At addresses 4096 and greater, the Z8611 executes external program memory fetches.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts.

Data Memory. The Z8611 can address 60K bytes of external data memory beginning at

locations 4096 (Figure 5). External data memory may be included with or separated from the external program memory space. $\overline{\rm DM}$, an optional I/O function that can be programmed to appear on pin P34, is used to distinguish between data and program memory space.

Register File. The 144-byte register file includes four I/O port registers (R0-R3), 124 general-purpose registers (R4-R127) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 6.

Z8611 instructions can access registers




Figure 4. Program Memory Map




Figure 5. Data Memory Map




Figure 6. The Register File




Figure 7. The Register Pointer

Address Spaces (Continued)

directly or indirectly with an 8-bit address field. The Z8611 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (Figure 7). The Register Pointer addresses the starting location of the active working-register group.

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between locations 4096 and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).

Serial Input/ Output


Port 3 lines P3₀ and P3₇ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 62.5K bits/second.

The Z8611 automatically adds a start bit and two stop bits to transmitted data (Figure 8). Odd parity is also available as an option. Eight data bits are always transmitted, regardless of


parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ₄) is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.


Transmitted Data (No Parity)



(With Parity)



Received Data (No Parity)



Received Data (With Parity)




Figure 8. Serial Data Formats

Counter/

The Z8611 contains two 8-bit programmable counter/timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescaler can be driven by internal or external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request—IRQ4 (T0) or IRQ5 (T1)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-

pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T_1 is user-definable and can be the internal microprocessor clock (4 MHz maximum) divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock (1 MHz maximum), a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T_0 output to the input of T_1 . Port 3 line P_{36} also serves as a timer output (T_{OUT}) through which T_0 , T_1 or the internal clock can be output.

I/O Ports

The Z8611 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to

provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 1 can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake control. In this configuration, Port 3 lines P33 and P34 are used as the handshake controls RDY1 and \overline{DAV}_1 (Ready and Data Available).

Memory locations greater than 4096 are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0, \overline{AS} , \overline{DS} and R/\overline{W} ,

allowing the Z8611 to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning P3₃ as a Bus Acknowledge input, and P3₄ as a Bus Request output.




Figure 9a. Port 1

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines P32 and P35 are used as the handshake controls DAV0 and RDY0. Handshake signal assignment is dictated by the I/O direction of the upper nibble P04-P07.

For external memory references, Port 0 can provide address bits A_8 – A_{11} (lower nibble) or A_8 – A_{15} (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as

I/O while the lower nibble is used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the high-impedance state along with Port 1 and the control signals \overline{AS} , \overline{DS} and R/\overline{W} .




Figure 9b. Port 0

Port 2 bits can be programmed independently as input or output. This port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $P3_1$ and $P3_6$ are used as the handshake controls lines \overline{DAV}_2 and RDY_2 . The handshake signal assignment for Port 3 lines $P3_1$ and $P3_6$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.




Figure 9c. Port 2

Port 3 lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input (P30-P33) and four output (P34-P37). For serial I/O, lines P30 and P37 are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Ports 0, 1 and 2 (\overline{DAV} and RDY); four external interrupt request signals (IRQ₀-IRQ₃); timer input and output signals ($\overline{T_{IN}}$ and $\overline{T_{OUT}}$) and Data Memory Select (\overline{DM}).




Figure 9d. Port 3

2037-008

Interrupts

The Z8611 allows six different interrupts from eight sources: the four Port 3 lines P30-P33, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z8611 interrupts are vectored. When an interrupt request is granted, an interrupt machine cycle is entered. This disables all

subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

Clock

The on-chip oscillator has a high-gain, series-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitors ($C_1 = 15 \text{ pF}$) from each pin to

ground. The specifications for the crystal are as follows:

- AT cut, series resonant
- Fundamental type, 8 MHz maximum
- Series resistance, $R_s \le 100 \Omega$

Power Down Standby Option

The low-power standby mode allows power to be removed without losing the contents of the 124 general-purpose registers. This mode is available to the user as a bonding option whereby pin 2 (normally XTAL2) is replaced by the V_{MM} (standby) power supply input. This necessitates the use of an external clock generator (input = XTAL1) rather than a crystal source.

The removal of power, whether intended or due to power failure, must be preceded by a software routine that stores the appropriate status into the register file Figure 10 shows the recommended circuit for a battery back-up supply system.




Figure 10. Recommended Driver Circuit for Power Down Operation

Z8612 Development Device

This 64-pin development version of the 40-pin mask-programmed Z8611 (Figure 11) allows the user to prototype the system in hardware with an actual device and to develop the code that is eventually mask-programmed into the on-chip ROM of the Z8611.

The Z8612 is identical to the Z8611 with the following exceptions:

- The internal ROM has been removed.
- The ROM address lines and data lines are buffered and brought out to external pins.
- Control lines for the new memory have been added.

Pin Description. The functions of the Z8612 I/O lines, \overline{AS} , \overline{DS} , R/\overline{W} , XTAL1, XTAL2 and \overline{RESET} are identical to those of their Z8611 counterparts. The functions of the remaining 24 pins are as follows:

A₀- \bar{A}_{11} . Program Memory Address (outputs). \bar{A}_{0} - \bar{A}_{11} access the first 4K bytes of program memory.




Figure 11. Z8612 Pin Assignments





JUNE 1981

DP8350 Series CRT Controllers

General Description

The DP8350 Series of CRT Controllers are single-chip bipolar (I²L technology) circuits in a 40-pin package. They are designed to be dedicated CRT display refresh circuits. Three standard products are available, designated DP8350, DP8352, DP8353. Custom devices, however, are available in a broad range of mask programmable options.

The CRT Controller (CRTC) provides an internal dot rate crystal controlled oscillator for ease of system design. For systems where a dot rate clock is already provided, an external clock may be inputted to the CRTC. In either case system synchronization is made possible with the use of the buffered Dot Rate Clock Output.

The DP8350 Series has 11 character generation related timing outputs. These outputs are compatible for systems with or without line buffers, using character ROMs, or DM86564-type latch/ROM/shift register circuits.

12 bits (4k) of bidirectional TRI-STATE® character memory addresses are provided by the CRTC for direct interface to character memory.

Three on-chip registers provide for external loading of the row starting address, cursor address, and top-of-page address.

A complete set of video outputs is available including cursor enable, vertical blanking, horizontal sync, and vertical sync.

The DP8350 Series CRTC provides for a wide range of programmablility using internal mask programmable ROMs:


TRI-STATE is a registered trademark of National Semiconductor Corp.

- Character Field (both number of dots/character and number of scan lines/character)
- Characters per Row
- · Character Rows per Video Frame
- · Format of Video Outputs

The CRTC also provides system sync and program inputs including Refresh Control, Reset, and Address Mode.


Features

- Internal crystal controlled dot rate oscillator
- External dot rate clock input
- Buffered dot rate clock output
- Timing pulses for character generation
- Character memory address outputs (12 bits)
- Internal cursor address register
- Internal row starting address register
- Internal top-of-page address register (for scrolling)
- Programmable horizontal and vertical sync outputs
- Programmable cursor enable output
- Programmable vertical blanking output
- 2 programmable refresh rates, pin selectable
- Programmable characters/row (128 max.)
- Progammable character field size (up to 16 dots x 16 scan line field size)
- Programmable scan lines/frame (512 max.)
- Programmable character rows/frame
- Single +5V power supply
- Inputs and outputs TTL compatible
- Direct interface with DM86S64 character generator
- Ease of system design/application



© 1981 National Semiconductor Corp. B-F-2206

DA-B25M61/Printed in U.S.A



The Video Display

Discussion of the CRT Controller necessitates an understanding of the video display as presented by a raster scan monitor. The resolution of the data displayed on the monitor screen is a function of the dot size. As shown in Figure 1, the dot size is determined by the frequency of the system dot clock. The visible size of the dot can be modified to less than 100% by external gating of the serial video data. The CRT Controller organizes the dots

into cell groupings that define video rows. These cells are accessed by a specific horizontal address output (4096 maximum) and are resolved by a row scan-line-counter output (16 maximum) as shown in Figure 2. The relation of the video portion of a frame to the horizontal blanking and vertical blanking intervals is shown in Figure 3 in a two-dimensional format.




Figure 1. Dot Definition




Figure 2. Character Cell Definition (Example Shown is a 7×10 Character Cell)




Figure 3. Frame Format Definition

Character Generation/Timing Outputs

The CRT controller provides 11 interface timing outputs for line buffers, character generator ROMs, DM86S64-type latch/ROM/shift register combination character generators, and system status timing. All outputs are buffered to provide TTL compatible direct interface to popular system circuits such as:

- DM86S64 Series Character Generators
- MM52116 Series Character ROMs
- DM74166 Dot Shift Register
- MM5034, MM5035 Octal 80-Bit Shift Registers (Line Buffers)

Dot Rate Clock: This output is provided for use in system synchronization and interface to the dot shift register used in character generation. This output is non-inverting with respect to an external clock applied to the X1 oscillator input (see Figure 6). The dot rate clock output exhibits a 50% duty cycle. All CRTC output logic transitions are synchronous with the rising edge of the Dot Rate Clock output.

Latch Character Generator Address (Character Rate Clock): This output provides an active clock pulse at character rate frequency which is active at all times. The rising edge of this pulse is synchronous with the beginning of each character cell. This output is intended for direct interface to character/video generation data latch registers.

Line Rate Clock: This output provides an active clock pulse at scan-line rate frequency (horizontal frequency), which is active at all times. The falling edge of this pulse is synchronous with the beginning of horizontal blanking. This output is intended for direct interface to character generation scan line counters.

Load Video Shift Register: This output provides a character rate signal intended for direct interface to the video dot shift register used in character generation. Active low pulses are outputted only during video time. As a result of the inactive time, horizontal and vertical video blanking can be derived from this output signal.

Clear Line Counter: This output signal is active only during the first scan line of all rows. It exhibits an active low pulse identical and synchronous to the Line Rate Clock and is provided for direct interface to character generation scan line counters.

Line Counter Outputs (LC₀ to LC₂): These outputs clock at line rate frequency, synchronous with the falling edge of the line rate clock, and provide a consecutive binary count for each scan line within a row. These outputs are provided for system designs that require decoded information indicating the present scan line position within a row. These outputs are always active, however, the next to the last row during vertical blanking will exhibit an invalid line count as a function of internal frame synchrolization.

Line Buffer Clock: This output directly interfaces to data shift registers when they are incorporated as line buffers in a system design (see Figure 16). This signal is active at character rate frequency and is intended for shift registers that shift on a falling edge clock. This output is inactive during all horizontal blanking intervals yielding the number of active clocks per scan line equal to the number

of video characters per row. For custom requirements, the duty cycle of this output is mask programmable.

Line Buffer Recirculate Enable: This output is provided to control the input loading mode of the data shift register (line buffer) when used in a system design. The format of this output is intended for shift registers that load external data into the input with the mode control in the low state, and load output data into the input (recirculate) with the mode control in the high state. This output will transition to the low state, synchronous with the line rate clock falling edge, for one complete scan line of each row. The position of this scan line will either be the first scan line of the addressed row, or the last scan line of the address mode input (pin 11), tabulated in Table 3.

Memory Address Outputs/Inputs and Registers

Address Outputs (A₀-A₁₁): These 12 address bits (4k) are bi-directional TRI-STATE® outputs that directly interface to the system RAM memory address bus.

In the output mode (enabled), these outputs will exhibit a specific 12-bit address for each video character cell to be displayed on the CRT screen. This 12-bit address increments sequentially at character rate frequency and is valid at the address bus 2 character times prior to the addressed character appearing as video on the CRT screen. This pipelining by 2 characters is provided to allow sufficient time for first, accessing the RAM memory, and second, accessing the character generation memory with the RAM memory data. Since a character cell is comprised of several scan lines of the CRT beam, the sequential address output string for a given video row is identically repeated for each scan line within the row. The starting address for each video scan line is stored within an internal 12-bit register called the Row Start Register. At the beginning of each video scan line, the internal address counter logic is preset with the contents of the Row Start Register (see Figure 4). To accomplish row by row sequential addressing, internal logic updates the Row Start Register at the beginning of the first scan line of a video row with the last address + 1 of the last scan line of the previous video row. Since the number of address locations on the video screen display is typically much less than the 4k dimension of the 12-bit address bus, an internal 12-bit register called the Top Of Page Register, contains the starting address of the first video row. Internal logic loads the contents of this top of page register into the Row Start Register at the beginning of the first scan line of the first video row. The Top Of Page Register is loaded with address zero whenever the Reset input is pulsed to the logic "0" state.

In the input mode (disabled), external addresses can be loaded into the internal 12-bit registers by external control of the register select A, register select B, and register load inputs (see Table 1). As a result of specific external loading of the contents of the Row Start Register, Top Of Page Register, and the Cursor Register, row by row page scrolling, non-sequential row control, and cursor location control, can easily be accomplished.

During the non-video intervals, the address output operation is modified. During all horizontal blanking intervals, the incrementing of the address counter is inhibited and the address count is held constant at the last video address + 1. For example, if a video row has an 80 character cell format and addressing for the video portion of a given scan line starts at address 1, the address counter will increment up through address 81. Address 81 is held constant during the horizontal blanking interval until 3 character times before the next video scan line. At this point, the address counter is internally loaded with the contents of the Row Start Register which may contain address 1 or 81 as a function of internal control, or a new address that was loaded from the external bus. During vertical blanking, however, this loading of the internal address counter with the contents of the Row Start Register is inhibited providing scan line by scan line sequential address incrementing. This allows minimum access time to the CRTC when the address counter outputs are being used for dynamic RAM refresh.

RAM Address Enable Input: At all times the status of the bi-directional address outputs is controlled externally by the logic level of the enable input. A 'low' logic level at this input places the address outputs in the TRI-STATE® (disabled) input mode. A 'high' logic level at this input places the address outputs in the active (enabled) output mode.

Register Load/Select Inputs: When the Register Load input is pulsed to the logic 'low' state, the Top Of Page, Row Start, or Cursor Register will be loaded with a 12-bit address which originates from either the internal address counter or the external address bus (refer to discussion on register loading constraints). The destination register is selected prior to the load pulse by setting the register select inputs to the appropriate state as defined in Table 1.

Table 1. Register Load Truth Table

Register Select A (Pin 39)	Register Select B (Pin 1)	Register Load Input (Pin 38)	Register Loading Destination
0	0	0	No Select
0	1	0	Top-of-Page
1	0	0	Row-Start*
1	1	0	Cursor
Х	Х	1	No Load


*During the vertical blanking interval, a load to this register is internally routed to the Top-Of-Page register.

Internal Registers and Loading Constraints: There are 3 internal 12-bit registers that facilitate video screen management with respect to row-by-row page scrolling, non-sequential row control and cursor location. These registers can be loaded with addresses from the external address bus while the address outputs are disabled (RAM address enable inut in the low state), by controlling the register select and load inputs within the constraints of each register.

The Row-Start Register (RSR) holds the starting address for each scan line of the video portion of a frame. The video addressing format is completely determined by the contents of this register. With no external loading, the RSR is automatically loaded by internal control such that row-by-row sequential addressing is achieved. Referring to Figure 4, the RSR is loaded automatically once for each video row during the first addressed scan line. The source of the loaded address is internally controlled such that the RSR load for the first video row comes from the Top-Of-Page Register. The RSR load for all subsequent video rows comes from the address counter which holds the last displayed address + 1. If non-sequential row formatting is desired, the RSR can be loaded externally with a 12-bit address. However, this external load must be made prior to the internal automatic load. Generally speaking, the external load to the RSR should be made during the video domain of the last addressed scan line of the previous row. Figure 4 indicates the internal automatic loading intervals which must be avoided, if the load must be made during the horizontal blanking interval. Once an external address has been loaded to the RSR, the next occurring internal automatic RSR load will be inhibited by internal detection logic. If an external load is made to the RSR during the vertical blanking interval, the 12-bit address is loaded into the Top-Of-Page Register instead of the RSR as a result of internal control. This internal function is performed due to the fact that the address loaded into the RSR for the first video row can only come from the Top-Of-Page Register.

The Top-Of-Page register (TOPR) holds the address of the first character of the first video row. As a function of internal control the contents of this register are loaded into the RSR at the beginning of the first addressed scan line of the first video row (see Figure 4). This loading operation is strictly a function of internal control and cannot be overridden by an external load to the RSR. For this reason, any external load to the RSR during the vertical blanking interval is interpreted internally as a TOPR load. When the Reset input is pulsed to the logic "0" state, the TOPR register is loaded with address zero by internal control. This yields a video page display with the first row of sequential addressing beginning at zero. Page scrolling can be accomplished by externally loading a new address into the TOPR. This loading operation can be performed at any time during the frame prior to the interval where the TOPR is loaded automatically into the RSR (see Figure 4). Once the TOPR has been loaded, it does not have to be accessed again until the contents are to be modified.

The Cursor Register (CR) holds the present address of the cursor location. A true comparison of the address counter outputs and the contents of the CR results in a Cursor Enable output signal delayed by two character times. When the Reset input is pulsed to the logic "0" state, the contents of the CR are set to address zero by internal control. Modifying the contents of the CR is accomplished by external loading at any time during this frame. Typically, loading is performed only during intervals when the address outputs are not actively controlling the video display. Once the CR has been loaded, it does not have to be accessed again until the contents are to be modified.



Note 1: Dimensions are in character time intervals.

Note 2: "A" denotes the interval that the address counter is preset with the contents of the Row Start Register.

Note 3: "RSR" denotes the interval that the Row Start Register is internally loaded with either the contents of the Top-Of-Page Register (1st video row) or the last video address + 1 from the address counter.

Figure 4. Automatic Internal Loading Intervals

Video-Related Outputs

Horizontal Sync: This output provides the necessary scan line rate sync signal for direct interface to either three-terminal or composite sync monitors. The pulse width, position, and logic polarity are mask programmable, in character time increments, for custom requirements. This output may also be mask programmed to have RS-170 compatible serration pulses during the vertical sync interval (refer to DP8352 format and Figure 15).

Vertical Sync: This output provides the necessary frame rate sync signal for direct interface to either three-terminal or composite sync monitors. The pulse width, position, and logic polarity are mask programmable, in scan line increments, for custom requirements.

Cursor Enable: This output provides a signal that is intended to be combined with the video signal to display a cursor attribute which serves as a visual pointer for video RAM location. Internally, the 12-bit address count is continuously being compared with the 12-bit address stored in the Cursor Register. When a true compare is detected, an active high level signal will be present at the Cursor Enable output, delayed by 2 character times after the corresponding address bus output. The signal

is delayed by 2 character times so that it will be coincident with the video information resulting from the corresponding address. Mask programmability allows the cursor enable output signal to be formatted such that a signal will be outputted for all addressed scan lines of a video character cell or any single scan line of that cell. The cursor enable output signal is inhibited during the horizontal and vertical blanking intervals so that video blanking is maintained. When the addressing is advanced by setting the address mode input (pin 11) in the logic "0" state, the cursor enable signal will also be shifted with respect to the scan line count. Specifically, for a character cell with the cursor output active on all addressed scan lines of the cell, the first scan line of the cursor signal will occur at the last scan line count of the previous video row, and the last scan line count of the addressed character cell will have no cursor output signal. This mode of operation gives rise to a unique situation for the first video row where the first addressed scan line of a character cell has no cursor output signal since its advanced scan line position is inhibited by the vertical blanking interval.

CRT System Control Functions

Refresh Control Input: This input provides a logic level selectable CRT system refresh rate. Typically, this input will select either a 60 Hz or 50 Hz refresh rate to provide geographical marketing flexibility. However, mask programmability provides the capability of a wide range of frequencies for custom requirements. For definition of the input logic truth table and the refresh rate format, refer to Table 2 and the standard device type format tables.

Table 2. Refresh Rate Select Truth Table

Refresh Control	Frame Refresh Rate					
(Pin 3) Logic Level	Symbol	DP8350	DP8352	DP8353		
1	f1	60 Hz	60 Hz	60 Hz		
0	f0	50 Hz	50 Hz	50 Hz		

Vertical Blanking Output: This output provides a signal that transitions at the end of the last video scan line of the last video row and indicates the beginning of the vertical blanking interval. This signal transitions back to the inactive state during the row of scan lines just prior to the first video row. The transition position within this last row of vertical blanking, as well as the active logic polarity, is a function of the particular device format (item 21 of the format tables) or is mask programmable for custom requirements.

Address Mode: When a system utilizes a line buffer shift register, the first scan line of addressing for a row is used to load the shift register. As a result of this loading operation, addressing for a particular row will not begin accessing the video RAM until the second scan line of addressing for the row. It also follows that the first scan line of a row can only exhibit addressed data for the previous video row that is in the shift register. This offset in addressing becomes a problem for character generation designs that output video on the first scan line of a row (with respect to the line counter outputs). The result is invalid data being displayed for the first scan line. One solution would be to utilize a character generation design that began outputting video on the second scan line of a row. However, since most single chip character generators begin video on the first scan line, the DP8350 series CRT controller provides a pin selectable advanced addressing mode which will compensate for addressing shifts resulting from shift register loading. Referring to Table 3, a high logic level at this input will cause addressing to be coincident with the scan line counter positions of a row, and a low logic level at this input will cause addressing to start on the last scan line counter position of the previous row. This shifted alignment of the addressing, with respect to the designated scan lines of a row, is diagrammed in Figure 5. Characteristically, it follows that, when addressing is advanced by one scan line, the Line Buffer Recirculate Enable output and the Cursor Enable output are also advanced by one scan line. This advanced position of the Cursor Enable output may deserve special consideration depending upon the system design.

Table 3. Address Mode Truth Table

Address Mode Input (Pin 11) (Logic Level)	New Row Addressing At Address Outputs and Line Buffer Recirculate Enable Logic Low Level (Scan Line Position)
0	Last scan line of previous row
1	First scan line of row

Full/Half Row Control: This control input is provided for applications that require the option of half-page addressing. As an example, if the normal video page format is 80 characters/row by 24 rows, setting this input to the logic "0" state will cause the video format to become evenly spaced at 80 characters/row by 12 rows. Specifically, when this input is in the logic "0" state, row addressing is repeated for every other row. This yields successive groups of two rows of identical addressing. The second row of addressing, however, has the Load Video Shift Register output and the Cursor Enable output internally inhibited to provide the necessary video blanking. Setting this input to the logic "1" state yields normal frame addressing.

External Character/Line Rate Clock: This input is intended to aid testing of the CRTC and is not meant to be used as an active input in a CRT system. When this input is left open, it is guaranteed not to interfere with normal operation.

Reset Input: This input is provided for power-up synchronization. When brought to the logic "0" state, device operation is halted. Internal logic is set at the beginning of vertical blanking, and the Top-Of-Page Register and the Cursor Register are loaded with address zero. When this input returns to the logic "1" state, device operation resumes at the vertical blanking interval followed by video addressing which begins at zero. This input has hysteresis and may be connected through a resistor to V_{CC} and through a capacitor to ground to accomplish a power-up Reset. The logic "0" state should be maintained for a minimum of 250 ns.




Figure 5. Address Mode Functionality

Crystal Inputs X1 and X2: The "Pierce"-type oscillator is controlled by an external crystal providing parallel resonant operation. Connection of external bias components is made to pin 22 (X1) and pin 21 (X2) as shown in Figure 6. It is important that the crystal be mounted in close proximity to the X1 and X2 pins to ensure that printed circuit trace lengths are kept to an absolute minimum. Typical specifications for the crystal are shown in Table 4 for each of the standard products, DP8350, DP8352, and DP8353. When customer mask options require higher frequencies, it may be necessary to change the crystal specifications and biasing components. If the CRTC is to be clocked by an external system dot clock, pin 22 (X1) should be driven directly by Schottky family logic while pin 21 (X2) is left open. The typical threshold for pin 22 (X1) is $V_{\rm CC}/2$.

Table 4. Typical Crystal Specifications

Parameter	Specification				
Parameter	DP8350	DP8352	DP8353		
Туре		At-Cut			
Frequency	10.92 MHz	7.02 MHz	17.6256 MHz		
Tolerance	0.005% at 25°C				
Stability	0.01% from 0°C to +70°C				
Resonance	Fund	lamental, Pa	rallel		
Maximum Series Resistance		50♀			
Load Capacitance	20 pF				




Figure 6. Dot Clock Oscillator Configuration with Typical External Blas Circuitry Shown

Custom Order Mask Programmability: The DP8350 Series CRT controller is available in three standard options designated DP8350, DP8352, and DP8353. The functional format of these devices was selected to meet the typical needs of CRT terminal designs. In order to accommodate specific customer formats, the DP8350 series CRT controller is mask programmable with a diverse range of options available. The items listed in the program table worksheet indicate the available options, while Table 5 tabulates the programming constraints.

Table 5. Mask Programming Limitations

Desig- nation	Parameter	Min. Value	Max. Value	
f _{DOT}	Dot Rate Frequency	DC	30 MHz	
f _{CHAR}	Character Rate Frequ	ency	DC	2.5 MHz
	Line Buffer Clock Log Width (Item 20 x Ite	200 ns		
Item 3	Dots per Character F Width	4	16	
Item 4	Scan Lines per Chara Field	2	16	
Item 12	Scan Lines per Frame	3		512
Item 14	Character Times		5	122
	per Row Bla	anking	6	123
Item 11	Scan Lines per Vertic Blanking	(Item 4) +2)	

If the cursor enable output, Item 22, is active on only one line of a character row, then Item 21 value must be either "1" or "0" or equivalent to the line selected for the cursor enable output.

DP8350 Series Custom Order Format Table

This table is provided as a worksheet to aid in determining the programmed configuration for custom mask options. Refer to Table 5 for a list of programming limitations.

Item No.		Parameter	\	/alue	
1	Character Font Size	Dots per Character (Width)		7	
2	(Reference Only)	10			
3			7		
4	Character Field Block Size	1	0		
5	Number of Video Characters pe	er Row	8	0	
6	Number of Video Character Ro	ws per Frame	2	:5	
7	Number of Video Scan Lines (It	tem 4×Item 6)	25	0	
8	Frame Refresh Rate (Hz) (two pi	n selectable frequencies allowed) (Item 13 ÷ Item 12)	f1= 60	f0=50	
9	Delay after Vertical Blank start	to start of Vertical Sync (Number of Scan Lines)	4	30	
10	Vertical Sync Width (Number of	Scan Lines)	10	10	
11	Interval between Vertical Blank (Number of Scan Lines of Video	20	74		
12	Total Scan Lines per Frame (Ite	m 7 + Item 11)	270	324	
13	Horizontal Scan Frequency (Line	16.2			
14	Number of Character Times per	108			
15	Character Clock Rate (MHz) (Ite	1.7496			
16	Character Time (ns) (1 ÷ Item 15)	571	.6	
17	Delay after Horizontal Blank sta	urt to Horizontal Sync start (Character Times)	0		
18	Horizontal Sync Width (Characte	er Times)	4	8	
19	Dot Frequency (MHz) (Item 3 × It	tem 15)	12.24	72	
20	Dot Time (ns) (1 ÷ Item 19)		81.6	5	
21	Vertical Blanking Output Stop b (Range = Item 4 - 1 line to 0 line	efore start of Video (Number of Scan Lines)	0		
22	Cursor Enable on all Scan Lines	s of a Row? (Yes or No) If not, which Line?	YES		
23		have Serrations during Vertical Sync? (Yes or No)	NO		
24	Width of Line Buffer Clock logic "0" state within a Character Time (Number of Dot Time increments) (Typically ½ Item 3 rounded up)			3	
25	Serration Pulse Width, if used (0	Character Times) (See Figure 13)	-		
26	Horizontal Sync Pulse Active st	ate logic level (1 or 0)	1		
27	Vertical Sync Pulse Active state	logic level (1 or 0)	1		
28	Vertical Blanking Pulse Active s	state logic level (1 or 0)	0		

Video Monitor: Manufacturer and Model No. (For Engineering Reference)





March 1980

MM5034, MM5035 Octal 80-Bit Static Shift Register

General Description

The MM5034 octal 80-bit shift register is a monolithic MOS integrated circuit utilizing N-channel low threshold enhancement mode and ion-implanted depletion mode devices

The MM5034 is designed for use in computer display peripherals. All inputs and outputs are TTL compatible. The clocks and recirculate logic are internal to reduce system component count, and TRI-STATE® output buffers provide bus interface. Because of its N-channel characteristics, single 5V power supply operation is required.

Simple interface to the NSC CRT DP8350 controller and character generator to incorporate an entire CRT terminal is feasible with the MM5034.

The MM5034 is available in a 22-lead dual-in-line package.

The MM5035 is a 20-pin version of the MM5034 with the TRI-STATE output select feature omitted, for a simple data in/data out operation.


Features


- Single 5V power supply
- Internal clocks
- High speed and static operation
- TRI-STATE output buffer
- Recirculate and output select independent
- TTL compatible

Applications

- CRT displays
- Computer peripherals

Connection Diagrams





©1980 National Semiconductor Corp.

IM-SFR25M30/Printed in U.S.A

MM5034, MM5035 Recirculate and TRI-STATE Operation

Recirculate is used to maintain data in the shift register after it has been loaded. While the shift register is being loaded, Recirculate must be at a logical "0". When the loading is completed, Recirculate should be brought to a logical "1". This disables the data input and feeds the

output of the last shift cell back to the input of the first shift cell for each of the 8 registers.

For the output to be in the TRI-STATE mode Output-Select should be at the logical '1' level.

Typical Application




FIGURE 2. CRT System Diagram Using the MM5034, MM5035 as a Line Buffer with DMA



NC7033 **MNOS EAROM** 21 x 16 (336 BIT)

GENERAL DESCRIPTION


The NC7033 is a low-cost 21 word by 16-bit electrically alterable nonvolatile memory designed especially for use in those systems which require secure, yet alterable, data storage. Data integrity is maintained for a minimum of one year between rewrites and is immune to sudden power outages.

FEATURES

- 21 x 16 OrganizationLow-cost Packaging
- Serial Input/Output
- Fully Decoded Addressing
- Single-word Alterable
- Simple Interface Requirements
- Simple Refresh Capability
- Typical 10-year Unpowered Retention

APPLICATIONS

- Microprocessor Peripheral Memory
- Backup Memories
- Preset Frequency Tuning for TVs
- Numerical Machine Controls
- Process Controllers
- Remote or Portable Data Acquisition Systems
- Storage of Calibration or Test Constants
- Programmable Locks/Security Systems
- Non-Volatile Counters, Odometers
- Programmable Games
 Appliance Timer/Controllers
- Event Monitors
- Automatic Telephone Dialers
- Traffic Lights
- Utility Meters



Nitron, Inc., 10420 Bubb Road, Cupertino, CA 95014 (408) 255-7550 TWX: 910-338-0222

NC7033



ABSOLUTE MAXIMUM RATINGS

Operating Temperature	0°C to +70°C
Storage Temperature (Power Off) (NC7033L)	-55°C to +150°C
Storage Temperature (Power Off) (NC7033P)	-55°C to +125°C
Non-Powered Data Storage	-20°C to +100°C
Voltage, any Pin except V _P	V _{SS} +0.3V to V _{SS} -20V
Voltage at V _P , all others to V _{SS}	V _{SS} +0.3V to V _{SS} -38V

DC OPERATING CHARACTERISTICS

 T_A = 0°C to +70°C, V_{SS} = 10V ±1.0V, V_{DD} = 0V, V_P = -20V ±1.0V

SYMBOL	PARAMETER	PIN	UNITS	MIN	TYP	MAX	TEST CONDITIONS
Iss	V _{SS} Supply Current	V _{SS}	mA ,			20	All Modes
lp	V _P Supply Current	V _P	mA			8	All Modes
V _{OH}	Output High Voltage	vo	v	V _{SS} -0.8			I _{OH} = 0.4mA, V _P = V _P , V _{DD}
VOL	Output Low Voltage	VO	V			V _{DD} +0.8	l _{OL} = 0.25mA, V _P = V _P
▼ OL	Output Low Voltage	10			V _{DD} +3.5		Vp = VDD
lons	Output Short Circuit	vo	mA	6.0		12	V _{IH} = V _{DD}
lors	Drive Capability		""	-8.0		-20	VIL = VSS
	Pull-Ups to V _{SS}	C C C 4	μΑ	15			V _{IH} = V _{SS} - 0.8V
	ruii-ope to vss	C ₁ , C ₂ , C ₃ , φ	μ^			300	V _{IL} = V _{DD}
V _{IH}	Input High Voltage	VO, C1, C2, C3, ₫	V	V _{SS} -0.8		V _{SS} +0.3	
VIL	Input Low Voltage	¥0, 01, 02, ω3, φ		V _{DD}		V _{SS} -4.6	
	Pin Capacitance	VO, C1, C2, C3, \$	pF			10	Pin to V _{SS}
N	Data Retention			1.0 yr.	3.0 ут.		<10 ⁵ E/W cycles
NH	(Power Off or Standby Modes)	-	1	2.5 yr.	10 yr.		≤ 10 ² E/W cycles

AC OPERATING CHARACTERISTICS

 $T_A = 0^{\circ}C$ to +70°C, $V_{SS} = 10V \pm 1.0V$, $V_{DD} = 0V$, $V_P = -20V \pm 1.0V$

SYMBOL	PARAMETER	PIN	UNITS	MIN	TYP	MAX	CONDITIONS
FCL	Clock Frequency FCL = 1/TCL	φ	kHz			100	
t _{CLH}	Clock High Level Hold Time	φ	μ8	5		10 ⁽¹⁾	
t _{CLL}	Clock Low Level Hold Time	φ	μв	5			See Figure 1A
t _{CL}	Clock Fall Time and Rise Time	ø	μ8			1	
terase	Erase Time	_	ms	150	300	450	
twRITE	Write Time	-	ms	2.0	4.0	6.0	See Figure 1E
t _E /t _W	Erase to Write Time Ratio	-		50	75	100	
t _{READ}	Read Access Time (First Bit)	vo		1 clock cycle			
t ₁ ⁽²⁾	Data Out Delay	vo		50ns		5.0 μs	See Figure 1A
t ₂	Data in Setup	VO	με	2			See Figures 1A, 1B
t ₃	Instruction Setup Lead	6.6.6	μ8	2			See Figure 1B 1C 1D 1F
t ₄	Input Setup Lag	C ₁ , C ₂ , C ₃	ns	50			See Figures 1B, 1C, 1D, 1E
	V _P Slew Rate	V _P	V/µsec			1	Power On, Off
NR	Number of Read Cycles	-		109	10 ¹⁰		
NE	number of Erase Cycles	-		10 ⁵	10 ⁶		
N _W	Number of Write Cycles	-		10 ⁵	10 ⁶		

NOTES: 1. Independent of clock frequency t_{CLH} maximum is 10μsec.
2. t₁ applies only during data transition.
3. Output external loading capacitance will be 10pF.

FUNCTIONAL DESCRIPTION

The NC7033 336-bit Metal-Nitride-Oxide Semiconductor (MNOS) array is organized into 21 rows of 16 bits. Each bit of storage is actually a dual-transistor pair, differentially sensed, one of which is charged to represent a logic "1" or "0". Each entire 16-bit row, or word, is individually addressable and alterable by means of three control lines (C₁, C₂ and C₃) and a serial input/output port. In addition, the NC7033 utilizes advanced MNOS technology by eliminating the need for programming voltage (V_P) for all but ERASE and WRITE operations.

Each operation is initiated by the proper sequencing of control lines followed by the appropriate 5-bit binary address code presented to the 1/0 port. The corresponding operation is then completed by the external clock. When not in use the NC7033 should be left OFF or in either a SETUP or STANDBY condition for maximum data retention. Pull up resistors and protection diodes are on C_1 , C_2 , C_3 and clock inputs. 1/0 pull up is active only during SERIAL ADDRESS IN and SERIAL DATA IN. During SERIAL DATA OUT, 1/0 operates in a push-pull mode. All other modes 1/0 is high impedance. The following mode control functions are provided:

TABLE 1

C ₁ ⁽¹⁾	C ₂ ⁽¹⁾	C ₃ ⁽¹⁾	Instruction	V _P Pin ⁽²⁾
0	0	0	SETUP	V _P
0	0	1	ERASE	Vp
0	1	0	WRITE	Vp
0	1	1	SERIAL DATA OUT	V _P , V _{DD} ⁽³⁾
1	0	0	SERIAL ADDRESS IN	V _P , V _{DD} , Hi Z
1	0	1	SERIAL DATA IN	V _P , V _{DD} , Hi Z
1	1	0	READ	V _P , V _{DD}
1	1	1	STANDBY	V _P , V _{DD} , Hi Z

NOTES: 1. V_H = 1, V_L = 0.

 V_P can remain at its nominal voltage, or be switched to one of the conditions indicated.

3. Speed and output level will be degraded with V_{P} held at V_{DD} .

Read Mode

- The (3-bit parallel) SERIAL ADDRESS IN instruction code is presented on C₁, C₂ and C₃ while the 5-bit serial address is shifted in on the I/O bus by five clocks. The 5-bit serial address utilizes a binary decoding scheme to address all 21 words. The most significant bit enters the chip first.
- The READ instruction is presented for one clock time. This catches the word from the new address in the NVM array and parallel-loads it into a shift register. During READ the I/O port has an active tri-state output.
- 3. The SERIAL DATA OUT instruction is presented for 16 clock pulses, causing the data to be shifted out on the I/O bus. Data is handled on a first-in, first-out basis. If, after 16 bits of data has been read out the control lines are left in a SERIAL DATA OUT instruction code, the data will be circulated internally to allow further readout of the same data without access to the NVM array.

Erase/Write Mode

An ERASE must preceed a WRITE for any location for data to be valid. However, a location can be pre-erased and left in an erased state anytime prior to the next write.

 The address is changed, if necessary, in the same manner as in the read mode.

NC7033

- Data is serially loaded onto the chip by presenting the SERIAL DATA IN instruction for 16 clock pulses.
- The SETUP instruction is presented for one clock pulse.
- The ERASE instruction is presented for a nominal 300msec: this
 erases only the addressed word.
- 5. The SETUP instruction is presented again for one clock pulse.
- The WRITE instruction is presented for nominal 4 milliseconds. This transfers the data to the selected address in the NVM.

If a location is written without an intervening erase cycle and with different data the result will be a random readout because both transistors in the bit-pair will be in a high state.

Erase Mode

In addition to the ERASE/WRITE sequence described above for an individual word address, all or part of the NC7033 can be pre-erased and left ready to initiate a WRITE sequence. Such would be the case if the NC7033 were to be used as a backup memory and data transferred in the event of a power failure.

- 1. The address is changed in the same manner as in the readout.
- 2. SETUP instruction is presented for one clock pulse.
- 3. ERASE instruction is presented for a nominal 300msec.
- 4. SETUP instruction presented again for one clock pulse.
- Address is changed again as in #1 above and process repeated as often as desired.

It should be noted that because the ERASE mode brings both transistors in the bit-pair to a low state, it does not return the data to an all-logic "0" state but rather acts as a preconditioning to the array for the next WRITE pulse. If a READ is performed after a location has been erased but not rewritten the result will be a random pattern readout.

Standby

The STANDBY instruction puts the memory in a quiescent state where the output is high impedance and the clock is ignored.

Clock

The clock performs two functions; it enables mode changes and moves address and data information on the I/O line. A clock pulse is necessary only to enter or exit a mode and can be turned off during Erase, Write, Setup and Standby. Clock can stop during any of the remaining modes (SERIAL ADDRESS IN, SERIAL DATA IN, SERIAL DATA OUT) but data movement will be halted.

Setup

The SETUP instruction is necessary for the ERASE and WRITE modes. It isolates the particular addressed row and prevents adjoining rows or words from being inadvertently disturbed. The NC7033 can be left in SETUP without any loss of performance.

Retention

Data retention is a measurement of data validity between refresh (rewrite) cycles. The ability to after data yet retain it during power interruptions is unique to MNOS-LSI. Both features of afterability and retention are interrelated and require clarification. The time in which data remains valid is inversely related to the number of rewrite/refresh cycles (see Figure 2). Excessive overstress of the nitride layer by too many erase and write cycles diminishes its ability to retain a charge.

Typically, long retention is not required for most applications. Data is normally attered or rewritten long before there is any danger of loss.

3 of 8

NC7033




Figure 2. Retention Characteristics of MNOS.

INSTRUCTION SEQUENCES

With the exception of the ERASE mode, instructions may be presented in any random sequence without disturbance of data stored in the MNOS array. For the Erase mode the instruction sequence SETUP-ERASE must be followed.

Normal sequence of operation is as follows:


- Power On (and Off) should be made in the absence of SETUP, ERASE or WRITE instruction codes. The power supplies then can be turned on or off in any sequence without disturbance of the data. Note that when V_P is open circuit or at V_{DD} the data in the array is always protected indpendent of the instruction being clocked in.
- 2. Select SERIAL ADDRESS IN command.
- Chip is addressed for five clocks to enter five bits of address. The 5-bit binary address code (00000 to 10100) shifts the MSB into the chip first (see Figure 1B).
- Other functions on the selected address can be performed as shown in Figures 1C, 1D and 1E.


Witron

SERIAL ADDRESS IN DECODING

	MSB				LSB
WORD	85	B4	B 3	B 2	B 1
1	0	0	0	0	0
2	0	0	0	0	1
3	0	0	0	1	0
4	0	0	0	1	1
5	0	0	1	0	0
6	0	0	1	0	1
7	0	0	1	1	0
8	0	0	1	1	1
9	0	1	0	0	0
10	0	1	0	0	1
11	lo	1	0	1	0
12	0	1	0	1	1
13	0	1	1	0	0
14	0	1	1	0	1
15	0	1	1	1	0
16	0	1	1	1	1
17	1 1	0	0	0	0
18	1	0	0	0	1
19	1	Ō	0	1	o
20	1	0	0	1	1
21	1	ō	1	Ö	Ö

B5 ENTERS THE CHIP FIRST B1 ENTERS THE CHIP LAST









General Terminal Corporation

14831 Franklin Avenue Tustin, California 92680