

HONEYWELL

DPS 6 & LEVEL 6
COMMUNICATIONS
HANDBOOK

HARDWARE

DPS 6 & LEVEL 6
COMMUNICATIONS HANDBOOK

SUBJECT

Multiline Communications Processor (MLCP) and Dual Line Communications Processor (DLCP), Related Line Interfaces, and Reference Information for Programmer Developing Communications Applications

SPECIAL INSTRUCTIONS

This edition of the manual completely supersedes Revision 1 dated May 1977, and Addendum A dated September 1977. Due to the extent of the revision, change bars and asterisks (denoting deletions) have not been used. Refer to the Preface for a summary of the major new items added since the last revision.

ORDER NUMBER

AT97-02

October 1978

Honeywell

Preface

This manual is intended for computer programmers who are already experienced in creating communications applications. The purpose of this manual is to assist these experienced communications programmers in creating applications for a Honeywell Series 60 (Level 6) hardware environment that includes a Multiline Communications Processor (MLCP) or a Dual Line Communications Processor (DLCP), and one or more line interfaces (adapters, Communications-Pacs).

The presentation is limited to a discussion of these communications processors and their associated line interfaces; the reader's knowledge of data communications equipment, communications line conventions, and data terminal equipment is expected to be based on additional sources such as those listed at the end of this Preface.

This reference handbook is intended for use in conjunction with appropriate Honeywell documentation for the Level 6 operating systems referenced in the list that immediately follows the new and changed information below.

New and changed information since the last edition of the manual includes the following:

- o All information concerning the Dual Line Communications Processor (DLCP) is new. Timings for DLCP instructions are based on firmware revision 4.
- o Appendices on the following line interfaces:
 1. Synchronous Broadband Communications-Pac (Appendix E)
 2. DCM9110 Communications-Pac, Autocall Feature (Appendix F)
- o Reorganized:
 1. Table Look-up example for MLCP, originally contained in Section 4, may now be referenced in Appendix A.
 2. MLCP-specific LCT firmware-use-only diagrams, originally found in Section 5, may now be referenced in Appendix A.
 3. LCT diagrams for MLCP and DLCP collectively are contained in Section 5.

NOTE: Throughout this manual, the MLCP and DLCP are referred to collectively as the "Processor." The word "adapter" is used to reference the line interface, which in the case of the DLCP is present on the same physical board as the DLCP and which in the case of the MLCP is separately packaged (Communications-Pac). The function of the two is identical in either instance.

Main memory (i.e., the Level 6 central processor) programs are referenced as such or are abbreviated as MMP.

Individual references to MLCP and DLCP have been retained where appropriate.

Honeywell disclaims the implied warranties of merchantability and fitness for a particular purpose and makes no express warranties except as may be stated in its written agreement with and for its customer.

In no event is Honeywell liable to anyone for any indirect, special or consequential damages. The information and specifications in this document are subject to change without notice.

RELATED HONEYWELL LITERATURE

Order Number	Manual Title
CB20	<i>GCOS 6 MOD 400 System Concepts</i>
CB21	<i>GCOS 6 MOD 400 Program Execution and Checkout</i>
CB22	<i>GCOS 6 MOD 400 Programmer's Guide</i>
CB23	<i>GCOS 6 MOD 400 System Building</i>
CB24	<i>GCOS 6 MOD 400 Operator's Guide</i>
CB01	<i>GCOS 6 Program Preparation</i>
CB02	<i>GCOS 6 Commands</i>
CB07	<i>GCOS 6 Assembly Language Reference</i>

REFERENCE LITERATURE FOR DATA COMMUNICATIONS EQUIPMENT

The following non-Honeywell publications should be referenced as appropriate.

- o EIA (Electronic Industries Association) Standard RS-232-C
- o CCITT (International Consultive Committee for Telephony and Telegraphy) White Book, Volume VIII
- o Data Set 103A Interface Specification – February 1967 (Bell System Technical Reference, PUB41101)
- o Data Set 103A3/103E/103G/103H Interface Specification – October 1973 (Bell System Technical Reference, PUB41102)
- o Data Set 103F Interface Specification – May 1964 (Bell System Technical Reference, PUB41103)
- o Data Set 113A Interface Specification – August 1973 (Bell System Technical Reference, PUB41104)
- o 113-Type Data Station Interface Specification – October 1971 (Bell System Technical Reference, PUB41105)
- o Data Sets 201A & B – August 1969 (Bell System Technical Reference, PUB41201)
- o Data Set 201C Interface Specification – April 1973 (Bell System Technical Reference, PUB41210)
- o Data Sets 202C & D Interface Specification – May 1964 (Bell System Technical Reference, PUB41202)
- o Data Sets 202S & T Interface Specification – August 1974 (Bell System Technical Reference, PUB41212)
- o Data Set 203-Type – Revised April 1974 (Bell System Technical Reference, PUB41204)
- o Data Set 208A Interface Specification – November 1973 (Bell System Technical Reference, PUB41209)
- o Data Set 208B Interface Specification – August 1973 (Bell System Technical Reference, PUB41211)
- o Data Set 301B Interface Specification – March 1967 (Bell System Technical Reference, PUB41301)
- o Wideband Data Station 303 Type – December 1974 (Bell System Technical Reference, PUB41302)
- o Digital Data System Data Service Unit Interface Specification – March 1973 (Bell System Technical Reference, PUB41450)
- o Interface Between Data Terminal Equipment and Automatic Calling Equipment for Data Communication – August 1969 (Electronic Industries Association, RS-366)

Contents

	<i>Page</i>		<i>Page</i>
Section 1. Introduction to Level 6		IO (Output CCB Control)	
Communications	1-1	Instruction	2-7
Hardware Overview	1-1	IO (Output Channel Control)	
MLCP	1-1	Instruction	2-8
DLCP	1-1	IO (Output Interrupt Control)	
Operation	1-2	Instruction	2-10
RAM Layout	1-3	IO (Output LCT Byte)	
Message Delimiting	1-3	Instruction	2-10
Transmit and Receive	1-8	IO (Output MLCP/DLCP Control)	
Summary of Major Features	1-8	Instruction	2-11
Processing Priorities	1-8	Soft Initialize	2-11
Servicing Main Memory Program		Section 3. Communications Control	
Input/Output Instructions	1-8	Blocks	3-1
Servicing Communications-Pac/Adapter		CCB Format	3-3
Channel Request Interrupts	1-8	CCB Address Field	3-3
Background Firmware Scanning	1-11	MLCP	3-3
Programming Overview	1-11	DLCP	3-5
Main Memory Program	1-12	CCB Range Field	3-5
Communications Control Blocks	1-12	CCB Control Field	3-5
Channel Control Program	1-12	CCB Status Field	3-6
Line Control Tables	1-13	Writing a CCB	3-9
Setting Up the Processor; Receiving		CCB Descriptions of a CDB	3-9
and Transmitting Data	1-13	MLCP	3-9
Section 2. Main Memory Program	2-1	DLCP	3-9
Summary of Main Memory Program		Processing of an "Active" CCB	3-10
Input/Output Instructions Related		Completion of a CCB	3-10
to Processor	2-1	Section 4. Channel Control Program	4-1
Control of Communications		CCP Structure and Components	4-1
Data Blocks	2-3	CCP Setup	4-1
Control of Communications Control		Starting CCP	4-1
Blocks	2-3	MLCP CCP Execution	4-2
Control of Channel Control		DLCP CCP Execution	4-2
Programs	2-3	MLCP Registers and Program	
Detection of Errors and Status Changes		Indicators Used by CCP	4-3
Related to Data Communications		DLCP Registers and Program	
Equipment and Data Terminal		Indicators used by CCP	4-3
Equipment	2-3	Using CCP Generation Control	
Detailed Description of Main Memory		Statements and Executable	
Program Input/Output Instructions		Instructions	4-4
Related to Processor	2-4	Program Development Tools	4-4
IO (Input CCB Range) Instruction	2-5	Programming Rules	4-4
IO (Input CCB Status) Instruction	2-5	Macro Preprocessor and Assembly	
IO (Input Data Set Status)		Operation	4-5
Instruction	2-5	Internal Formats	4-5
IO (Input Device Identification		MLCP Loader	4-5
Number) Instruction	2-5	CCP Generation Control	
IO (Input LCT Byte) Instruction	2-6	Statements	4-5
IO (Input Next CCB Status)		LOC Statement	4-6
Instruction	2-6	ORG Statement	4-6
IO (Input Extended Identification		MORG Statement	4-6
Number) Instruction	2-6	DATA Statement	4-7
IOLD (Output CCB Address and Range)		CCP Executable Instructions	4-7
Instruction	2-7	Branch Instructions	4-16
		Short Displacement Instructions	4-16

	<i>Page</i>		<i>Page</i>
Long Displacement Instruction	4-19	CCB Status Field After	
Double Operand Instructions	4-20	Block Mode Write	7-6
Format 1	4-20		
Format 2	4-21	Appendix A. Programming Guidelines for	
Format 3	4-23	Selected MLCP/DLCP	
Input/Output Instructions	4-24	Features	A-1
Send/Receive Instructions	4-25	Initialization	A-1
Generic Instructions	4-27	Adapter Setup	A-2
Section 5. Line Control Tables	5-1	Access to Line Registers	A-2
LCT Byte 2/34 – Character		CCP Instructions	A-3
Configuration	5-3	SEND Instruction	A-3
LCT Bytes 3/35 and 4/36 – Cyclic		RECV Instruction	A-3
Redundancy Check Residue	5-4	OUT LR1 Instruction	A-3
LCT Bytes 6/38 and 7/39 – CCP		IN LR1 Instruction	A-4
Pointer	5-5	SFS Instruction	A-4
LCT Byte 8/40 – Change Control for		BLBT, BLBF Instructions	A-4
Data Set and Adapter Status	5-6	LD Instruction	A-4
LCT Bytes 12/44 and 13/45 – Return		WAIT Instruction	A-4
Channel Number and Interrupt		BLCT, BLCF Instructions	A-5
Level	5-7	INTR Instruction (MLCP Only)	A-5
LCT Byte 14/46 – Data Set and		Table Look-Up Instruction	
Adapter Status	5-7	Programming Example	A-5
LCT Byte 15/47 – Mask for Data Set		Valid CCBs	A-9
and Adapter Status	5-9	Data Set Scan	A-10
LCT Bytes 16/48 and 17/49 –		CPU Interrupts	A-11
LCT Status	5-10	CCBs as Cause of CPU Interrupts	A-11
LCT Byte 20 – Data Set and Adapter		Data Set Scan as Source of	
Control	5-12	CPU Interrupts	A-11
Programming Work Area	5-14	Combination of CCP Interrupts and	
Layout of LCT Bytes	5-14	INTR in Debug	A-12
Section 6. Processor Interfaces	6-1	Deferred Interrupt Queue	A-12
Processor Channel Number		Forbidden Operations	A-12
Addressing from Main		Undefined Op Codes	A-12
Memory Program	6-1	Undefined Function Codes	A-12
Processor Interrupts to Main		Unprotected MLCP/DLCP Memory	A-12
Memory Program	6-1	Timeouts	A-13
Processor Control of Data Sets and		Addressing Limits	A-13
Line Adapters	6-3	CCB Area Only Implicitly Accessible	A-13
Processor Monitoring of Data Set		Inability of One Line to Access	
and Adapter Status	6-3	Another	A-13
Processor Parity Checking and		Need for Pad Characters	A-13
Generation	6-4	Two-Way Alternate Operation	A-14
Processor Cyclic Redundancy		Error Handling	A-15
Checking	6-5	Conditions Under Which Processor Will	
Data Transfer Rates for Processor		Issue a NAK	A-15
Communications Lines	6-6	LCT Status Bytes	A-15
Section 7. Program Preparation and		CCB Status Bytes	A-16
Loading	7-1	Block Mode Read	A-17
MLCP Loader	7-1	Abnormal CCP Termination	A-17
Load Control Block	7-2	MLCP LCT Bytes Used by	
Sample Program	7-2	Firmware	A-17
Block Mode Write	7-4	Worksheet for MLCP Only	A-22
Format of CCB for		Appendix B. Communications-Pacs	
Block Mode Write	7-5	and Adapters Attachable	
		to MLCP/DLCP	B-1

Appendix C. Asynchronous Line Communications-Pacs/
Adapters C-1

Line Registers C-1

Line Registers for Receive Channel C-5

Line Registers for Transmit Channel C-7

Programming Considerations C-9

Data Transfers C-9

Channel Request Interrupts C-9

Transmit Space/Mark C-10

“Loop-Back” Test C-10

Receive/Transmit On C-10

Line Speed C-10

Clear to Send C-10

Receive Overrun C-11

Framing Error C-13

Character Length C-13

Parity C-13

Stop Bits C-13

Cyclic Redundancy Check C-13

Master Clear C-14

Line/Channel Number Assignment C-14

Device Identification Number C-14

Physical Interface to Data Communications Equipment and Data Terminal Equipment C-14

Appendix D. Synchronous Line Communications-Pacs/
Adapters D-1

Line Registers D-1

Line Registers for Receive Channel D-5

Line Registers for Transmit Channel D-7

Programming Considerations D-9

Data Transfers D-9

Channel Request Interrupts D-10

Speed Selection D-10

Direct Connect D-10

“Loop-Back” Test D-11

Receive/Transmit On D-11

Receive Character Synchronization D-11

Clear to Send D-12

Receive Overrun D-12

Transmit Underrun D-12

Character Length D-13

Parity D-13

Data Transfer Clocks D-14

Master Clear D-14

Line/Channel Number Assignment D-14

Device Identification Number D-14

Physical Interface to Data Communications Equipment and Data Terminal Equipment D-15

Appendix E. Synchronous Broadband Communications-Pacs E-1

Line Registers E-1

Line Registers for Receive Channel E-4

Line Registers for Transmit Channel E-7

Programming Considerations E-10

Receive/Transmit ON E-10

Programming for Effective Use of the 64-Byte Buffer E-10

Data Transfers: Transmit E-11

Data Transfers: Receive E-11

Preloading the Transmit Buffer E-12

Direct Connect E-12

“Loop-Back” Test E-13

Receive Character Synchronization E-13

Clear to Send E-13

Receive Overrun E-13

Transmit Underrun E-14

Character Length E-14

Parity E-14

Cyclic Redundancy Check E-14

Data Transfer Clocks E-15

Master Clear E-15

Line/Channel Number Assignment E-15

Device Identification Number E-15

Physical Interface to Data Communications Equipment and Data Terminal Equipment E-15

Appendix F. DCM9110 Communications-Pac, Automatic Calling Feature F-1

Configuration Information F-1

DCM9110 Configuration F-1

DCM9110 Channel Number Assignments F-1

Device Identification Number F-2

Automatic Calling Device Configuration Options F-2

Line Registers F-3

Line Register 1 – Output Data F-3

Line Register 1 – Input Data F-4

Line Register 2 – Output Control F-4

Line Register 5 – Input Status One F-6

Line Register 7 – Input Status Two F-7

Programming Considerations F-8

Timing Sequence of Call Placement F-8

Data Transfers F-9

Call Termination F-9

Summary: Examples F-9

Status of Automatic Calling Device F-11

	<i>Page</i>
Avoiding Possible Race Condition During Call Abort	F-11
Physical Interface to Data Communications Equipment and Data Terminal Equipment	F-12

Figures

<i>Figure</i>	<i>Page</i>
1-1. MLCP Attachment to Megabus	1-2
1-2. DLCP Attachment to Level 6 Model 23 Bus	1-3
1-3. MLCP Memory Map	1-4
1-4. DLCP Memory Map	1-5
1-5. Receive	1-6
1-6. Transmit	1-7
1-7. Setting Up the MLCP/DLCP	1-14
1-8. Receiving Data	1-15
1-9. Transmitting Data	1-16
3-1. Format of a CCB for MLCP	3-4
3-2. Format of a CCB for DLCP	3-4
3-3. MLCP CCB Status Bytes 1 and 2 ...	3-7
3-4. DLCP CCB Status Bytes 1 and 2 ...	3-7
5-1. LCT Status Bytes 1 and 2 (MLCP) ..	5-10
5-2. LCT Status Bytes 1 and 2 (DLCP) ..	5-11
5-3. LCT Layout	5-16
7-1. Format of CCB for Block Mode Write (MLCP)	7-5
7-2. Format of CCB for Block Mode Write (DLCP)	7-5
A-1. Sample Table Look-Up Program (MLCP Only)	A-7
A-2. MLCP LCT Locations	A-19
A-3. MLCP LCT Worksheet	A-22
C-1. Interface Provided by Asynchronous Line Communications-Pac (MLCP) .	C-2
C-2. Interface Provided by Asynchronous Line Adapter (DLCP)	C-3
C-3. Registers of Asynchronous Line Communications-Pac/Adapter	C-4
C-4. Sample Program for Receive On Asynchronous Line Adapter (MLCP and DLCP)	C-11
D-1. Interface Provided by Synchronous Line Communications-Pac (MLCP)	D-2
D-2. Interface Provided by Synchronous Line Adapter (DLCP)	D-3
D-3. Registers of Synchronous Line Communications-Pac/Adapter	D-4
D-4. Sample Program Showing Startup Without Causing Underrun Error (MLCP and DLCP)	D-13
E-1. Interface Provided by Synchronous Broadband Communications-Pac ..	E-2

E-2. Registers of Synchronous Broadband Communications-Pac ..	E-3
E-3. Line Register 1 for Receive Channel	E-4
E-4. Line Register 2 for Receive Channel	E-5
E-5. Line Register 4 for Receive Channel	E-5
E-6. Line Register 5 for Receive Channel	E-6
E-7. Line Register 6 for Receive Channel	E-7
E-8. Line Register 1 for Transmit Channel	E-7
E-9. Line Register 2 for Transmit Channel	E-8
E-10. Line Register 4 for Transmit Channel	E-8
E-11. Line Register 5 for Transmit Channel	E-9
E-12. Line Register 6 for Transmit Channel	E-10
E-13. Transmit Loop	E-11
E-14. Receive Loop	E-12
E-15. Preloading the Transmit Buffer	E-12
F-1. DCM9110 Environment	F-1
F-2. Line Register 1 Output Data	F-3
F-3. Line Register 1 Input Data	F-4
F-4. Line Register 2 Output Control	F-4
F-5. Line Register 5 Input Status One	F-6
F-6. Line Register 7 – Input Status 2	F-7
F-7. Typical Automatic Calling Equipment/DCM9110/MLCP Timing Sequence	F-8

Tables

<i>Table</i>	<i>Page</i>
1-1. Hardware Summary	1-9
1-2. Priorities for Servicing Adapter Channel Request Interrupts – DLCP	1-10
1-3. Priorities for Servicing Communications-Pac Channel Request Interrupts – MLCP	1-11
2-1. Summary of Main Memory Program Input/Output Instructions Related to Processor	2-1
3-1. CCB Completion Conditions	3-11
4-1. Format of Macro Calls for CCP Generation Control Statements	4-5
4-2. CCP Executable Instructions	4-8

	<i>Page</i>		<i>Page</i>		
4-3.	Format of Macro Calls for CCP Executable Instructions	4-10	6-6.	Possible Settings for DLCP's Switch- Settable Clocks (1 per Line)	6-7
4-4.	Timings for Branch Instructions	4-11	7-1.	Format of Load Control Block	7-3
4-5.	Timings for Double Operand Instructions	4-11	B-1.	Communications-Pac Attachable to MLCP	B-1
4-6.	Timings for Input/Output Instructions	4-12	B-2.	DLCP Adapters	B-2
4-7.	Timings for Send/Receive Instructions	4-12	C-1.	Configurable Speeds for Asynchronous Line Communications-Pac/ Adapter	C-6
4-8.	Timings for Generic Instructions	4-13	C-2.	Physical Interface of Asynchronous Line Communications-Pac/ Adapter	C-15
4-9.	MLCP Bit Map of CCP Executable Instructions' Op Code Words – Receive Mode	4-14	D-1.	Physical Interface of Synchronous Line Communications-Pac/ Adapter	D-15
4-10.	MLCP Bit Map of CCP Executable Instructions' Op Code Words – Transmit Mode	4-15	E-1.	Bell 301, 303 – Compatible Interface	E-16
5-1.	Summary of Line Control Table Bytes	5-1	E-2.	CCITT-V35 Interface (Including Bell DDS at 56 KBS)	E-17
6-1.	MLCP Channel Number Addressing	6-2	F-1.	Digital Signal Character Set	F-4
6-2.	DLCP Channel Number Addressing	6-2	F-2.	Automatic Calling Equipment/ DCM9110 Interface Signals	F-12
6-3.	Cyclic Redundancy Check Information	6-5			
6-4.	Data Transfer Related to Adapter Type and Operation Mode	6-7			
6-5.	Possible Settings for MLCP's Fixed-Rate Clock	6-7			

Section 1

Introduction to Level 6 Communications

Level 6 Communications offerings encompass a range of capabilities to meet distributed processing, remote data processing networks, and other data communications requirements. This manual discusses the Level 6 communications processors and their associated line interfaces (adapters, Communications-Pacs).

The Multiline Communications Processor (MLCP) is a programmable communications processor that provides an interface with the Level 6 Megabus (Models 33 and up) and up to eight full-duplex communications lines. Low-speed lines (up to 300 bits per second), medium-speed lines (from 600 to 20,000 bits per second), and high speed lines (broadband) (up to 72,000 bits per second)¹ are supported by this system.

The Dual Line Communications Processor (DLCP) is a programmable communications processor that provides an interface between the Level 6 Model 23 and one or two full-duplex communications lines. Both low-speed lines (up to 300 bits per second), and medium speed lines (from 600 to 9,600 bits per second), are supported.

Appendix B of this manual contains a complete list of the available line interfaces (adapters, Communications-Pacs).

HARDWARE OVERVIEW

MLCP

The MLCP is a single primary circuit board; it uses a single interface slot of the Level 6 Megabus (Models 33 and up). The MLCP provides the common elements shared by all communications lines. These elements include the firmware-controlled microprocessor, a 4096-byte random access memory (RAM), block-check logic, and the Megabus interface.

Line-specific logic is contained on Communications-Pacs, which plug into the MLCP. Each Communications-Pac connects either one or two lines. Different types of Communications-Pacs can coexist on an MLCP, which has an identical interface to each Communications-Pac. A total of four Communications-Pacs can be plugged into a single MLCP.

Figure 1-1 illustrates an MLCP with four 2-line Communications-Pacs mounted.

DLCP

The DLCP is a single primary circuit board; it uses a single interface slot of the Model 23 bus. The DLCP provides the common elements shared by all communications lines. These elements include the firmware-controlled microprocessor, a 5120-byte random access memory (RAM), block-check logic, and the bus interface. Line-specific logic is contained on the communications line interface (adapter) located on the *same* board as the DLCP. The adapter connects either one or two lines.

Figure 1-2 illustrates a DLCP with two lines.

¹ The MLCP's maximum total throughput rate is approximately 16,000 *characters* per second. However, the actual throughput rate achievable in a given communications application is governed by certain variables, which include the number of communications lines connected, the types of Communications-Pacs and data sets in use, and the extensiveness of processing performed by MLCP-resident software.




Figure 1-1. MLCP Attachment to Megabus

OPERATION

The Processor supports the interface to main memory communications data blocks (CDBs) by means of communications control blocks (CCBs), which are set up and maintained in the Processor RAM by input/output instructions that are executed in the central processor.

The line adapters convert output data characters into bit serial form during transmit operations and convert bit serial input into data character form during receive operations. The Processor provides control of the line interface, supplying data characters to the adapter on transmit and data character buffers to the adapter on receive.

As data passes through the Processor from bus (or Megabus), to the adapter or vice versa, the Processor Channel Control Program (CCP) exercises its control over the contents and format of the data stream, generating appropriate interrupts and status and control information as specified by the programmer in the channel control program or as directed by firmware as a result of indicators set by the programmer.




Figure 1-2. DLCP Attachment to Level 6 Model 23 Bus

Control information for each channel is stored in the line control table (LCT) for the channel, which occupies part of the RAM and is accessible by the main memory program and the CCP.

RAM Layout

The layout of the RAM, indicating the storage areas for the line control tables (LCTs) CCPs and CCBs, is shown in Figure 1-3 and 1-4, for the MLCP and DLCP respectively. Note that the LCTs and CCBs are located at the low- and high-memory ends of RAM, respectively.

Message Delimiting

Figures 1-5 and 1-6 illustrate how the Processor could provide (for a character-oriented protocol), the message delimiting function by (1) looking for synchronization characters, SOH, STX, ETX, and block-check characters on *receive* and




Figure 1-3. MLCP Memory Map




Figure 1-4. DLCP Memory Map




Figure 1-6. Transmit

(2) sending similar control characters on *transmit*. The Processor itself is insensitive to variations in character set and control characters, although support for different types of communications interfaces may require different adapters to be used because of varying transmission characteristics.

Transmit and Receive

Figure 1-5 illustrates a *receive* operation in which data characters are being received into two noncontiguous communications data blocks (CDBs) in main memory. The header block and the text block are receiving the data characters from the stream whose line format is shown at the bottom of the figure. Since two distinct CDBs are involved, two different communications control blocks (CCBs) are required. The Processor (CCP) performs the required transition from the first CDB to the second CDB, receives the incoming data character from the adapter, updates the block-check accumulation for later analysis, does any necessary editing and/or status reporting, and transfers the data character to the CDB in main memory.

Figure 1-6 illustrates a *transmit* operation in which data characters are being obtained from two contiguous CDBs in main memory. The header block and the text block are providing the data characters for the stream whose line format is shown at the bottom of the figure. Since two distinct CDBs are involved, two different CCBs are again required. The Processor (CCP) obtains the data character to be transmitted, updates the block-check accumulation for later transmission, does any necessary editing and/or status reporting, and transfers the data character to the adapter for transmission.

In addition to the Processor's ability to accommodate data transfers and related message delimiting and editing for data communications, it also controls the data-communications-equipment/data-terminal-equipment interface provided in the adapter for each communications line. Data for this latter function is stored in dedicated bytes of the line control table (LCT); this data can be modified and controlled by CCP instructions as required by a specific application.

SUMMARY OF MAJOR FEATURES

Table 1-1 provides a summary of the principal characteristics of the MLCP and DLCP.

PROCESSING PRIORITIES

The processing priorities of the Processor (from high to low) are as follows:

1. Servicing main memory program input/output instructions to the Processor,
2. Servicing adapter channel request interrupts, and
3. Background firmware scanning.

Servicing Main Memory Program Input/Output Instructions

Main memory program input/output instructions to the Processor are serviced as the highest priority activity.

Servicing Communications-Pac/Adapter Channel Request Interrupts

The Processor responds to adapter channel request interrupts when no Processor-related input/output instructions from the main memory program are outstanding and after the currently executing CCP has completed processing the latest character.

NOTE: The DLCP will not service any related IO instructions during the *execution* of a CCP instruction. When that instruction has completed execution, the IO order will be serviced.

TABLE 1-1. HARDWARE SUMMARY

Component	DLCP	MLCP
Random Access Memory (RAM) ^a		
Total Size	5120	4096
Dedicated to LCTs	128 (LCT), 128 (Reserved LCT) + 256 Reserved	512
Usable for CCPs	4096	3072
Dedicated to CCBs	128 (CCB), 128 (Reserved CCB) + 256 Reserved	512
Registers/Indicators	A 12-bit (MLCP) or 16-bit (DLCP) P-register for program (instruction) sequencing An 8-bit R-register for data manipulation An E-indicator for equals compare A V-indicator for testing of valid CCBs An LC-indicator for last character detection An LB-indicator for last block detection	
CCP Instruction Set	41 Instructions: 13 Branch instructions 14 Double operand instructions (three formats) 2 Input/output instructions 2 Send/receive instructions 10 Generic instructions	43 Instructions: 15 Branch instructions 14 Double operand instructions (three formats) 2 Input/output instructions 2 Send/receive instructions 10 Generic instructions
Line Control Tables (LCTs)	Dedicated Space: 1 per line DLCP: up to 2 LCTs MLCP: up to 8 LCTs Each LCT is 64 bytes long First 32 bytes of each LCT are for receive channel; second 32 bytes of each LCT are for transmit channel LCTs contain fixed programming and firmware data along with nine programming work bytes per channel	
Channel Control Programs (CCPs)	CCPs are reentrant and can be used by one or more channels Bytes Usable: DLCP: 4096 MLCP: 3072	
Communications Control Blocks (CCBs)	Dedicated space for: DLCP: 16 MLCP: 64 Each channel is allotted four CCBs Each CCB is eight bytes long CCBs are programmer-controlled by central processor instructions	
Communications-Pacs, Adapters	DLCP has present on same board one line interface (adapter) The adapter handles one or two lines (Two lines is an option.)	From one to four Communications-Pacs can be attached Each Communications-Pac handles one or two lines (Two lines is an option.)

TABLE 1-1 (cont). HARDWARE SUMMARY

Component	DLCP	MLCP
Line	One or two lines Each line has two channels (one receive and one transmit)	From one to eight lines can be attached (through Communications-Pacs) Each line has two channels (one receive and one transmit)
Channels	From two to four channels Channels are numbered 0-3 Channels 1 and 3 are transmit; Channels 0 and 2 are receive	From two to 16 channels Channels are numbered from 0 to 15 Even-numbered channels are used for receive; odd-numbered channels are used for transmit
Line Speed	Individual line speeds may be from 50 bps to 9600 bps depending upon adapter and modem type	Individual line speeds may be from 45 bps to 72,000 bps depending upon Communications-Pac and modem type.

^aAll figures in bytes.

The Processor services its channels on a priority basis. When more than one channel has an adapter channel request interrupt pending for servicing, i.e., when simultaneous channel request interrupts are occurring, they are serviced by the Processor according to their priority levels. Refer to Tables 1-2 and 1-3.

TABLE 1-2. PRIORITIES FOR SERVICING ADAPTER CHANNEL REQUEST INTERRUPTS – DLCP

Priority Level	Channel	
	Entirely Synchronous Configurations (All lines – up to two – synchronous)	All Other Configurations
Highest	0 (Receive) 2 (Transmit)	0 (Receive) 1 (Transmit)
Lowest	1 (Transmit) 3 (Transmit)	2 (Receive) 3 (Transmit)

TABLE 1-3. PRIORITIES FOR SERVICING COMMUNICATIONS-PAC CHANNEL REQUEST INTERRUPTS – MLCP

Priority Level	Channel Number	Receive or Transmit Channel	Line Number
Highest  Lowest	0	Receive	0
	1	Transmit	0
	2	Receive	1
	3	Transmit	1
	4	Receive	2
	5	Transmit	2
	6	Receive	3
	7	Transmit	3
	8	Receive	4
	9	Transmit	4
	10	Receive	5
	11	Transmit	5
	12	Receive	6
	13	Transmit	6
	14	Receive	7
15	Transmit	7	

Background Firmware Scanning

Background firmware scanning of activities with the Processor will occur after it has serviced all main memory program input/output instructions (to the Processor) and all adapter channel request interrupts. This scan can be used to interrupt the main memory program or to start a CCP whenever a data set or adapter status change has occurred. Firmware scanning and related actions are enabled for a channel by settings of certain bit positions in that channel's line control table. For the MLCP only, a firmware scan will typically occur at least every one-half second. For the DLCP, the time depends on the number of instructions between WAIT or Stop I/O instructions.

PROGRAMMING OVERVIEW

In addition to preparing a main memory program, which operates in the central processor, the programmer is responsible for creating the following software and writing it to the MLCP or DLCP:

- o Communications control blocks (CCBs)
- o Channel control program(s) (CCPs)
- o Line control tables (LCTs)

Before communications processing begins, the channel control program(s) and line control tables must be prepared and then transferred to the Processor by use of the Honeywell-supplied MLCP Loader (MLCP only) or by means of a block mode write; both loading methods are described in Section 7. Communications control blocks are dynamically supplied by the main memory program during communications processing.

Main Memory Program

One or more programs must reside in *main memory* to interact with the Processor. A main memory program interfaces with one or more communications channels. The general responsibilities of a main memory program are as follows:

- o Optionally, it writes the LCT area and the CCP area of the Processor RAM as part of the communications application loading process.
- o It stores Processor channels' interrupt levels in LCTs (unless this action has been performed during loading of the Processor RAM) and then handles all interrupts that come back at these levels.
- o It performs Processor and channel control functions such as initialization and starting/stopping channel operations when errors are detected.
- o It sets up the required CCBs and maintains them throughout execution of the application.
- o It maintains CDBs in main memory. This activity includes (1) handling the CDBs as they are completed, (2) supplying pointers to CDBs (for use by the CCBs) when required, and (3) monitoring the status and error conditions for each CDB and reacting appropriately.
- o It monitors the status of the data sets and adapters and takes appropriate action when certain changes take place.

Section 2 describes the instructions that provide the communications-related functionality necessary in the main memory program.

Communications Control Blocks

For *each channel*, space exists in the upper Processor RAM for a "list" of four consecutive 8-byte communications control blocks (CCBs). Each CCB is used to store main memory address information that indicates the area *to* which communications data is to be delivered (receive operation) or *from* which communications data is to be obtained (transmit operation). The main memory area is called a communications data block (CDB). Processor firmware uses the programmer-supplied information in the CCB when transferring data to or from the main memory CDB. The CCB also contains a control field and a firmware storage area for status and error indicators relating to the data transfer to or from the CDB.

Setup and maintenance of the four CCBs dedicated to each channel must be performed from the main memory program associated with that channel; a detailed description appears in Section 3.

Channel Control Program

A channel control program (CCP) directs the movement of each data character through the Processor. The CCP can cause a data character to be processed in a simple, straightforward manner requiring a minimum of time – or, at the discretion of the programmer, the CCP can conduct more extensive checking and editing functions that require more DLCP/MLCP processing time. If the CCP is programmed to perform data character processing beyond basic message delimiting and block-checking functions, this processing will be performed at the expense of throughput speed.

Because of the nature of the instruction set and the design of the Processor, each CCP is reentrant and therefore usable for more than one channel. A major factor permitting reentrant CCPs is that the control information necessary to operate a channel is stored in the LCT and the CCB associated with only that *one* channel.

The following functions can be performed by a CCP:

- o Data character editing,
- o Parity and/or cyclic redundancy check generation and verification,
- o Data set and Adapter/Communications-Pac control, and
- o Error detection and handling.

All CCPs concurrently resident in the Processor share the 4096 (DLCP) or 3072 (MLCP) bytes of RAM allocated for CCP usage.

The CCP is prepared by use of the appropriate program development facilities of the operating system.

Line Control Tables

For *each line*, space exists in the lower Processor RAM for one 64-byte line control table. Each LCT is logically divided in half, with the first 32 bytes dedicated to the *receive* channel of the line and the second 32 bytes dedicated to the *transmit* channel. Each channel-related half of an LCT comprises the following elements:

- o Program-supplied input data,
- o Programming work bytes,
- o Programming information supplied by firmware, and
- o Bytes reserved for firmware use.

Note that a CCP of either channel can access all 64 bytes of its LCT.

The program-supplied input data bytes provide information required for character configuration, CCP control, interrupt control, firmware control relative to status and error conditions, and data set and adapter control.

The programming work bytes can be used in any way needed by the main memory program or CCPs.

Programming information supplied by firmware consists of status and error information related to the data set or adapter as well as to data transfer operations.

A number of bytes are reserved for firmware use. During Processor setup, these bytes may be overwritten with zeros for the MLCP only, but must not be overwritten for the DLCP. During subsequent communications processing, these bytes *must not* be modified by software.

SETTING UP THE PROCESSOR; RECEIVING AND TRANSMITTING DATA

Listed below are three sequences of events. The first is a general description of *one* possible way to set up the Processor before communications processing begins; the second indicates the general order of events as data is received over a channel; the third indicates the general order of events as data is transmitted from a main memory program.

Perform the following actions from the main memory program (see Figure 1-7):

1. Use the Honeywell-supplied MLCP Loader to initialize the entire Processor and to write a user-created block to the LCT area and the CCP area of the Processor RAM. (This action writes the user-desired values into each LCT to be used and writes one or more user-created CCPs into the CCP area.) The MLCP Loader is applicable only to the MLCP. Refer to Section 7 of this manual for a description.²

² As an alternative, you can use a block mode write (MLCP and DLCP) (a sequence of input/output instructions in the main memory program) to write a user-created block to the LCT area and the CCP area of Processor RAM. **IMPORTANT:** A block mode write should not be used to write into LCT areas other than the currently addressed channel when any other channels may be active. In the addressed channel, care should be taken not to overwrite reserved firmware areas in the DLCP (see Section 5). In addition, care should be taken when other channels are active not to write into *their* active LCT, CCB area. Refer also to Section 7.




Figure 1-7. Setting Up the MLCP/DLCP

2. Write the desired CCBs for initial communications data transfers.
3. For each CCP, issue an appropriate IO instruction to start the CCP, allowing it to load the necessary registers of the related adapter.
 - a. The CCP loads line register 6 of the adapter.
 - b. The CCP loads line register 4 of the adapter.
 - c. The CCP loads line register 2 of the adapter.

Refer to Figure 1-8 for receiving data.




Figure 1-8. Receiving Data

- 1R. A data character received in a receive channel's line register 1 causes the Communications-Pac/Adapter to generate a channel request interrupt to the Processor.
- 2R. The CCP is started. It loads the received data character into the Processor's R-register.
- 3R. The CCP edits/modifies the data character in the R-register as required.
- 4R. The CCP transfers the data character from the R-register to a CDB in main memory.
- 5R. The CCP assumes a wait mode.
- 6R. The Processor starts processing the next function pending for it.

See Figure 1-9 for transmitting data.




Figure 1-9. Transmitting Data

- 1T. The adapter generates a channel request interrupt, signifying that it can accept a data character for transmission.
- 2T. The CCP loads a data character from the main memory CDB into the Processor's R-register.
- 3T. The CCP edits/modifies the data character in the R-register as required.
- 4T. The CCP sends the data character to the transmit channel's line register 1 of the adapter. From there, the data character is automatically transmitted.
- 5T. The CCP assumes a wait mode.
- 6T. The Processor starts processing the next function pending for it.

The following sequence of events provides a more detailed description of *one* way to perform MLCP/DLCP setup and subsequent data communications operations.

1. *Initializing the Processor; Writing the LCT Area and the CCP Area*³

Special care must be taken when creating the image that is to be transferred to the LCT area of the Processor RAM. Certain LCT bytes must be set up with appropriate values to control hardware/firmware operations; other LCT bytes can be set up with application-specific values, as desired; still other LCT bytes must contain zero (MLCP only) when communications processing begins.⁴ Section 5 fully describes the program-visible LCT bytes. Section 5 also provides a detailed layout of each LCT byte, including information about the initial settings and subsequent modifiability of all bit positions.

The Honeywell-supplied MLCP Loader can be used to initialize the entire MLCP and to write a user-created block to the LCT area and the CCP area of Processor RAM. The MLCP Loader is *not* available with the DLCP. The MLCP Loader is supplied in object module form and it must be linked with an object module that contains, as a minimum, the user-created block to be written to the RAM. (The latter object module has typically been processed by the GCOS Macro Preprocessor and then assembled by the GCOS Assembler.) Details regarding the Loader appear in Section 7.⁵

2. *Writing the CCBs*

For each channel, one or more CCBs can now be written to define the starting location and length of one or more CDBs in the main memory program. Each CCB must be set up by the following instructions from the main memory program:

- o IOLD (Output CCB Address and Range)
- o IO (Output CCB Control – format 1)

Thereafter, throughout execution of the application, the main memory program is responsible for supplying CCBs as needed, for the CCB list of each channel being used.

3. *Loading Adapter Line Registers*

The line registers of each adapter are loaded next. This action is performed by the appropriate CCP, and the main memory program must issue an IO (Output Channel Control – start input/output) instruction to start the CCP. Startup procedures are unique to the individual line adapter. This loading is accomplished by a separate OUT (Output) instruction for each line register to be loaded.

Line register 6 (character configuration) is loaded from LCT byte 2 or from LCT byte 34. Line register 6 is shared by both channels of one line.

Line register 4 (line speed or synchronization/transmit-fill character) can be loaded from a byte in the programming work area of a line control table. Line register 4 may have a different function depending upon the type of adapter used. For asynchronous line adapters, each register 4 must be loaded with a value indicating the speed at which each channel of the line will operate. For synchronous line adapters, a synchronization character must be loaded into line register 4

³ Prior to this step, you may wish to have a main memory program issue a separate IO (Input Device Identification Number) instruction for each channel to be used; for each channel specified, this action returns an identification number that indicates what type of adapter is in use.

⁴ For the DLCP and MLCP, it may be preferable to use a block mode write, also described in Section 7, as an alternative to the MLCP Loader, available only with the MLCP. A block mode write can be used, for instance, when you wish to initialize and set up only a subset of the Processor's channels, while previously initiated communications processing continues concurrently over other channels.

⁵ *Ibid.*

for the receive channel (for both MLCP and DLCP). For the MLCP only, a transmit fill character must be loaded into line register 4 for the transmit channel. Line register 2 (data set and adapter control) is loaded last from LCT byte 20. Line register 2 is shared by both channels of one line.

Once line register 2 is loaded, the adapter will be enabled to generate channel request interrupts if the transmit on bit of line register 2 is set, according to the configuration of the adapter and the data communications equipment. The CCP should execute a WAIT (Wait) instruction at this point. In the CCP, the WAIT instruction is followed by a data character processing loop, which usually terminates in a branch back to the WAIT. The CCP startup coding preceding the WAIT is normally executed only the first time the CCP is started.

4. *Receiving Data*

A channel request interrupt from the adapter to the Processor indicates that an input (receive) data character is available in a receive channel's line register 1 of the adapter. The Processor performs a context restore for the channel (preparing the appropriate CCP for execution). The CCP is turned on at the instruction just after the previous WAIT (Wait) instruction executed by this CCP; the CCP uses an RECV (Receive) instruction to load the Processor's R-register with the data character from line register 1. The CCP edits and manipulates the data character in the R-register as required by the application. The CCP then transfers the data character from the R-register to the CDB by means of an ST (Store) instruction. The CCP then branches back to the WAIT (Wait Instruction).

This is the basic CCP receive processing loop for each data character of a communications message. The loop can also contain branch and/or TLU (Table Look-Up) instructions for other checks relative to the data character. A CCP subroutine could also be used.

5. *Transmitting Data*

The adapter issues a channel request interrupt to the Processor, indicating that it is ready to accept a data character for transmission. The CCP is turned on after the context restore; the CCP then either loads a data character into the Processor's R-register or uses the character reloaded into the R-register during the context restore.

Next, the CCP can edit and manipulate the data character as required before transferring it to the transmit channel's line register 1 of the adapter by means of a SEND (Send) instruction. The data character is then automatically transmitted from the adapter.

If desired, after issuing the SEND instruction, the CCP can immediately issue a WAIT instruction; in this case, when the CCP is next activated, it will have to load the R-register with the data character to be transmitted next (editing and manipulating it as necessary) before issuing a SEND and a WAIT instruction. Alternatively, after issuing the SEND instruction, the CCP can load the R-register with the data character to be transmitted next (editing and manipulating it as necessary) *before* issuing the WAIT instruction; in this case, the data character will be reloaded into the R-register during the context restore that accompanies reactivation of the CCP, and the SEND can be done immediately.

6. *End of CDB Processing*

The relationship between physical CDBs and logical communications messages is completely under programmer control.

In receive mode, when the CCP executes an ST (Store) instruction for the last character in a CDB, the range in the CCB decreases to zero and the LC (Last Character) indicator is set to 1. To check for the end of receive data *before* a CDB becomes full, the CCP can search for a specific control character in the input data stream; the CCP can use a TLU or a C (Compare) instruction to check for this condition. Whenever processing ends relative to a CDB, the CCP can obtain the next CDB by issuing a GNB (Get Next Block) instruction.

In transmit mode, termination of CDB processing normally occurs when CCB range decreases to zero and the LC (Last Character) indicator is set. In some cases, earlier termination may be necessary because of some other condition discovered by the CCP. In any case, to continue transmission with another CDB and CCB, the CCP must issue a GNB (Get Next Block) instruction.

7. *End of Logical Message Processing*

As mentioned above, the relationship between physical CDBs and logical communications messages is completely under programmer control.

If a logical communications message uses only *one* CDB, processing for that CDB is basically as described in step 6; however, instead of the CCP routinely proceeding from one CDB to another (as in step 6), CDB processing should continue as required by the application.

If logical communications messages comprise *more than one* CDB, individual messages may use either a variable or fixed number of CDBs. In any case, the last CDB in a message can be identified to the CCP if the main memory program has set the LB (Last Block) indicator in the CCB control byte. The last block indicator can be set by an IO (Output CCB Control) instruction from the main memory program. In receive mode, the last CDB can be indicated by a control character in the incoming data stream. Alternatively, the CCB valid indicator can be tested by the CCP (refer to Appendix A).

8. *End of Channel or Line Usage*

When processing relative to a channel or line is finished, you can indicate this fact to the adapter by resetting to 0 the “receive on” and/or the “transmit on” bit in line register 2 of the adapter.

Subsequently, communications processing could be resumed over the channel or line by (as a minimum) reloading line register 2 with appropriate values. A more extensive restart would involve initializing the channel by means of an IO (Output Channel Control – channel initialize) instruction, performing one or more block mode write operations to set up the LCT and CCP, and then reloading the appropriate adapter line registers from the new CCP.



Section 2

Main Memory Program

The main memory program has the following responsibilities:

- o Control of the Processor (MLCP/DLCP) by means of input/output instructions issued to it,
- o Control of communications data blocks (CDBs),
- o Control of communications control blocks (CCBs),
- o Control of channel control programs (CCPs), and
- o Detection of errors and status changes related to data communications equipment and data terminal equipment.

(All terms related to CCBs are defined at the beginning of Section 3.)

SUMMARY OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS RELATED TO PROCESSOR

Table 2-1 provides a summary description of the input/output instructions available to the main memory program for controlling the Processor. These input/output instructions appear in alphabetic order in Table 2-1. They are described in greater detail later in this section.

TABLE 2-1. SUMMARY OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS RELATED TO PROCESSOR

Instruction	Function Code	Description
IO (Input CCB Range)	0C	Transfers, to the main memory program, the two range bytes of the "status" CCB.
IO (Input CCB Status)	18	Transfers, to the main memory program, the two status bytes of the "status" CCB.
IO (Input Data Set Status)	1C	Transfers, to the main memory program, the contents of the line adapter line register 5 for a specified Processor channel.
IO (Input Device Identification Number)	26	Transfers, to the main memory program, the identification number that indicates the type of adapter associated with a specified Processor channel. For MLCP only, if response is 2178 ₁₆ , issue function code 08 (see below).

TABLE 2-1 (cont.) SUMMARY OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS RELATED TO PROCESSOR

Instruction	Function Code	Description
IO (Input Extended Device Identification Number)	08	Transfers, to the main memory program, the identification number that indicates the type of adapter associated with a specified Processor channel. For MLCP, issued when response to Input Device Identification Number (code 26) is 2178 ₁₆ . If used with DLCP, response is the same as that of function code 26, above.
IO (Input LCT Byte)	1E	Transfers, to the main memory program, the LCT byte addressed by the contents of LCT byte 55 for a specified Processor channel, which must be preloaded by the Output LCT Byte instruction.
IO (Input Next CCB Status)	1A	Moves the "status" CCB pointer to the following CCB in the CCB list; transfers the two status bytes of <i>that</i> CCB (which is now the "status" CCB) to the main memory program.
IOLD (Output CCB Address and Range)	09	Transfers, to the "load" CCB, the starting address and range of a CDB in main memory.
IO (Output CCB Control)	0F	<p>Format 1:</p> <p>Transfers control information from the main memory program to the control byte of the "current" CCB. Moves the "load" CCB pointer to the following CCB in the CCB list.</p> <p>Format 2:</p> <p>Transfers, to the "current" CCB, the starting Processor RAM address for "block mode" input/output. Moves the "load" CCB pointer to the following CCB in the CCB list.</p>
IO (Output Channel Control)	05	<p>Causes the Processor to perform <i>one</i> of the following actions:</p> <ul style="list-style-type: none"> o Channel initialization o Start or stop input/output o Start "block mode read" or "block mode write" o CCB list reset

TABLE 2-1 (cont.) SUMMARY OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS RELATED TO PROCESSOR

Instruction	Function Code	Description
IO (Output Interrupt Control)	03	Transfers, to the LCT for a specified Processor channel, the return channel number and interrupt level to be used during interrupts from that channel.
IO (Output LCT Byte)	0B	Transfers one byte from the main memory program to a specified byte in a specified LCT.
IO (Output MLCP/DLCP Control)	01	Causes initialization of the Processor.

CONTROL OF COMMUNICATIONS DATA BLOCKS

The main memory program has total responsibility for the control of CDBs. This responsibility includes (1) supplying *new* CDBs, as needed, for use in communications data transfers and (2) servicing CDBs *after* they have been used for communications data transfers. Since communications data transfers to and from main memory are controlled by a fixed number of reusable communications control blocks (CCBs), the main memory program must know the completion status of CCBs in order to coordinate its control of CDBs. If desired, the main memory program can arrange for the Processor to generate an interrupt as soon as a CCB is marked completed; this technique is described in Section 6. Alternatively, the main memory program can perform its *own* checking of CCB completion status; the format of the two CCB status bytes is described in Section 3.

CONTROL OF COMMUNICATIONS CONTROL BLOCKS

The main memory program completely controls additions to and deletions from the list of CCBs available to each channel of the Processor. This control is achieved by use of the Processor-related input/output instructions described in this section.

CONTROL OF CHANNEL CONTROL PROGRAMS

The main memory program is responsible for loading and starting CCPs. The main memory program can load CCPs by use of the Honeywell-provided MLCP Loader or it can use one or more "block mode writes" for this purpose; both techniques are described in Section 7. The main memory program starts initial execution of each CCP by issuing an IO (Output Channel Control) instruction.

DETECTION OF ERRORS AND STATUS CHANGES RELATED TO DATA COMMUNICATIONS EQUIPMENT AND DATA TERMINAL EQUIPMENT

The main memory program can detect and respond to errors and status changes related to data communications equipment and data terminal equipment. Relevant information is available in the two status bytes of a CCB and in line register 5 of a line adapter. Most of this information is also available to CCPs, allowing *them* to detect and respond to errors and status changes, if desired.

Note that if a CCP is designed to perform *extensive* responses to errors and status changes, its execution time will be increased accordingly. (This increase in execution time may be perfectly acceptable in some applications — e.g., those using low-speed communications lines.)

One approach to detecting and responding to errors and status changes related to data communications equipment and data terminal equipment would be to have the main memory program and the CCP *share* this responsibility. The CCP could be designed to react to errors and status changes as individual characters in a data stream are processed; the main memory program could be designed to react to these errors and status changes as they affect an entire CDB.

At any rate, the designer of a communications application must decide how much handling of errors and status changes will be performed by the main memory program and how much (if any) will be performed by CCPs. Section 6 and Appendix A provide more information on detecting errors and status changes related to data communications equipment and data terminal equipment.

DETAILED DESCRIPTION OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS RELATED TO PROCESSOR

The following subsections describe the input/output instructions usable in a main memory program interfacing with a Processor. See the appropriate Assembly Language manual for details about coding these and other instructions used in the main memory program.

All but one of these input/output instructions are IO instructions. (The other one is an IOLD instruction.) The format of these IO instructions is shown below.


IO ML,CF

ML

An address expression identifying a memory location or register *to* which or *from* which information is to be transferred.

CF

An address expression identifying a memory location or register that contains a channel number and a function code. The format of this information is shown below.



The *channel number* comprises two parts: bits 0 through 5 contain the six bits of the fixed (switch-selectable) channel number for the Megabus or Model 6/23 bus; bits 6 through 9 identify one of the communications channels of the Processor. (The designated communications channel must be serviced by an adapter.)¹

FC indicates the function code, which specifies the exact input/output operation to be performed. An *odd* function code signifies an *output* instruction; the contents of ML will be transferred to the Processor. An *even* function code signifies an *input* instruction; data will be transferred from the Processor to ML.


The format of the IOLD instruction is shown under "IOLD (Output CCB Address and Range) Instruction," later in this section.

Input/output instructions to the Processor are generally executed immediately without causing a NAK. However, you may wish to code a BIOF (Branch if Input/Output Indicator False) instruction after the first input/output instruction following an IO (Output MLCP/DLCP Control) instruction; see Appendix A. (A NAK will occur if the Processor cannot honor the input/output instruction because Processor initialization is still in progress.)

¹ As previously noted, the DLCP may have a total of 4 channels; the MLCP, 16.

IO (Input CCB Range) Instruction


This instruction (function code: 0C) transfers, to ML, the two range bytes in the CCB at the top of the CCB list for the Processor channel specified in CF. As shown below, the range byte from CCB byte 4 is transferred to the *left* byte of ML and the range byte from CCB byte 3 is transferred to the *right* byte of ML.




IO (Input CCB Status) Instruction

This instruction (function code: 18) transfers, to ML, the two status bytes in the CCB at the top of the CCB list for the Processor channel specified in CF. As shown below, for the MLCP the status byte from CCB byte 7 is transferred to the *left* byte of ML and the status byte from CCB byte 6 is transferred to the *right* byte of ML. For the DLCP, the status byte from CCB byte 7 is transferred to the *right* byte of ML, and the status byte from CCB byte 6 is transferred to the *left* byte of ML.

MLCP:



DLCP:




The CCB status bytes will contain zero if the CCB has not yet been marked as completed.

CAUTION:

Input CCP Status does not advance the CCB status pointer. When a status incomplete is detected, after an Input Next CCB Status, then an Input CCB Status would be issued to detect the status complete bit. This technique is used for non-CPU interrupt mode where the main memory program is waiting for CCP completion.

IO (Input Data Set Status) Instruction

This instruction (function code: 1C) causes a *direct* transfer, to ML, of the contents of the adapter line register 5 for the Processor channel specified in CF. The format of the word transferred to ML is shown below.




The contents of line register 5 vary according to the type of adapter; refer to the appropriate appendix.

IO (Input Device Identification Number) Instruction

This instruction (function code: 26) transfers, to ML, an identification number that indicates the type of adapter that services the Processor channel specified in CF. The device identification numbers for the adapters are given in the appendixes of this manual.

IO (Input LCT Byte) Instruction


This instruction (function code: IE) transfers, to ML, the LCT byte addressed by the contents of LCT byte 55. The contents of LCT byte 55 are loaded by the Output LCT Byte instruction (function code: OB) or by a Block Mode Write. Refer to Section 5 for an additional definition of LCT byte 55. The contents of the LCT byte addressed by the contents of LCT byte 55 are delivered to main memory as follows.




IO (Input Next CCB Status) Instruction

This instruction (function code: 1A) causes the "status" CCB pointer to be moved to the following CCB in the CCB list for the Processor channel specified in CF. The two status bytes of *that* CCB (which is now at the top of the CCB list) are then transferred to ML. As shown below, for the MLCP, the status byte from CCB byte 7 is transferred to the *left* byte of ML and the status byte from CCB byte 6 is transferred to the *right* byte of ML. For the DLCP, the status byte from CCB byte 7 is transferred to the *right* byte of ML and the status byte from CCB byte 6 is transferred to the *left* byte of ML.

MLCP:



DLCP:



The CCB status bytes will contain zero if the CCB has not yet been marked as completed. If the CCB status is zero, then only the Input CCB Status instruction can be used if waiting for completion. If an Input Next CCB Status instruction is issued, then the CCB pointer will move to the next CCB and the previous status will be lost. If the CCB does not complete, the LCT status bytes 16/48 and 17/49 should be read by using the Input LCT Byte instruction. A decision based on the LCT status can then be made.

In the CCB list, the CCB that was formerly at the top (before this instruction was executed) is now available for re-use.


Note that the IO (Input Next CCB Status) instruction must be used the *first time* status is obtained from a CCB list. This use of the instruction moves the "status" CCB pointer to CCB 1, which is the first CCB used after the CCB list is initialized (as described in Section 3).

Under certain circumstances, an attempt to execute an IO (Input Next CCB Status) instruction will cause the Processor to issue a NAK; see "Conditions Under Which Processor Will Issue a NAK" in Appendix A.

IO (Input Extended Identification Number) Instruction

This instruction (function code: 08) transfers, to the main memory program, the identification number that indicates the type of adapter associated with a specified Processor channel. For the MLCP, it is issued when response to Input Device Identification Number (function code: 26) is 2178₁₆ and for the DLCP, the function is the same as Input Device Identification Number (function code: 26). When this command (Input Extended Identification Number) is issued, the Processor will return the contents of the line register 0 of the adapter, which is designated to hold an extended ID number for certain adapters.

The format is as follows.



IOLD (Output CCB Address and Range) Instruction

This instruction (function code: 09) transfers, from the “address” and “range” (see format below) the starting address and range of a CCB. For the MLCP, the starting address is the starting *byte* address and the range in bytes. For the DLCP, the starting address is the starting *word* address and the range in *bytes*. The transfer is made to the “load” CCB in the CCB list for the Processor channel specified in CF.

This is an IOLD instruction, the format of which is shown below.

IOLD address,Cf,range

address

An address expression identifying a memory location or register (the latter for use of the indirect addressing technique) that indicates the starting byte (MLCP) or word (DLCP) address of the CCB in main memory.

CF

An address expression identifying a memory location or register that contains a channel number and a function code. The format of CF is the same as that described under CF for an IO instruction, earlier in this section.

range

An address expression identifying a memory location or register that indicates the number of bytes in the CDB. The range must be an integer from 1 to 32,767.

The starting address of the CDB is stored in bytes 0, 1, and 2 of the “load” CCB. The least significant bits of the address are stored in byte 0 for the MLCP and in byte 1 for the DLCP. The range for the CDB is stored in bytes 3 and 4 of the “load” CCB. The least significant bits of the range are stored in byte 3 for the MLCP and in byte 4 for the DLCP.

Under certain circumstances, an attempt to execute an IOLD (Output CCB address and Range) instruction will cause the Processor to issue a NAK; see “Conditions Under Which the Processor will Issue a NAK” in Appendix A.

NOTE: To obtain a byte-specific address, the following technique could be used for the DLCP:

IOLD \$R4.R3

where R3 contains a one-byte offset to the word address contained in R4. This action results in the setting of the byte address indicator in CCB byte 2 to the value 1.


IO (Output CCB Control) Instruction

This instruction (function code: 0F) is used for either of two purposes:

1. It transfers, from the right byte of ML, a control byte to byte 5 of a CCB, resetting bytes 6 and 7 (the status bytes) of the CCB to zero.
2. It transfers, from ML, a RAM address (where a “block mode read” or a “block mode write” will begin) to bytes 5 and 6 of a CCB, resetting byte 7 to zero.

In both cases, execution of this instruction completes CCB setup initiated by an IOLD (Output CCB Address and Range) instruction and moves the "load" CCB pointer to the following CCB in the CCB list.

If a *control byte* is to be transferred to byte 5 of a CCB, ML must be formatted as shown below.



The bits in the control byte have the following significance:

Bit 8—interrupt control

0 - No action.

1 - Interrupt the main memory program when this CCB is marked as completed. (The interrupt will occur at the interrupt level assigned to the related channel.)

Bit 9—"valid" CCB

0 - Firmware sets this bit to zero when this CCB has been marked as completed and is therefore no longer "valid" (i.e., usable as an "active" CCB).

1 - This CCB is "valid" (i.e., usable as an "active" CCB). This bit must be set to 1 to complete setup of the CCB.


Bit 10—last CDB

0 - No action.

1 - This CCB pertains to the *last* CDB in a message. If this bit is set to 1, it serves as a flag that can be used by the CCP for special processing of the last CDB in a message. The Processor's LB-indicator will be set to 1 when this CCB is "active."

Bits 11 through 15—must be zero

If a *RAM address* is to be transferred to bytes 5 and 6 of a CCB, ML must be formatted as shown below.



The right byte of this word is transferred to CCB byte 5; the left byte is transferred to CCB byte 6. The 12-bit RAM address indicates the RAM byte at which the "block mode read" or "block mode write" will begin.

IO (Output Channel Control) Instruction

This instruction (function code: 05) transfers a control word from ML to the Processor. Each execution of this instruction affects only *one* channel. Only one bit in the control word can be set to 1.

The operations achieved by the bits of the control word (if set to 1) are summarized below.

Bit 0—channel initialize

Bit 1—start input/output

Bit 2—stop inout/output

Bit 3—reserved

Bit 4—start "block mode read"

Bit 5—start "block mode write"

Bit 6—reserved

Bit 7—CCB list reset

Bits 8 through 15—reserved

The following actions are performed by the Processor when it receives a control word with a bit set to 1.

Bit 0—channel initialize

- o Resets to zero line register 2 of the adapter.
- o Halts execution of CCP.
- o Stops all activity for this channel.
- o Resets to zero the entire LCT area for this channel (LCT bytes 0 through 31 for receive channel, LCT bytes 32 through 63 for transmit channel).
- o Resets CCB list (see bit 7, below, for a description of this operation).

Bit 1—start input/output

- o Starts input/output. Start I/O causes the CCP to begin execution. The starting address of the CCP is contained in LCT bytes 6 and 7 for receive, and LCT bytes 38 and 39 for transmit. The main memory program must have previously set these locations to the CCP starting address at least once during the program.
- o Starts execution of the CCP. If the CCP is already running and a Start I/O is issued, a loss of data characters may result.

Bit 2—stop input/output

- o Resets to zero “receive on” (bit 6) or “transmit on” (bit 7) in line register 2 of the adapter. This action prevents subsequent data-generated channel request interrupts.
- o Resets to zero “receive on” (bit 6) or “transmit on” (bit 7) in the LCT byte 20 copy of LR2.
- o Halts execution of CCP.
- o Resets to zero the LCT status bytes (LCT bytes 16 and 17 for receive channel, LCT bytes 48 and 49 for transmit channel)—*after* they have been transferred to the appropriate CCB.
- o Terminates “active” CCB (with “meaningful” status information) and stops CCB list processing.
- o Inhibits interrupts to the main memory program (but does not change channel’s interrupt level).
- o Stops all activity for this channel.

Bit 4—start “block mode read”

This operation is used to read any portion of the Processor RAM. A *receive* (even-numbered) channel must be designated in CF when this operation is performed.

- o Uses the CCB next in line to be “active” to read a block of consecutive RAM locations into the main memory program. (Details appear in Appendix A.) When the read is completed (CCB range equals zero), the CCB will be marked as completed (with “meaningful” status information). The main memory program will be interrupted at the interrupt level of the receive channel used for the block mode read (unless this channel’s interrupt level is zero).

Bit 5—start “block mode write”

This operation is used to write a block of consecutive RAM locations. It is a convenient way to write the LCT area and the CCP area of the addressed Processor channel.

IMPORTANT: A block mode write should not be used to write into LCT areas other than the currently addressed channel when any other channels may be active. In the addressed channel, care should be taken not to overwrite reserved firmware areas (see Section 5). In addition, care should be taken when other channels are active not to write into *their* active LCT, CCB area.

A *transmit* (odd-numbered) channel must be designated in CF when this operation is performed. Note that the LCT bytes for the Processor channel used for a block mode write cannot themselves be written into at this time because these bytes are used by the firmware during the course of this operation. Also, any *firmware-reserved* LCT bytes written into during a block mode write must be written with zeros (MLCP only).

- o Uses the CCB next in line to be “active” to write a block of consecutive RAM locations from the main memory program. (Details appear in Section 7.) When the write is completed (CCB range equals zero), the CCB will be marked as completed (with “meaningful” status information). The main memory program will be interrupted at the interrupt level of the transmit channel used for the block mode write (unless this channel’s interrupt level is zero).

Bit 6—reserved


Bit 7—CCB list reset

- o Resets the channel’s CCB pointers to their initialized state (i.e., the “status” CCB pointer is set to point to CCB 0 of the CCB list and the “load” CCB pointer and “active” CCB pointer are set to point to CCB 1 of the CCB list).
- o Resets the control byte of each of the four CCBs of the channel. This action resets the “valid” bits.

IO (Output Interrupt Control) Instruction

This instruction (function code: 03) transfers, from ML, a return channel number (the central processor’s channel number) and an interrupt level to be used during interrupts from the Processor channel specified in CF. For a receive channel, the left byte of ML is transferred to LCT byte 12 and the right byte is transferred to LCT byte 13. For a transmit channel, the left byte of ML is transferred to LCT byte 44 and the right byte is transferred to LCT byte 45.


The format of ML is shown below.



IO (Output LCT Byte) Instruction

This instruction (function code: 0B) transfers, from ML, a byte of information to a specific LCT byte address. Bits 0 through 8 of the Processor channel number specified in CF establish the LCT to which the information is transferred; bit 9 of CF is not meaningful in this case because *one* LCT applies to *both* channels of a line. (The base from which “LCT address” is an offset is byte 0 of the LCT that applies to the line indicated by bits 0 through 8 of CF.)

The format of ML is shown below.




New LCT byte indicates an 8-bit value to be transferred to the LCT address indicated in bits 10 through 15.

LCT address is relative to byte 0 of the LCT for the line indicated by bits 0 through 8 of CF. The six bits of the LCT address permit *any* of the 64 LCT bytes to be designated.

IO (Output MLCP/DLCP Control) Instruction

This instruction (function code: 01) transfers, from ML, a control word to the Processor. All Processor channels are affected by this control word. Any channel can be specified in CF, provided that channel is serviced by an adapter.

The format of ML is shown below.



If *I* is set to 1, MLCP initialization will be performed; otherwise, no action is taken. DLCP initialization will occur unconditionally (i.e., the value of *I* may be 1 or 0). Initialization comprises the following actions:

- o The Processor executes its basic logic test.
- o Each line register 2 of each adapter is reset to zero; channel request interrupts are thus inhibited.
- o All of RAM is reset to zero.
- o LCT byte 1 of channel 0 contains the hexadecimal number of the firmware revision.
- o All channels are initialized. (This operation is described under the "IO (Output Channel Control) Instruction," earlier in this section.)
- o The Processor is placed in a quiescent state; no interrupts or data transfers can occur.

Soft Initialize

The pressing of the Clear (CLR) push button on the central processor control panel causes the Processor to perform a "soft initialize" which does the following:

- o Clears the adapters.
- o Clears LCT bytes 8, 9, 40 and 41 of each channel.
- o Clears the Processor internal registers.
- o Runs the basic logic test (BLT)

The soft initialize differs from the hard initialize caused by the command Output Processor Control (code: 01) in that the hard initialize, in addition to performing the soft initialize functions defined above, also clears the RAM.

When in a software debug mode, it is preferable that the RAM not be cleared so that meaningful dumps can be taken to indicate the Processor condition.



Section 3

Communications Control Blocks

Communications control blocks (CCBs) are data structures in the Processor RAM; they are written from a main memory program and then used by the Processor firmware to control the flow of data between a main memory program and the Processor. Space for 8 CCBs per line (a total of 64 for the MLCP and 16 for the DLCP) exists at the high end of the Processor RAM (see Figure 1-3 and Figure 1-4 for the MLCP and DLCP, respectively). A “list” of four consecutive CCBs is available for each of the communications channels (16 for the MLCP, 4 for the DLCP). The CCB list pertaining to channel 0 begins at the low memory end of the CCB area; the remaining CCB lists are arranged by ascending order of channel number toward high RAM. Refer to Appendix A for a tabular representation.

Each CCB is used to contain address and range information that describes a communications data block (CDB) in the main memory program. In addition, a CCB must be written with control information from the main memory program before the CDB can be used in a data transfer. Finally, when a data transfer to or from a CDB is complete, the related CCB is updated with status information. Some of this status information is obtained from the line control table (LCT) associated with the communications channel to which the CCB pertains.

Note the definitions of the following terms, which are used throughout this section:

- o “Valid” CCB – A CCB that has been set up by an IOLD (Output CCB Address and Range) instruction and an IO (Output CCB Control) instruction and is usable (or in use) as an “active” CCB. As many as *four* CCBs in a list can be “valid” at any point in time.
- o “Active” CCB – The CCB (in its list) that is actively in use by firmware to control a data transfer to or from the related CDB. Only *one* CCB in a list can be “active” at any point in time.
- o “Current” CCB – The CCB (in its list) that was most recently written by an IOLD (Output CCB Address and Range) instruction. This CCB is at the logical *bottom* of its CCB list.
- o “Load” CCB – The CCB (in its list) that will be written by the next IOLD (Output CCB Address and Range) instruction.¹
- o “Status” CCB – The CCB at the logical *top* of its CCB list. This is the CCB whose status was delivered to the main memory program by the most recent IO (Input Next CCB Status) instruction for this CCB list.
- o “Load” CCB pointer – This pointer indicates the “load” CCB. This pointer is moved from the “current” CCB to the following CCB by an IO (Output CCB Control) instruction, which at the same time completes setup of the “current” CCB, thus making it “valid.”
- o “Active” CCB pointer – This pointer indicates the “active” CCB. This pointer is moved from the “active” CCB to the following CCB (which then becomes the “active” CCB) by execution of a GNB (Get Next Block) instruction in the channel control program (CCP).

¹Note that during the interval between execution of an IOLD (Output CCB Address and Range) instruction and execution of an IO (Output CCB Control) instruction, the “current” CCB and the “load” CCB are the *same one*. Thus, if a *second* IOLD (Output CCB Address and Range) instruction is issued *before* an IO (Output CCB Control) instruction is issued, the address field and the range field of the “current”-“load” CCB will be overwritten.

- o *“Status” CCB pointer* – This pointer indicates the “status” CCB. This pointer is moved from the “status” CCB to the following CCB (which then becomes the “status” CCB) by an IO (Input Next CCB Status) instruction.
- o *CCB list* – A CCB list of four consecutive CCBs exists in upper RAM for *each* of the Processor communications channels. Each CCB comprises eight bytes; each CCB list comprises 32 bytes. The CCB list for channel 0 begins at the bottom of the CCB area; the remaining CCB lists are arranged by ascending order of channel number toward high RAM.

The programming interface to the CCB list is achieved by means of input/output instructions in the main memory program. These instructions were described previously in Section 2.

A CCB list is in its “initialized” state (i.e., the “status” CCB pointer is set to point to CCB 0 of the CCB list and the “load” CCB pointer and “active” CCB pointer are set to point to CCB 1 of the CCB list) immediately after one of the following instructions is executed:

- IO (Output MLCP/DLCP Control)
- IO (Output Channel Control – channel initialize)
- IO (Output Channel Control – CCB list reset)

Execution of the first instruction above initializes *all* CCB lists in the RAM; it also resets all of RAM (including all CCB lists) to zero. Execution of either of the other two instructions initializes the CCB list for only *one* channel. (Note that a CCB list is not in its initialized state if, during processing, it becomes empty because all its CCBs have been used and marked as completed and no other CCB has been written.)

The physical format of a CCB list is shown below.

CCB 0	8 bytes
CCB 1	8 bytes (used first)
CCB 2	8 bytes
CCB 3	8 bytes

The physical CCBs in each list are used in “circular” fashion. That is, when a CCB list is first used after being initialized, CCB 1 is written first, CCB 2 is written second, CCB 3 is written third, and CCB 0 is written fourth. (The CCBs will be obtained by the CCP in this same order.) As CCBs are re-used, the same circular order is maintained; CCB 1 is written fifth, CCB 2 is written sixth, and so on.

The CCB list has a logical top and bottom. The CCB at the *top* of the list is the CCB whose status was delivered to the main memory program by the most recent IO (Input Next CCB Status) instruction; this CCB is known as the “status” CCB. The CCB at the *bottom* of the list is the CCB that was most recently written by an IOLD (Output CCB Address and Range) instruction; this CCB is known as the “current” CCB. (Refer to the discussion in Section 2 of these commands.)

The CCB list is processed dynamically. As a CCB at the logical top of the list (e.g., CCB 2) is marked as completed, the main memory program can obtain its status information; then the main memory program can move the “status” CCB

pointer to the following CCB (CCB 3) by use of an IO (Input Next CCB Status) instruction. The CCB formerly at the top of the list (CCB 2) is now available for re-use. Similarly, as each CCB is written, a new logical bottom is established for the list. CCB list processing continues with “deletions” from the logical top of the list and “additions” to the logical bottom of the list, according to the requirements of the communications application.

The IO (Input CCB Status) and IO (Input CCB Range) instructions always obtain information from the “status” CCB, at the top of the CCB list. Typically, this CCB is either still active or it is marked as completed, with some action pending for its status or range information. The IO (Input Next CCB Status) instruction – as mentioned above – causes the “status” CCB pointer to be moved from the CCB at the top of the list to the following CCB.

Typically, the IO (Output Channel Control – start input/output) instruction is used to initiate processing with the CCB next in line to be active. Note that this instruction can be executed before this CCB becomes the “status” CCB.

The IOLD (Output CCB Address and Range) instruction establishes a new logical bottom of the CCB list. The new logical bottom is the physical CCB one beyond the previous logical bottom of the list (using the circular order described above). The IO (Output CCB Control) instruction refers to the CCB at the logical bottom of the list; this instruction writes the control field in the CCB, completing setup of that CCB, and moves the “load” CCB pointer to the following CCB in the list.

CCB list setup may continue until four CCBs have been set up. At this point, an IO (Input Next CCB Status) instruction must be issued before another CCB can be set up.

CCB list processing can be started or stopped by use of the IO (Output Channel Control) instruction. Setting bit 1 (start input/output) in the control word used with this instruction starts CCB list processing; setting bit 2 (stop input/output) in this control word stops CCB list processing. When CCB list processing is stopped in this manner, two status bytes in the “active” CCB are updated; the status complete bit for this CCB is set to 1. If CCB list processing is stopped and then restarted by use of IO (Output Channel Control) instructions, the CCB next in line to become active will be used.

The CCB area of RAM is accessible, if desired, through a block mode read operation. See Appendix A.

CCB FORMAT

Figures 3-1 and 3-2 show the format of a CCB used to control a communications data transfer for the MLCP and DLCP, respectively. The fields of the CCB are described in the following subsections.

A specially formatted CCB is used to control a block mode input/output operation from/to the Processor RAM. For more information about this “special” type of CCB, see “Format of CCB for Block Mode Write” and “CCB Status Field After Block Mode Write” in Section 7.

CCB Address Field

MLCP

The *address* field occupies bytes 0, 1, and 2 of the CCB. This field is written from the main memory program by an IOLD (Output CCB Address and Range) instruction. When first written, the address field contains the starting *byte* address of a CDB in the main memory program; the low-order end of the starting byte address is contained in byte 0 of the CCB.




Figure 3-1. Format of a CCB for MLCP




Figure 3-2. Format of a CCB for DLCP

The contents of the address field are increased as data characters are physically transferred between the CDB and the MLCP based on the CCP's execution of format 1 LD (Load) or ST (Store) instructions.

The address field value is increased by 1 each time execution of a format 1 LD (Load) or ST (Store) instruction causes *one* data character to be physically transferred between the CDB and the MLCP. This case applies only upon execution of the first (or last) LD or ST instruction pertaining to a CDB that begins (or ends) at an odd byte boundary.

The address field value is increased by 2 each time execution of a format 1 LD (Load) or ST (Store) instruction causes *two* data characters to be physically transferred between the CDB and the MLCP. This case applies upon execution of the *first* of two LD instructions or upon execution of the *second* of two ST instructions. (Execution of the *second* LD instruction or of the *first* ST instruction does not cause a physical data transfer between the CDB and the MLCP; hence the address field value is not increased as either of these instructions is executed.)

DLCP

The *address* field occupies bytes 0, 1, and 2 of the CCB. This field is written from the main memory program by an IOLD (Output CCB Address and Range) instruction. When first written, the address field contains the starting *word* address of a CDB in the main memory program; the low-order end of the starting byte address is contained in byte 1 of the CCB. Bits 6 and 7 of byte 2 contain the two most significant bits (refer to Figure 3-2) of the address with bit 6 the high-order bit.

The address field value is increased by one every *second* time a format 1 LD or ST instruction is issued, which action causes a word to be physically transferred between a CDB and the DLCP.

NOTE: The format 1 LD or ST is a byte transfer and therefore two uses are required to transfer a word.

An exception to this occurs at an odd byte boundary, in which instance the address field value is increased by one when the *first* format 1 LD or ST causes the first *byte* to be physically transferred between a CDB and the DLCP. (An odd byte boundary would normally occur only on the very first format 1 LD or ST.)

CCB Range Field

The *range* field occupies bytes 3 and 4 of the CCB. This field is written from the main memory program by an IOLD (Output CCB Address and Range) instruction. When first written, the range field indicates the number of bytes in the CDB. The low-order end of the range value is contained in byte 3 of the CCB for the MLCP and in byte 4 for the DLCP.

The contents of the range field are decreased by 1 each time a format 1 LD (Load) or ST (Store) instruction is executed in the CCP (regardless of whether that instruction causes a physical data transfer between the CDB and the Processor).

CCB Control Field

The *control* field occupies byte 5 of the CCB. The control field is written from the main memory program by an IO (Output CCB Control) instruction. The format and significance of this field are shown below.

0	1	2	3	4	5	6	7
I	V	LB	0	0	0	0	0

I – Invalid V – Valid LB – Last Block

Bit 0 – interrupt control

0 – No action.

1 – Interrupt the main memory program when this CCB is marked as completed (CCB byte 7, bit 3 for MLCP; CCB byte 6 bit 3 for DLCP). The interrupt will occur at the interrupt level assigned to this channel. If no interrupt level has been assigned, no interrupt will occur.

Bit 1 – “valid” CCB

0 – This is not a “valid” CCB; it cannot be used as an “active” CCB. This condition exists before this bit is set to 1 by an IO (Output CCB Control) instruction. This bit is reset to 0 by firmware when this CCB is marked as completed (bit 3 of CCB byte 7 (MLCP), byte 6 (DLCP) after it has been used during processing of a CDB.

1 – This is a “valid” CCB; it is usable as an “active” CCB. This bit must be set to 1 complete setup of the CCB.

Bit 2 – last CDB

0 – No action.

1 – This CCB pertains to the last CDB in a message. This is a flag that can be used by the CCP for special processing of the last CDB in a message. If this bit is set to 1, the Processor’s LB-indicator will be set to 1 when this CCB is “active.” The CCP can test the LB-indicator by means of BLBT (Branch if Last Block True) and BLBF (Branch if Last Block False) instructions.

CCB Status Field

The *status* field comprises bytes 6 and 7 of the CCB. The CCB status field is reset to zero as setup of the CCB is completed by execution of an IO (Output CCB Control) instruction. Later, as processing ends relative to a CCB, its status field is updated by firmware and the CCB status complete bit (CCB byte 7, bit 3 for MLCP and byte 6, bit 3 for DLCP) is set to 1. (Table 3-1 indicates the conditions under which processing relative to a CCB can end.)

The CCB status field is updated with information from the two LCT status bytes combined with other information. The LCT status bytes are bytes 16 and 17 for a receive channel and bytes 48 and 49 for a transmit channel. Once the status field of the CCB has been updated, the CCB’s status is said to be “meaningful.”

The status bytes of the “status” CCB can be read from the main memory program, whenever appropriate, by an IO (Input CCB Status) instruction. An IO (Input Next CCB Status) instruction moves the “status” CCB pointer to the following CCB (which then becomes the “status” CCB) and reads the status field of this new “status” CCB.

The format of the two bytes of the CCB status field is shown on the following page. The shaded bit positions are those to which information is passed from the LCT status bytes. Note that, in the CCB status field, status byte 1 is stored *above* status byte 2; this order is the opposite of the order of the status bytes in the LCT.

Status Byte 1

(CCB Byte 7, MLCP) (CCB Byte 6, DLCP)

Bit 0 – interrupt main memory program from CCP

0 – No action.

1 – The main memory program has been interrupted due to execution of an INTR instruction in the CCP.

	0	1	2	3	4	5	6	7
BYTE 6 CCB STATUS BYTE 2	RESERVED	DATA CHECK ERROR	RECEIVE NONZERO RESIDUAL RANGE ----- TRANSMIT LAST BLOCK (SEE NOTE)	DATA SET OR COMMUNICA- TIONS-PAC STATUS CHANGE	CORRECTED MEMORY ERROR	INVALID MEMORY ADDRESS	MEGABUS PARITY ERROR	UNCORRECTED MEMORY ERROR
BYTE 7 CCB STATUS BYTE 1	INTERRUPT MAIN MEMORY PROGRAM FROM CCP	INTERRUPT MAIN MEMORY PROGRAM FROM CCB	DATA SERVICE ERROR	CCB STATUS COMPLETE	CCB SERVICE ERROR	FOR PROGRAMMING USE	FOR PROGRAMMING USE	RESERVED

NOTE: For transmit, bit 2 equals last CCB block.

Figure 3-3. MLCP CCB Status Bytes 1 and 2

	0	1	2	3	4	5	6	7
BYTE 6 CCB STATUS BYTE 1	INTERRUPT MAIN MEMORY PROGRAM FROM CCP	INTERRUPT MAIN MEMORY PROGRAM FROM CCP	DATA SERVICE ERROR	CCB STATUS COMPLETE	CCB SERVICE ERROR	FOR PROGRAMMING USE	FOR PROGRAMMING USE	RESERVED
BYTE 7 CCB STATUS BYTE 2	RESERVED	DATA CHECK ERROR	RECEIVE NONZERO RESIDUAL RANGE ----- TRANSMIT LAST BLOCK	DATA SET OR COM. MUNICATI- ONS-PAC STATUS CHANGE	RESERVED	RESERVED	RESERVED	UNCORRECTED MEMORY ERROR OR INVALID MEMORY ERROR

NOTE: FOR TRANSMIT, BIT 2 EQUALS LAST CCB BLOCK.

Figure 3-4. DLCP CCB Status Bytes 1 and 2

Bit 1 – interrupt main memory program

0 – No action.

1 – The main memory program has been interrupted when processing ends relative to this CCB. This bit is set to 1 in either of two cases: (1) if bit 0 of CCB byte 5 has been set to 1 – by an IO (Output CCB Control) instruction in the main memory program or (2) if bits 0 and 2 of LCT byte 8/40 have been set to 1 and a data set or adapter status change has been recorded in LCT byte 14/46 (Data Set Scan).

Bit 2 – data service error

0 – No data service error has occurred.

1 – A data “timing window” has been missed. On receive, the adapter has detected a receive overrun (see bit 6 of LCT byte 14/46 in Section 5). On transmit, the adapter has detected a transmit underrun (see bit 7 of LCT byte 14/46 in Section 5).

Bit 3 – CCB status complete.

This bit is always set to 1 as the CCB status field is written by Processor firmware. This setting indicates that processing relative to this CCB has ended and the contents of its status field are meaningful. Table 3-1 indicates the conditions under which processing relative to a CCB can end.

Bit 4 – CCB service error

0 – No CCB service error has occurred.

1 – This bit setting pertains to an error that occurred before this CCB became “valid.”

On receive, a format 1 ST (Store) instruction was attempted when there was no "valid" CCB. The instruction was not executed; instead, Processor firmware set this bit to 1 (in LCT status byte 1) and proceeded to the next sequential instruction in the CCP.

On transmit, a format 1 LD (Load) instruction was attempted when there was no "valid" CCB. The instruction was not executed; instead, Processor firmware set this bit to 1 (in LCT status byte 1), returned the CCP pointer to the address of this LD instruction, and executed a WAIT (Wait) instruction. At the next channel request interrupt for this channel, this instruction was attempted again.

See the description of bit 4 of LCT byte 16/48 in Section 5.

Bits 5 and 6 – for programming use

Within LCT status byte 1, these two bits can be used by the CCP for application-specific purposes. Later, when the contents of the LCT status bytes are transferred to the CCB status field, these two bit positions become available for scrutiny by the main memory program as it issues an IO (Input CCB Status) or IO (Input Next CCB Status) instruction. Thus, these two bit positions can be used as a means for the CCP to pass application-specific status information to the main memory program.

Status Byte 2

(CCB Byte 6, MLCP) (CCB Byte 7, DLCP)

Bit 1 – data check error

0 – No data check error has occurred.

1 – A data parity error has been detected by firmware, or the CCP has set this bit after detecting a cyclic redundancy check error. (In both cases, this bit setting is relevant only to receive operations.)

Bit 2 – CCB nonzero range residue for receive only (see "NOTE" on previous page under diagram)

0 – No CCB range residue exists.

1 – The CCB has been terminated before its range field value decreased to 0.

Bit 2 – last block for transmit only

0 – Not last block

1 – Last block

Bit 3 – data set or adapter status change

0 – No data set or adapter status change has been recorded.

1 – Bits 0 and 1 of LCT byte 8/40 were set to 1 and a data set or adapter status change was recorded in LCT byte 14/46.

Bit 4 – corrected memory error (MLCP only; bit not used in DLCP)

0 – No corrected memory error has occurred.

1 – One or more hardware-corrected memory errors occurred in the CDB related to this CCB.

Bit 5 – invalid memory address (MLCP only; bit not used in DLCP)

0 – No invalid memory address has occurred.

1 – A reference to a CDB has resulted in an invalid memory address on the Megabus; main memory has issued a NAK. This condition has caused the CCB to be terminated.

Bit 6 – Megabus parity error (MLCP only; bit not used in DLCP)

0 – No Megabus parity error has occurred.

1 – Incorrect parity existed on the Megabus as a data character was transferred to the MLCP. This condition has caused the CCB to be terminated.

- Bit 7 – uncorrected memory error (MLCP)
 - 0 – No uncorrected memory error has occurred.
 - 1 – An uncorrected memory error occurred in the CDB related to this CCB. This condition has caused the CCB to be terminated.
- Bit 7 (DLCP) – As follows:
 - Uncorrected memory error
 - 0 – No uncorrected memory error has occurred.
 - 1 – An uncorrected memory error occurred in the CDB related to this CCB. This condition has caused the CCB to be terminated.
 - Invalid memory address
 - 0 – No invalid memory address has occurred.
 - 1 – A reference to a CDB has resulted in an invalid memory address on the Model 23 bus; main memory has issued a NAK. This condition has caused the CCB to be terminated.

WRITING A CCB²

A CCB is normally set up by the execution of two instructions by the main memory program. The first instruction is an IOLD (Output CCB Address and Range), which writes the CCB's address and range fields with appropriate values. The second instruction is an IO (Output CCB Control), which writes an appropriate value into the CCB's control field and resets the CCB's status field to zero. A CCB is not available for use until it has been set up by these two instructions.

CCB DESCRIPTIONS OF A CDB

MLCP

When a CCB is first written by an IOLD (Output CCB Address and Range) instruction, it identifies the starting byte address of a CDB in the main memory program. The starting byte address can be either the first (left) or second (right) byte of a word in main memory. (Likewise, the CDB can end with the first or second byte of a main memory word.)

A CDB is a consecutive series of bytes in main memory. It can be used as either an input (receive) buffer or an output (transmit) buffer during data transfers to or from the MLCP.

Data in a CDB is arranged in increasing order from the lowest byte address towards the highest byte address in the CDB. The first character transmitted or received is contained in the lowest byte address of the CDB.

Note that the contents of the CCB's address field are increased only as data characters are *physically* transferred between the CDB and the MLCP; see "CCB Address Field," earlier in this section. The contents of the CCB's range field decrease by 1 each time a format 1 LD (Load) or ST (Store) instruction is executed in the CCP (regardless of whether that instruction causes a physical data transfer between the CDB and the MLCP).

DLCP

When a CCB is first written by an IOLD (Output CCB Address and Range) instruction, it identifies the starting word address of a CDB in the main memory program. The starting word address can be either the first (left) or second (right) byte of a word in main memory. Refer to Section 2 for a description of the IOLD instruction. Likewise, the CDB can end with the first or second byte of a main memory word.

²For a description of how to set up a CCB to control a block mode input/output operation, see "Format of CCB for Block Mode Write" in Section 7.

A CDB is a consecutive series of bytes in main memory. It can be used as either an input (receive) buffer or an output (transmit) buffer during data transfers to or from the DLCP.

Data in a CDB is arranged in increasing order from the lowest byte address towards the highest byte address in the CDB. The first character transmitted or received is contained in the lowest byte address of the CDB.

How the contents of the CCB address field are increased was described previously under the paragraph entitled "CCB Address Field (DLCP)."

PROCESSING OF AN "ACTIVE" CCB

A CCB is "active" when it is being used by Processor firmware to control the flow of data to or from a CDB. A CCB becomes "active" when the CCP issues a GNB (Get Next Block) instruction that moves the "active" CCB pointer to it. During active processing, the CCB is used only by Processor firmware; it is not accessible from the CCP.³

As data characters are physically transferred to or from the CDB by way of the Processor, the contents of the CCB address field are increased appropriately; see "CCB Address Field" earlier in this section.

In the case of the MLCP, if the CCB describes a CDB input (receive) buffer, the CCB address field points to the location that will be used to store the next data character to be received from the MLCP. For the DLCP, if the CCB describes a CDB input (receive) buffer, the CCB address field defines a starting word in memory where receive characters will be stored.

For the MLCP, if the CCB describes a CDB output (transmit) buffer, the CCB address field points to the next data character to be transferred from main memory to the MLCP. For the DLCP, if the CCB describes a CDB output (transmit) buffer, the CCB address field points to the starting word in main memory from which characters are to be transferred.

The contents of the CCB range field are decreased by 1 as each format 1 LD (Load) or ST (Store) instruction is executed by the CCP (regardless of whether that instruction causes a physical data transfer between the CDB and the Processor). This process continues until the value of the range field decreases to zero or — as in the case of a receive operation, until a termination condition (EOT, EOB, etc.) establishes the end of a data block, causing a nonzero range residue. Range residue in the range field indicates the number of bytes in the CDB to or from which direct memory access data transfers had not been made when the CCB was marked as completed.

When processing of an "active" CCB is completed, the status of the related data transfer is recorded in the two status bytes of the CCB. (Some of the status information comes from the LCT status bytes; see "CCB Status Field," earlier in this section.) At this point, the CCB status complete bit (CCB byte 7, bit 3 for MLCP, CCB byte 6, bit 3 for DLCP) is set to 1.

COMPLETION OF A CCB

Table 3-1 describes various conditions that cause a CCB to be marked as completed and the means by which each condition can be ascertained by the main memory program.

³Exception: The "valid" and LB (last block) bits may be tested by the BVBT, BVBF, and BLBT, BLBF instructions, respectively.

TABLE 3-1. CCB COMPLETION CONDITIONS

CCB Completion Condition	Action by Which Main Memory Program Can Ascertain Condition
CCP has issued a GNB (Get Next Block) instruction, causing the "active" CCB to be marked as completed.	CCP could indicate this action by setting bit 5 or 6 in LCT byte 16 (for receive channel) or LCT byte 48 (for transmit channel) before issuing the GNB instruction. This information would then be available to the main memory program through bit 5 or 6 of CCB byte 7 for MLCP or byte 6 for DLCP.
Main memory program has issued an IO (Output Channel Control – stop input/output) instruction.	Self-evident.
Invalid memory address.	IO (Input CCB Status) or IO (Input Next CCB Status). CCB byte 6 (MLCP) or byte 7 (DLCP), bit 5 is set to 1.
Megabus parity error (MLCP only).	IO (Input CCB Status) or IO (Input Next CCB Status). CCB byte 6, bit 6 is set to 1.
Uncorrected memory error.	IO (Input CCB Status) or IO (Input Next CCB Status). CCB byte 6 (MLCP) or byte 7 (DLCP), bit 7 is set to 1.

Section 4

Channel Control Program

CCP STRUCTURE AND COMPONENTS

A channel control program (CCP) must be created and then stored in the Processor RAM, where it serves as the interface between one or more processor communications channels and communications data blocks (CDBs) in the main memory program. Each CCP handles a communications data stream being received by, or transmitted from, these CDBs. The data stream is handled one character at a time, and the CCP can modify or delete an individual character in the data stream or it can transfer the character unchanged. The CCP can also manipulate certain bytes in the line control table (LCT) pertaining to the channel serviced by the CCP; this LCT information relates to communications control blocks (CCBs), the line interface (adapter or Communications-Pac), and data communications equipment.

CCP Setup

A CCP must be coded as a set of macro calls and processed by the appropriate operating system macro preprocessor before being assembled. A detailed description of each CCP generation control statement and executable instruction, along with the proper macro call format, appears later in this section.

Each CCP in the Processor must reside in consecutive locations of the CCP area of RAM, which extends from byte 512 to byte 3583 for the MLCP and to byte 4607 for the DLCP, inclusive (see Figures 1-3 and 1-4). Multiple CCPs can coexist in RAM – provided they do not overlap.

A CCP can service more than one communications channel, but each channel's LCT and CCBs exist in channel-specific RAM locations outside the CCP area, regardless of whether that channel is serviced by a "dedicated" CCP or by a CCP that services multiple channels. The channel-specific LCT and CCB storage areas permit CCPs to be reentrant and therefore able to service more than one channel.

Processor firmware allows a CCP to call one level of subroutine (outside the CCPs consecutive RAM locations) and later to be returned to at the next sequential instruction following the call.

A CCP is stored in the Processor RAM by the MLCP Loader or by a main memory program's use of a block mode write operation. (These subjects are described in Section 7.) In either case, the CCP's initial starting address must be written into the appropriate bytes of the LCT for the channel to be serviced by this CCP. (The format of LCTs is described in Section 5.) When the CCP is started for the first time, its initial starting address – stored in the LCT – will be loaded into the Processor's P-register (program counter) by firmware.

Starting CCP

Once all desired CCPs have been stored in RAM and all setup activity has occurred, the CCP can be started by the main memory program's execution of an IO (Output Channel Control – start input/output) instruction. For example, the first action of the CCP may be to load line registers 6, 4, and 2 of the appropriate channel of the adapter;

line register 2 must be loaded last. The startup procedure is adapter-dependent; refer to the correct appendix for the adapter in question. The CCP may then execute a WAIT (Wait) instruction, pending the first communications message activity.

During processing, a CCP can be started by any of the following means:

- o A channel request interrupt from the appropriate adapter (a request for CCP service).
- o Execution of an IO (Output Channel Control – start input/output) instruction in the main memory program.
- o A change in data set status (provided the firmware scan bit and the start CCP bit are both set to 1 in the appropriate LCT byte).
- o Either channel of a line pair can turn on the other channel by setting the appropriate bit (6, 7) of the LCT byte 20 and line register 2 (LR2). This technique is used for echoplexing the received data back to the terminal in full-duplex mode, or for managing line turnaround in two-way alternate mode.

Each time a CCP is started, the Processor restores its channel-specific “context” from the appropriate LCT. This context includes the proper settings of the P-register (program counter), R-register (general register), and program indicators.

MLCP CCP Execution

When the CCP is started, the MLCP allows it to execute, without interruption, as many as 31 instructions. (Communications-Pac buffering is provided to ensure that consecutive execution of 31 instructions in one CCP does not cause an error – receive overrun or transmit underrun – on another communications channel.) After 31 instructions have been executed, a firmware pause occurs and the CCP is interrupted; the CCP’s context is stored in firmware-reserved bytes of the appropriate LCT. The firmware pause allows background firmware scanning to occur and channel request interrupts to be serviced. When the CCP is resumed following the pause, its saved context is automatically restored by firmware; the pause is not apparent to the CCP unless it contains a timing loop.

The data character processing loop of a CCP typically handles a single character of the data stream and terminates with a WAIT (Wait) instruction. When the CCP’s WAIT instruction is executed, MLCP firmware stores, in the appropriate LCT, the current contents of the P-register, R-register, and program indicators. This context will be restored by the MLCP when this CCP is started again.¹

DLCP CCP Execution

Refer to the paragraph entitled “Processing Priorities” and to Table 1-2 in Section 1 for a discussion of DLCP CCP execution. The DLCP does not have a 31-instruction scheme as described above for the MLCP. Note that in between every CCP instruction which uses a firmware subroutine, the DLCP scans via its priority scheme for any channels requesting service, (i.e., channel request interrupts).² During a pause, only channels on a different *line* from the interrupted channel can gain control. Channels on the same line do not interrupt each other.

¹ If, desired, the main memory program can alter the stored value of the P-register by issuing IO (Output LCT Byte) instructions only when the CCP is not executing; this action will cause the CCP to resume at a different RAM address when it is started again.

² Refer to the latter portion of this section for those instructions that are firmware-implemented.

MLCP Registers and Program Indicators Used by CCP

The MLCP registers and program indicators of particular significance to the CCP are as follows:

- o *P-register (program counter)* – a 12-bit register that contains the RAM address of the next CCP instruction to be executed.
- o *R-register* – an 8-bit general register used by CCP instructions.
- o *E (Equal)-indicator* – an indicator that stores the results of the last execution of a C (Compare) instruction. If the comparison was equal, the E-indicator is set to 1 (true); if the comparison was unequal, the E-indicator is reset to 0 (false). This indicator can be tested by the BET (Branch if Equal True) and BEF (Branch if Equal False) instructions.
- o *LC (Last Character)-indicator* – an indicator that is set to 1 (true) after execution of a format 1 LD (Load) or ST (Store) instruction that has caused the value of the CCB range field to reach zero. The LC-indicator remains set to 1 until the first format 1 LD or ST instruction is executed for the next CCB, at which time the LC-indicator is reset to 0 (false). This indicator can be tested by the BLCT (Branch if Last Character True) and BLCF (Branch if Last Character False) instructions.
- o *LB (Last Block)-indicator* – indicator that is set to 1 (true) when the “active” CCB describes the last CDB in a message (the LB-indicator will be set to 1 *provided* the LB-bit in this CCB’s control field was set to 1 when this CCB was set up). At other times the LB-indicator is reset to 0 (false). This indicator acts as a flag to the CCP – it can be tested by the BLBT (Branch if Last Block True) and BLBF (Branch if Last Block False) instructions. It is not used by MLCP firmware. This indicator is not valid until at least one LD or two ST (format 1) instructions have been executed by the CCP.
- o *BV (Block Valid)-indicator* – this indicator is the valid bit, bit 1 of the CCB control byte.
- o *AR (Adapter Ready)-indicator* – this indicator, applicable only to broadband Communications-Pacs, means, on the transmit channel, that the buffer is not full, or, on the receive channel, that the buffer is not empty.

All communications data is stored right-justified in each Communications-Pac line register 1 and in the MLCPs R-register; the same format is used in both registers. Parity, if used, is stored in the leftmost bit of the communications character.

The CCPs send/receive instructions and the CCH (Calculate Block Check) instruction can use the MLCP’s block-check hardware to support cyclic redundancy checking.

DLCP Registers and Program Indicators Used by CCP

The DLCP registers and program indicators of particular significance to the CCP are as follows:

- o *P-register (program counter)* – a 16-bit register that contains the RAM address of the next CCP instruction to be executed.
- o *R-register* – an 8-bit general register used by CCP instructions.
- o *E (Equal)- indicator* – this indicator is set whenever the result of the last execution of a Compare (C) instruction is equal. It is tested by the BET (Branch if Equal True) and BEF (Branch if Equal False) instructions and is visible to the program only through the use of these two instructions.
- o *LC (Last Character)- indicator* – this indicator is set whenever the range of the active CCB = 0. This indicator can be tested by the BLCT (Branch if Last Character True) and BLCF (Branch if Last Character False) instructions and is visible to the program only via these two instructions.

- o *LB (Last Block) indicator* – this indicator refers to the last block bit of the active CCB. It is set to 1 (true) when the active CCB describes the last CDB in a message (the LB indicator will be set to 1 provided the LB bit in this CCB's control field was set to 1 when this CCB was set up). At other times, the LB indicator is reset to 0 (false). This indicator acts as a flag to the CCP – it can be tested by the BLBT (Branch if Last Block True) and BLBF (Branch if Last Block False) instructions. This indicator is always valid when set.
- o *BV (Block Valid) indicator* – this indicator is the valid bit, bit 1 of the CCB control byte.

All communications data is stored right-justified in each adapter line register 1 and in the R-register; the same format is used in both registers. Parity, if used, is stored in the leftmost bit of the communications character.

The CCP's send/receive instructions and the CCH (Calculate Block Check) instruction can use the DLCP block-check firmware to support cyclic redundancy checking.

USING CCP GENERATION CONTROL STATEMENTS AND EXECUTABLE INSTRUCTIONS

CCP control statements and executable instructions are used to create the channel program. They are coded as macro calls and constitute the source of the CCP. This source is processed by the macro preprocessor and then the expanded source module produced by the macro preprocessor is used as input to the assembler.

Program Development Tools

Before attempting to create a CCP, you should be thoroughly familiar with the description of the macro facility in the appropriate assembly language manual. Refer also to the documentation listed in the appropriate software overview manual (listed in the Preface). You should be familiar with the program development tools of the operating system, and with the operating system diskette that contains the macro preprocessor and assembler, and the library of Processor macro routines. The library of macro routines is used whenever the macro preprocessor services a CCP.

Programming Rules

The CCP instructions that are described in the remainder of this section are those control and executable instructions that are used to create channel programs in the MLCP and DLCP.

In a few instances, assembly language instructions have mnemonic op codes that are identical to the macro-names of CCP generation control statements and CCP executable instructions (e.g., ORG, NOP, AND, OR, XOR, B, DEC). If any of these assembly language instructions appear in a source module that includes a CCP, they must be "protected" from being misinterpreted as macro calls during execution of the macro preprocessor. See the appropriate assembly language manual for a definition.

Note also that the global macro variables GX, XY, and GZ are reserved for use by the macro routines and should not appear anywhere in input to the macro preprocessor.

The use of assembler control and executable instructions in the CCP is not permitted. A single exception exists to this rule, namely the assembler instruction EQU (Equate), which may be used within the CCP. The EQU has no effect during the macro preprocessor phase, but, rather, is passed along to the assembler and assembled during assembly of the CCP. The operand of the EQU statement must be a value, i.e., \$ cannot be used as an operand. Refer also to the LOC statement defined later.

Macro Preprocessor and Assembly Operation

Refer to the macro preprocessor section of the assembly language manual for the correct control information that must be provided to the macro preprocessor itself and to the assembler portion for proper operation.

Internal Formats

The assembler manual also includes a discussion of the internal data formats and hardware registers in the Level 6 system. *These should be thoroughly understood before attempting to program the Processor.* To assist the user, the CCP instructions in this manual contain the ranges for internal value expressions that are generated; the definitions of internal value expressions, constants, arithmetic expressions, etc. are found in the assembler manual itself.

In the coding examples used for the CCP instructions, representative types of coding usage are shown.

MLCP Loader

The MLCP Loader may be used to load the image text that is the output of the CCP program development procedure. Refer to Section 7 for a description of the Loader.

CCP GENERATION CONTROL STATEMENTS

Four CCP generation control statements (see Table 4-1) are available to assist in the creation of a CCP:

- o LOC
- o ORG
- o MORG
- o DATA

These statements, which are analogous to Assembler control statements, are described below.

TABLE 4-1. FORMAT OF MACRO CALLS FOR CCP GENERATION CONTROL STATEMENTS

Instruction	Macro Call Format	Comments
CCP Generation Control Statements	LOC operand [comments]	Operand is a user-supplied label
	ORG operand [comments]	Operand is a decimal or hexadecimal constant. If decimal: $0 \leq \text{operand} \leq 3583$ (MLCP) $0 \leq \text{operand} \leq 4607$ (DLCP) If hexadecimal: $X'0 \leq \text{operand} \leq X'0DFF'$ (MLCP) or $X'0FFF$ (DLCP)
	MORG.[comments]	A modulo 2 value is assigned to the Macro Preprocessor's byte allocation counter.
	DATA operand [,operand] [comments]	One to 35 operands are possible. Each operand is an internal value expression. $0 \leq \text{IVE} \leq 255$

LOC Statement

Format of Macro Call:

LOC operand [comments]

operand

A user-supplied label.

Description of Statement:

The LOC statement assigns a user-supplied label to the immediately following CCP byte location. The "LOC label" statement is comparable to the Assembler control statement "label EQU \$".

Example:

LOC START

ORG Statement

Format of Macro Call:

ORG operand [comments]

operand

A decimal integer constant or a hexadecimal integer constant. The value of a decimal integer constant can be from 0 to 3583 for MLCP or 4607 for DLCP, inclusive; the value of a hexadecimal integer constant can be from X'0' to X'0DFF' (MLCP) or X'0FFF' (DLCP), inclusive.

Description of Statement:

The ORG statement assigns a user-supplied value to the Macro Preprocessor's byte allocation counter. The CCP locations following the ORG statement will have byte addresses based on the value supplied in the ORG statement.

NOTE: The "addresses" established by the ORG statement do not necessarily indicate the RAM locations into which the generated CCP will eventually be loaded. This decision need not be made until the Processor is loaded.

If the first CCP generation control statement is not an ORG statement, the Macro Preprocessor assumes an implied ORG statement whose operand is zero.

Example:

ORG 256
ORG X'0100'

MORG Statement

Format of Macro Call:

MORG [comments]

Description of Statement:

The MORG statement assigns, to the Macro Preprocessor's byte allocation counter, a modulo 2 value relative to the address of the most recent TLU (Table Look-Up) instruction. If no TLU instruction has yet appeared in the CCP, the assigned modulo 2 value is relative to the CCP's most recent ORG statement (either explicit or implied; see preceding subsection).

This statement is used to ensure that a branch resulting from a TLU (Table Look-Up) instruction will reach the proper memory address relative to the address of the TLU instruction. (The TLU instruction is described later in this section.)

Example:

MORG

DATA Statement


Format of Macro Call:

DATA OPERAND[,operand. . .] [comments]

operand

An internal value expression that, when resolved, is a data constant modulo 256 (value from 0 to 255, inclusive); this data constant will be included in the CCP. From 1 to 35 operands can be included in a DATA statement.

Generated Code:



Description of Statement:

The DATA statement creates a string of 1 to 35 data constant bytes in the CCP. One use of this statement is to create a CCP table that can be used in conjunction with TLU (Table Look-Up) instructions. (The TLU instruction is described later in this section.)

Examples:

```
DATA 0,1,2,3
DATA X'01',X'02',X'03'
DATA NUL,SOH,STX,ETX
DATA (START-BASE)/2+X'80'
```

CCP EXECUTABLE INSTRUCTIONS

Five types of executable instructions (see Table 4-2) are available to the CCP.

- o Branch instructions
- o Double operand instructions
- o Input/output instructions
- c Send/receive instructions
- c Generic instructions

Table 4-3 illustrates the general format of macro calls for CCP executable instructions. The displacement values for both the MLCP and the DLCP are given. Tables 4-4 through 4-8 collectively contain timings for all CCP executable instructions. The tables are arranged by type of instruction, and the timings are given for both the MLCP and DLCP. (The internal format for the instructions is shown in the text that follows the tables. This includes the expansion sequence of the DLCP instructions.) Tables 4-9 and 4-10 are bit maps of CCP executable instruction op codes for the MLCP *only*. Table 4-9 indicates those instructions that can be used in a CCP servicing a receive channel; Table 4-10 indicates those instructions that can be used in a CCP servicing a transmit channel.

The bit sequence of the DLCP is an expansion of the op code sequence shown for MLCP. For this reason, the user should be aware of the number of bytes in the instruction sequence in servicing transmit and receive channels. This (byte) expansion must be known for each and every DLCP instruction, but the actual contents of the instruction sequence are for firmware and DLCP microprocessor use only.

In the discussion of the instructions following the tables, you will note some new terms with respect to the DLCP. You will note, for example, that certain DLCP instructions include a call to DLCP firmware subroutines and that others consist of an op code and a constant. The constant is an 8-bit number used by the DLCP microprocessor. Neither the firmware call nor the microprocessor values are visible to the user program and it need not be concerned with them.

TABLE 4-2. CCP EXECUTABLE INSTRUCTIONS

Branch Instructions		
B	Branch	
BS	Branch to Subroutine	
BET	Branch if Equal True	
BEF	Branch if Equal False	
BZT	Branch if Zero True	
BZF	Branch if Zero False	
BLCT	Branch if Last Character True	
BLCF	Branch if Last Character False	
BLBT	Branch if Last Block True	
BLBF	Branch if Last Block False	
BART (MLCP only)	Branch if Adapter Ready True	Not applicable to DLCP. (Note)
BARF (MLCP only)	Branch if Adapter Ready False	Not applicable to DLCP. (Note)
BVBT	Branch if Valid CCB True	
BVBF	Branch if Valid CCB False	
JUMP	Branch to any RAM Memory Location (3 byte)	
Double Operand Instructions – Format 1		
LD	Load	} R-Register and Next Byte in appropriate CDB
ST	Store	
Double Operand Instructions – Format 2		
LD	Load	} R-Register and LCT Byte n
ST	Store	
C	Compare	
AND	Logical AND	
OR	Inclusive OR	
XOR	Exclusive OR	
TLU	Table Look-Up	
Double Operand Instructions – Format 3		
LD	Load	} R-Register and Immediate Operand
C	Compare	
AND	Logical AND	
OR	Inclusive OR	
XOR	Exclusive OR	

TABLE 4-2 (cont). CCP EXECUTABLE INSTRUCTIONS

Input/Output Instructions		
IN	Input	}
OUT	Output	
Line Adapter Line Registers 0-7		
Send/Receive Instructions		
SEND	Send	}
RECV	Receive	
Type 0-3		
Generic Instructions		
NOP	No Operation	
WAIT	Wait	
GNB	Get Next Block	
SFS	Search for Synchronization	
CCH	Calculate Block Check	
DEC	Decrement R-Register	
RET	Return from Subroutine	
SR	Shift R-Register Right	
INTR	Interrupt (CPU)	
INZ	Soft Initialize all Channels (debug use only)	

NOTE: BARF and BART are not applicable to the DLCP and should not be used. Refer to Note 1 of Table 4-4 for a description of how these instructions are handled in the DLCP. This description is primarily intended for use in existing environments where MLCP programs are to be reprocessed (macro preprocessed and assembled) for use on the DLCP.

TABLE 4-3. FORMAT OF MACRO CALLS FOR CCP EXECUTABLE INSTRUCTIONS

Instruction	Macro Call Format	Comments
Branch Instructions Short Displacement	B operand [comments] BS operand [comments] BET operand [comments] BEF operand [comments] BZT operand [comments] BZF operand [comments] BLCT operand [comments] BLCF operand [comments] BLBT operand [comments] BLBF operand [comments] BART operand [comments] BARF operand [comments] BVBT operand [comments] BVBF operand [comments]	Operand is an internal value expression. -128≤IVE≤127 (MLCP) from byte address of the displacement -128≤IVE≤127 (DLCP) from byte address of next op code following the displacement
Long Displacement Branch	JUMP operand [comments]	Operand is an internal value expression. -4096≤IVE≤4095 (MLCP) from byte address of the displacement -4096≤IVE≤4096 (DLCP) from byte address of next op code following the displacement
Double Operand Instructions—Format 1	LD, [comments] ST, [comments]	Refers to Processor R-register and CDB.
Double Operand Instructions—Format 2	LD operand [comments] ST operand [comments] C operand [comments] AND operand [comments] OR operand [comments] XOR operand [comments] TLU operand [comments]	Refers to Processor R-register and LCT byte n. Operand is an internal value expression that identifies LCT byte n. 0≤IVE≤63 23≤IVE≤30 { Programming 55≤IVE≤62 { work areas
Double Operand Instructions—Format 3	LD=operand [comments] C=operand [comments] AND=operand [comments] OR=operand [comments] XOR=operand [comments]	Refers to R-register and an immediate operand. Operand is an internal value expression. 0≤IVE≤255
Input/Output Instructions	IN operand [comments] OUT operand [comments]	Operand is an internal value expression. 0≤IVE≤7
Send/Receive Instructions	SEND operand [comments] RECV operand [comments]	Operand is an internal value expression. 0≤IVE≤3
Generic Instructions	NOP [comments] WAIT [comments] GNB [comments] SFS [comments] CCH [comments] DEC [comments] RET [comments] SR [comments] INTR [comments] INZ [comments]	

TABLE 4-4. TIMINGS FOR BRANCH INSTRUCTIONS

Instruction	MLCP		DLCP	
	No Branch (μ s)	Branch (μ s)	No Branch (μ s)	Branch (μ s)
B	N/A	3.6	4	4
BS	N/A	7.0	35	35
BET	2.1	4.1	7	7
BEF	2.1	4.1	7	7
BZT	2.1	4.1	6	6
BZF	2.1	4.1	6	6
BLCT	2.1	4.1	8	8
BLCF	2.1	4.1	8	8
BLBT	2.1	4.1	9	9
BLBF	2.1	4.1	9	9
BART	3.3	5.3	Note	Note
BARF	3.3	5.3	Note	Note
BVBT	5.7	7.7	9	9
BVBF	4.0	6.0	9	9
JUMP	N/A	4.8	4.8	4.8

NOTE: BART and BARF are not applicable to the DLCP and should not be implemented. For existing programs where BART and BARF are used, the following should be noted: BART is converted to a NOP and BARF to a Branch (B) instruction. Timings are:

BART: 2 μ s

BARF: 4 μ s (Branching occurs because condition is "always" false since instruction is not part of DLCP set.)

TABLE 4-5. TIMINGS FOR DOUBLE OPERAND INSTRUCTIONS

Instruction	MLCP			DLCP		
	Format 1 R & CDB (μ s)	Format 2 R & LCT n (μ s)	Format 3 R & IMO (μ s)	Format 1 R & CDB (μ s)	Format 2 R & LCT n (μ s)	Format 3 R & IMO (μ s)
LD	22.6	5.3	3.2	Note 1	3	2
ST	21.7	5.1	N/A	Note 2	3	N/A
C	N/A	5.8	3.9	N/A	9	8
AND	N/A	5.3	3.2	N/A	3	2
OR	N/A	5.3	3.2	N/A	3	2
XOR	N/A	5.6	3.4	N/A	3	2
TLU (Translate)	N/A	8.5	N/A	N/A	37	N/A
TLU (Branch)	N/A	9.1	N/A	N/A	57	N/A

NOTES: 1. Timings for LD Format 1 (DLCP) are:

- 56 μ s if buffer full
- 129 μ s if buffer not full
- 92 μ s average

2. Timings for ST Format 1 (DLCP) are:

- 124 μ s if buffer full
- 56 μ s if buffer not full
- 90 μ s average

TABLE 4-6. TIMINGS FOR INPUT/OUTPUT INSTRUCTIONS

Instruction	MLCP (μ s)	DLCP (μ s)
IN	3.6	Note 1
OUT	3.1	Note 2

NOTE: 1. IN instruction timings (DLCP) are:
 14 μ s for IN1
 46-63 μ s for IN5
 2. OUT instruction timings (DLCP) are:
 15 μ s for OUT1
 106-152 μ s for OUT2

TABLE 4-7. TIMINGS FOR SEND/RECEIVE INSTRUCTIONS

Instruction	MLCP		DLCP
	Without CRC (μ s)	With CRC (μ s)	
SEND	6.3	13.4	Note 1
RECV	7.2	14.2	Note 2

NOTES: 1. SEND instruction timings (DLCP) are:
 52-80 μ s for SEND 0
 70-97 μ s for SEND 2
 95-151 μ s for SEND 1
 104-164 μ s for SEND 3
 { Without CRC SEND 0 without parity
 SEND 2 with parity
 { With CRC SEND 1 without parity
 SEND 3 with parity
 2. RECV instruction timings (DLCP) are:
 33-44 μ s for RECV 0
 97-113 μ s for RECV 2
 75-128 μ s for RECV 1
 144-192 μ s for RECV 3
 { Without CRC RECV 0 without parity
 RECV 2 with parity
 { With CRC RECV 1 without parity
 RECV 3 with parity

TABLE 4-8. TIMINGS FOR GENERIC INSTRUCTIONS

Instruction	MLCP (μs)	DLCP (μs)
NOP	1.7	2
WAIT	15.0 (Note 1)	41.0 (Note 3)
GNB	n (Note 2)	n (Note 4)
SFS	5.6	21-71
CCH	8.4	Note 5
DEC	2.0	2
RET	4.9	8
SR	2.4	2
INTR	11.0	125-154
INZ	200.00	650

- NOTES: 1. (MLCP)
This figure includes the time necessary to perform a context swap from the currently running CCP to the next CCP (approximately 8 μ s).
2. (MLCP)
GNB-receive mode and previously active CCB causes interrupt to central processor: 32.2 μ s
GNB-receive mode without interrupt: 25.2 μ s
GNB-transmit mode with interrupt: 28.8 μ s
GNB-transmit mode without interrupt: 21.8 μ s
3. (DLCP)
This figure includes the time only to suspend the currently executing CCP.
4. (DLCP)
GNB-receive mode and previously active CCB causes interrupt to central processor: 239 μ s
GNB-receive mode without interrupt: 120 μ s
GNB-transmit mode with interrupt: 314 μ s
GNB-transmit mode without interrupt: 195 μ s
5. (DLCP)
Timings for CCH are as follows:
49 μ s for LRC
73 μ s for CRC 16
73 μ s for CRC ITT
82 μ s for CRC 12

TABLE 4-9. MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS' OP CODE WORDS - RECEIVE MODE

Instruction Type/Format	Bits 0-3	Bits 4-7															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Generic	0	NOP	WAIT	GNB	SFS	CCH	DEC	RET	SR	INTR	INZ						
Double Operand - Reference to CDB	1		ST														
Input/Output - IN ^a	2	LR0	LR1	LR2	LR3	LR4	LR5	LR6	LR7								
Input/Output - OUT ^a	3	LR0	LR1	LR2	LR3	LR4	LR5	LR6	LR7								
Reserved	4																
Double Operand - Reference to LCT Byte n	5	LD	ST	C	AND	OR	XOR	TLU									
Reserved for transmit channel ^c	6																
Reserved	7, 8																
Double Operand-Reference to IMO	9	LD		C	AND	OR	XOR										
Send/Receive - RECV	A	RECV 0 No Parity or CRC ^b	RECV 1 CRC ^b	RECV 2 Parity ^b	RECV 3 Parity and CRC ^b												
Reserved	B,C,D																
Branch - Branch True	E	B	BET	BZT	BLCT	BLBT	BART	JUMP	BVBT								
Branch - Branch False	F	BS	BEF	BZF	BLCF	BLBF	BART		BVBF								

^aExistence of line register is dependent on type of Communications-Pac being used. If a nonexistent line register is used in the IN or OUT statement, the statement will be treated as a no-op.

^bIndicates whether the parity check and/or cyclic redundancy check information in LCT byte 2 applies to the data character being transferred to the MLCP's R-register from the receive channel's line register 1 in the Communications-Pac.

^cDo not use.

TABLE 4-10. MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS' OP CODE WORDS – TRANSMIT MODE

Instruction Type/Format	Bits 0-3	Bits 4-7															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Generic	0	NOP	WAIT	GNB	SFS	CCH	DEC	RET	SR	INTR	INZ						
Double Operand— Reference to CDB	1	LD															
Input/Output – IN ^a	2	LR0	LR1	LR2	LR3	LR4	LR5 ^a	LR6	LR7								
Input/Output – OUT ^a	3	LR0	LR1	LR2	LR3	LR4	LR5	LR6	LR7								
Reserved	4																
Double Operand— Reference to LCT Byte n	5	LD	ST	C	AND	OR	XOR	TLU									
Send/Receive—SEND	6	SEND0 No Parity or CRC ^b	SEND1 CRC ^b	SEND2 Parity ^b	SEND3 Parity and CRC ^b												
Reserved	7, 8																
Double Operand— Reference to IMO	9	LD		C	AND	OR	XOR										
Reserved for Receive Channel ^c																	
Reserved	B,C,D																
Branch— Branch True	E	B	BET	BZT	BLCT	BLBT	BART	JUMP	BVBT								
Branch— Branch False	F	BS	BEF	BZF	BLCF	BLBF	BARF		BVBF								

^aExistence of a line register is dependent on type of Communications-Pac being used. If a nonexistent line register is used in the IN or OUT statement, the statement will be treated as a no-op.

^bIndicates whether the parity generation and/or cyclic redundancy check information LCT byte 34 applies to the data character being transferred from the MLCP's R-register to the transmit channel's line register 1 of the Communications-Pac. The parity generation is done before the CRC operation (i.e., the parity bit is included in the CRC calculation).

^cDo not use.

Branch Instructions

Fifteen (MLCP) or thirteen (DLCP) branch instructions are available to the CCP. The BART and BARF branch instructions are not available to the DLCP.

In the discussion that follows, differences between the MLCP and DLCP are noted with respect to displacement and internal instruction format. The expanded formats shown for DLCP should be understood in terms of the number of bytes for the expansion. The contents of these bytes are for DLCP firmware and microprocessor use only and are not visible to the user.

Short Displacement Instructions

Format of Short Displacement Macro Call:

macro-name operand (comments)

macro-name

B BS BET BEF BZT BZF BLCT BLCF BLBT BLBF BVBT BVBF (MLCP and DLCP)

BART BARF (MLCP only)

operand

An internal value expression that identifies the target of the branch instruction.

MLCP: The displacement d is between the current byte address and the target byte address and must be in the following range:

$$-128 \leq d \leq +127$$

The displacement is from P (the current value of the MLCP P-register, which is pointing to the byte that contains the displacement).


DLCP: The displacement d is from the byte address of the next op code to the target byte address and must be in the following range:

$$-128 \leq d \leq +127$$

The displacement is from P+1 (P is the current value of the DLCP P-register).

Internal Format of Instructions:


MLCP: All short displacement branch instructions for the MLCP have the same internal format as follows. Recall that displacement is from the current byte address.



DLCP: The internal formats are shown in the diagrams that follow. The actual byte contents are not visible to the user. Recall that displacement is from the byte address of the next op code.

Instruction: Branch (B)

Internal Format:



Instruction: Branch to Subroutine (BS)

Internal Format:

	0	7	
byte n	call to firmware subroutine		
byte n+1	high order firmware absolute address		
byte n+2	low-order firmware absolute address		
byte n+3	op code		
byte n+4	displacement		$-128 \leq d \leq +127$

Instruction: Branch if Zero False (BZF) Branch if Zero True (BZT)

Internal Format:

	0	7	
byte n	op code		
byte n+1	op code		
byte n+2	displacement		$-128 \leq d \leq +127$

Instruction: Branch if Equal True (BET)
Branch if Equal False (BEF)
Branch if Last Character True (BLCT)
Branch if Last Character False (BLCF)

Internal Format:

	0	7	
byte n	op code		
byte n+1	constant		
byte n+2	op code		
byte n+3	displacement		$-128 \leq d \leq +127$

Instruction: Branch if Last Block True (BLBT)
Branch if Last Block False (BLBF)
Branch if Valid CCB True (BVBT)
Branch if Valid CCB False (BVBF)

Internal Format:

	0	7	
byte n	op code		
byte n+1	constant		
byte n+2	op code		
byte n+3	constant		
byte n+4	op code		
byte n+5	displacement		$-128 \leq d \leq +127$

Description of Instructions:

B (Branch) – Unconditional branch to the target location.

BS (Branch to Subroutine) – Store the address of the next CCP instruction (i.e., P+1) in firmware-reserved bytes of the LCT; next, branch to the target location.

BET (Branch if Equal True) – Branch to the target location only if the E-indicator is set to 1.

BEF (Branch if Equal False) – Branch to the target location only if the E-indicator is reset to 0.

BZT (Branch if Zero True) – Branch to the target location only if the R-register contains zero.

BZF (Branch if Zero False) – Branch to the target location only if the R-register contains a nonzero value.

BLCT (Branch if Last Character True) – Branch to the target location only if the LC-indicator is set to 1.

BLCF (Branch if Last Character False) – Branch to the target location only if the LC-indicator is reset to 0.

BLBT (Branch if Last Block True) – Branch to the target location only if the LB-indicator is set to 1.

BLBF (Branch if Last Block False) – Branch to the target location only if the LB-indicator is reset to 0.

BVBT (Branch if CCB Valid True) – Branch to the target location only if valid block is true.

BVBF (Branch if CCB Valid False) – Branch to target location if valid block is false.

BART (Branch if Adapter Ready True) (MLCP only) – Branch to the target location if bit 4 of line register 5 is set, e.g., the adapter transmit data buffer is not full or the adapter receive data buffer is not empty (Broadband Communications-Pacs).

BARF (Branch if Adapter Ready False) (MLCP only) – Branch to the target location if bit 4 of line register 5 is reset, e.g., the adapter transmit data buffer is full or if the adapter receive data buffer is empty (Broadband Communications-Pacs).

Examples:

The B (Branch) instruction is used in the examples; however, the format for all the short displacement branch instructions is the same.

```
B START
B START+4
B START-DIF+X'13'
```

Long Displacement Instruction

Format of Long Displacement Macro Call:

macro-name operand (comments)

macro name

JUMP (MLCP and DLCP)

operand

An internal value expression that identifies the target of the branch instruction.

MLCP: The displacement d is between the current byte address and the target byte address and must be in the following range:


$$-4096 \leq d \leq +4096$$

DLCP: The displacement d is from the byte address of the next op code to the target byte address and must be in the following range:

$$-4096 \leq d \leq +4096$$

Internal Format of Instructions:

MLCP:



$d = 12$ bit displacement


$$-4096 \leq d \leq +4096$$

(Assume P is pointing to the third location when the effective address is calculated.)

Note that "d" is a two's complement integer. The four bits marked XXXX will be disregarded by the MLCP firmware. Because the branch displacement may be equal to the address space size of the MLCP memory, care should be taken to ensure that the CCP does not branch into the CCB or the LCT area. The MLCP does not include protection in this instance.


DLCP: The internal format of the JUMP instruction depends on whether it is an initial pass of the DLCP firmware or whether it is not:

Initial Pass of DLCP Firmware:



$$-4096 \leq d \leq +4096$$

Every Other Pass of DLCP Firmware:



Note that "d" is a two complement integer. The four bits marked XXXX will be disregarded by the DLCP firmware. Because the branch displacement may be equal to the address space size of the DLCP memory, care should be taken to ensure that the CCP does not branch into the CCB or the LCT area. The DLCP does not include protection in this instance.

Description:

JUMP is an unconditional branch instruction used when the displacement (d) is larger than the range of a short displacement ($-128 \leq d \leq +127$) up to ± 4096 bytes of memory. Refer to the previous displacement definitions for MLCP and DLCP.

Examples:

JUMP START
 JUMP START +4
 JUMP START-DIF+X'13'

Double Operand Instructions

Double operand instructions are usable in three formats:

<i>Format</i>	<i>Operands</i>
1	R-register and next byte in appropriate CDB
2	R-register and byte n of appropriate LCT
3	R-register and immediate operand

The use of double operand instructions in these three formats is described in the following subsections. Note that not all double operand instructions can be used in all formats..

Format 1

Double operand instructions in this format refer to the Processor R-register and the next byte in the appropriate CDB of the main memory program.


Double operand instructions in this format will not be executed if the CCB list for the appropriate channel does not contain a "valid" CCB.

Format of Macro Call:

macro-name[,comments]

macro name
 LD ST

Internal Format of Instructions:



Description of Instructions:

LD (Load) – Load the next byte from the main memory program CDB into the R-register.

After execution of this instruction, the contents of the “active” CCB’s *range* field will be decreased by 1; the contents of the “active” CCB’s *address* field may remain unchanged, increase by 1 (MLCP, DLCP), or increase by 2 (MLCP only) – depending on circumstances (see “CCB Address Field” in Section 3).

This instruction (in format 1) is valid only in transmit mode.

ST (Store) – Store the contents of the R-register into the next byte location in the main memory program CDB.

After execution of this instruction, the contents of the “active” CCB’s *range* field will be decreased by 1; the contents of the “active” CCB’s *address* field may remain unchanged, increase by 1 (MLCP, DLCP), or increase by 2 (MLCP only) – depending on circumstances (see “CCB Address Field” in Section 3).

This instruction (in format 1 is valid only in receive mode).

Examples:

LD (no operand)
ST

Format 2

Double operand instructions in this format refer to the R-register and byte n of the LCT for the channel serviced by the CCP.

All of the double operand instructions in this format are valid in either transmit or receive mode.

Format of Macro Call:

macro-name operand [comments]

macro-name


LD ST C AND OR XOR TLU

operand

An inclusive value expression that, when resolved, is an integer value from 0 to 63, inclusive. This integer value is the number of a byte in the LCT for the channel serviced by this CCP. (As indicated in Section 5, certain LCT bytes are reserved for firmware use and must not be modified by software.)

Internal Format of Instructions:

MLCP:



DLCP:

Instruction: LD ST AND OR XOR

Internal Format:

	0	7	
byte n	op code		$0 \leq n \leq 63$ (where n is LCT byte)
byte n+1	byte n of LCT		

Instruction: Compare (C)

Internal Format:

	0	7	
byte n	op code		$0 \leq n \leq 63$ (where n is LCT byte)
byte n+1	byte n of LCT		
byte n+2	op code		
byte n+3	op code		
byte n+4	constant		

Instruction: Table Look Up (TLU)

Internal Format:

	0	7	
byte n	op code		$0 \leq n \leq 63$ (where n is LCT byte)
byte n+1	byte n of LCT		
byte n+2	call to firmware subroutine		
byte n+3	high-order firmware absolute address		
byte n+4	low-order firmware absolute address		

Description of Instructions

LD (Load) – Load into the R-register the contents of byte n of the LCT for this channel.

ST (Store) – Store the contents of the R-register in byte n of the LCT for this channel.

C (Compare) – Compare the contents of the R-register with the contents of byte n of the LCT for this channel. If the comparison is equal, set the E-indicator to 1; otherwise, reset it to 0.

AND (Logical AND) – Perform a logical AND operation on the contents of the R-register and the contents of byte n of the LCT for this channel. Store the results of this operation in the R-register.

OR (Inclusive OR) – Perform an inclusive OR operation on the contents of the R-register and the contents of byte n of the LCT for this channel. Store the results of this operation in the R-register.

XOR (Exclusive OR) – Perform an exclusive OR operation on the contents of the R-register and the contents of byte n of the LCT for this channel. Store the results of this operation in the R-register.

TLU (Table Look-Up) – This instruction permits the contents of a “table location” in RAM to be evaluated so as to produce either a “translation” of the contents of that location or a branch to another location in the CCP. Appendix A provides a sample use of the TLU instruction.

Examples:

```
LD 31
LD WORK
LD WORK+2
```

Format 3

Double operand instructions in this format refer to the R-register and an immediate operand.

All of the double operand instructions usable in this format are valid in either transmit or receive mode.

Format of Macro Call:

macro-name=operand(comments)

macro-name


```
LD C AND OR XOR
```

operand

An internal value expression that, when resolved, is an integer value from 0 to 255, inclusive. This integer value is an immediate operand, which is stored directly after the byte that contains the op code. Note that the internal value expression must be preceded by an equals sign (in the macro call).

Internal Format of Instructions:

MLCP:




DLCP:

Instructions:

LD AND OR XOR

Format:



Instruction: Compare (C)

Format:

	0	7	
byte n	op code		
byte n+1	immediate operand		
byte n+2	op code		
byte n+3	op code		
byte n+4	constant		$0 \leq \text{IMO} \leq +255$

Description of Instructions

LD (Load) – Load the immediate operand into the R-register.

(Compare) – Compare the immediate operand with the contents of the R-Register. If the comparison is equal, set the E-indicator to 1; otherwise, reset it to 0.

AND (Logical AND) – Perform a logical AND operation on the immediate operand and the contents of the R-register. Store the results of this operation in the R-register.

OR (Inclusive OR) – Perform an inclusive OR operation on the immediate operand and the contents of the R-register. Store the results of this operation in the R-register.

XOR (Exclusive OR) – Perform an exclusive OR operation on the immediate operand and the contents of the R-register. Store the results of this operation in the R-register.

Examples:

LD =X'02'

LD =STX

LD =VAL+2

NOTE: Format must conform to the macro preprocessor.

Input/Output Instructions

These instructions are used to transfer control, synchronization, transmit fill, status, and character configuration information between the Processor R-register and the appropriate line registers of a line adapter. The input/output instructions can also be used to transfer data characters between the Processor and line register 1 of an adapter; however, input/output instructions do not provide parity checking or generation, cyclic redundancy checking, or receive overrun or transmit underrun checking and notification.³

Format of Macro Call:

macro-name operand (comments)

macro-name

IN,OUT


operand

An internal value expression that, when resolved, is an integer value from 0 to 7, inclusive. This integer is the number of an adapter line register that will be read or written.

NOTE: The line register must be legitimate for the connected adapter. If the register does not exist and the instruction is in the CCP, the IN or OUT will be treated as no-op. The IN will cause the R-register to be altered.

³ Send/receive instructions, described in the following subsection, offer these capabilities.

Internal Format of Instructions:



Description of Instructions:

IN (Input) – Transfer the contents of adapter line register n to the R-register. Legitimate values for n depend on the specific type of adapter being used. For the MLCP, if an inappropriate line register is indicated by the operand of an IN instruction, an undetermined value will be loaded into the MLCP's R-register. For the DLCP if an inappropriate line register is indicated by the operand of an IN instruction, this has the same effect as a NOP.

If an operand of the IN instruction is 1, the contents of the receive channel's line register 1 will be loaded into the R-register; however, parity and/or cyclic redundancy checking cannot be performed nor can a receive overrun be checked for and reported.

OUT (Output) – Transfer the contents of the R-register to line register n of the adapter. (Legitimate values for n depend on the specific type of adapter being used; if an inappropriate line register is indicated by the operand of an OUT instruction, the effect is the same as a NOP (No Operation) instruction.)

If the operand of the OUT instruction is 1, the contents of the R-register will be transferred to the transmit channel's line register 1; however, parity generation and/or cyclic redundancy checking cannot be performed nor can a transmit under-run be checked for and reported.

Examples:

IN 5
 IN DSS
 OUT 2
 OUT SIG

Send/Receive Instructions

These instructions are used to transfer *data* between the R-register and line register 1 of an adapter. Other information is transferred between the R-register and adapter line registers by means of input/output instructions, which are described in the preceding subsection.

Format of Macro Call:

macro-name operand [comments]

macro-name
 SEND RECV

operand

An internal value expression that, when resolved, is an integer value from 0 to 3, inclusive. These integers have the following significance:

- 0 – During the data transfer, do not apply the parity or cyclic redundancy check characteristics indicated in LCT byte 2 for a receive channel or in LCT byte 34 for a transmit channel.
- 1 – During the data transfer, apply the cyclic redundancy check characteristics indicated in bits 5 and 6 of LCT byte 2 for a receive channel or of LCT byte 34 for a transmit channel.
- 2 – During the data transfer, apply the parity characteristics indicated in bit 3 of LCT byte 2 for a receive channel or of LCT byte 34 for a transmit channel.
- 3 – During the data transfer, apply the parity and cyclic redundancy check characteristics indicated in bit 3 and bits 5 and 6, respectively, of LCT byte 2 for a receive channel or of LCT byte 34 for a transmit channel.

Internal Format of Instructions:

MLCP:	0	3	4	5	6	7	
byte n	op code		0	0	IVE		$0 \leq IVE \leq +3$
DLCP:	0					7	
byte n	call for firmware subroutine						
byte n+1	high-order firmware absolute address						
byte n+2	01X	nn	000				(where X=0 SEND X=1 RECV)

Description of Instructions:

SEND (Send) – Transfer the data character in the R-register to the transmit channel's line register 1 of the adapter. Apply the parity and/or cyclic redundancy check characteristics indicated by the operand.

If parity is to be generated, the parity bit (the leftmost bit of the defined character length) must be specified as a zero (when the data character is transferred from the R-register to the transmit channel's line register 1); the Processor generates the correct parity during the transfer to line register 1.

If both parity generation and a cyclic redundancy check are performed, correct parity is generated by the Processor *before* the cyclic redundancy check is performed; thus the cyclic redundancy check is performed on the data character *including* generated parity. (Note that parity generation must not be performed on the actual cyclic redundancy check characters transmitted at the end of a block.)

If, as a SEND instruction is executed, firmware detects a transmit underrun, bit 2 (data service error) of LCT byte 48 (LCT status byte 1) is set to 1.

RECV (Receive) – Transfer, to the R-register, the data character in the receive channel's line register 1 of the adapter. Apply the parity and/or cyclic redundancy check characteristics indicated by the operand.

If parity is to be checked, the parity bit (the leftmost bit of the defined character length) may be either 0 or 1 as the data character arrives in the R-register. The parity check includes all bits of the defined character length. If firmware detects a parity error, bit 1 (data check error) of LCT byte 17 (LCT status byte 2) is set to 1.

If both a parity check and a cyclic redundancy check are performed, the cyclic redundancy check is performed on the entire data character, including the parity bit. (Note that the actual cyclic redundancy check characters received at the end of a block normally do not include parity; therefore, a parity check should not be performed on these characters.)

If, as an RECV instruction is executed, firmware detects a receive overrun, bit 2 (data service error) of LCT byte 16 (LCT status byte 1) is set to 1.

Examples:

SEND 0 No parity, no block check
 SEND PAR Parity
 SEND PAR+CRC Parity and block check

REV 0
 RECV PAR
 RECV PAR+CRC

Generic Instructions

Ten generic instructions are available to the CCP.

Format of Macro Call:


macro-name [comments]

macro-name

NOP WAIT GNB SFS CCH DEC RET SR INTR INZ


Internal Format of Instructions:

MLCP: All generic instructions have the following format.




DLCP:

Instructions: NOP DEC SR




Instructions: WAIT GNB SFS CCH INTR INZ



Instruction: RET

Format:



Description of Instructions:

NOP (No Operation) – No operation is performed. (This instruction must be used as the last instruction of each CCP to guarantee one complete final word of input to the Assembler.)

WAIT (Wait) – Suspend execution of this CCP. Store, in the appropriate LCT, the contents of the P-register, R-register, and program indicators. (These contents will be restored when this CCP is again serviced by the Processor.)

GNB (Get Next Block) – Transfer the contents of the LCT status bytes to the status field of the “active” CCB; at the same time, set the CCB status complete bit to 1, interrupt the CPU if the “I” bit (bit 0 of CCB control byte) is set, and reset to 0 the entire CCB control field; next, move the “active” CCB pointer to the following CCB in the list for this channel. (The next format 1 LD (Load) or ST (Store) instruction will refer to this “new” CCB.)

SFS (Search for Synchronization) – The appropriate receive channel of a synchronous line adapter is placed in “search for synchronization character” mode.

Normally, this instruction should be followed by a WAIT (Wait) instruction because a channel request interrupt (from the channel serviced by this CCP) will not be generated until a synchronization character is detected.

CCH (Calculate Block Check) – Perform a cyclic redundancy check on the contents of the R-register; update the cyclic redundancy check residue in the appropriate LCT bytes.

DEC (Decrement R-Register) – Decrease by 1 the contents of the R-register.

RET (Return From Subroutine) – Restore to the P-register the 12-bit CCP address stored in firmware-reserved LCT bytes when a BS (Branch to Subroutine) instruction was executed.

SR (Shift R-Register Right) – Shift all bits in the R-register one bit position to the right. The rightmost bit is lost and a 0 is added at the leftmost bit position in the R-register.

One use of this instruction is to right justify, in LCT byte 3 or 35, the six most significant bits of 12-bit cyclic redundancy check residue.

INTR (Interrupt CPU) – Cause the Processor to interrupt the CPU unconditionally on behalf of the channel that issued the INTR instruction unless the interrupt level zero. This instruction is independent of any block boundary or other CCP instruction. CCP execution will proceed following execution of this instruction. (Refer to Appendix A for further details on this instruction.)

INZ (CCP-Initiated Soft Initialize) – Cause the Processor to perform a soft initialize. This causes operation to cease on all Processor lines. This instruction is used primarily in a debug environment. When used in conjunction with a branch to subroutine instruction (BS) and the INTR instruction, a breakpoint can be created. The BS instruction loads LCT byte 18/50 and LCT byte 19/51 with a 12-bit return address which indicates the location where the breakpoint occurred.

The soft initialize function itself is described in Section 2.

Examples:

The generic type instructions do not have operands and therefore are coded as is, e.g.,

NOP
GNB
INTR



Section 5

Line Control Tables

Line control tables (LCTs) are line-specific data structures in the Processor RAM. Space for eight LCTs of 64 bytes each exists at the low end of RAM (see Figures 1-2 and 1-3). The LCT for line 0 extends from RAM byte 0 to byte 63; the remaining LCTs are arranged by ascending order of line number up to the LCT for the final line (line 2 for the DLCP, line 7 for the MLCP).

Each LCT is dedicated to *one* communications line. The LCT stores line-specific configuration, setup, status, and control information used during communications processing. The LCT is of key importance to Processor operations because it is visible to, and alterable by, the main memory program (through input/output instructions), the CCP, and Processor firmware.

An LCTs 64 consecutive bytes are divided so that the first 32 (LCT bytes 0 through 31) are dedicated to the receive (even-numbered) channel of the line and the second 32 (LCT bytes 32 through 63) are dedicated to the line's transmit (odd-numbered) channel. Each of the 32 bytes of the "receive" side of the LCT has a direct counterpart on the "transmit" side. Throughout this section, descriptions of LCT bytes are arranged so that one narrative pertains to both an LCT "receive" byte and to its "transmit" counterpart. A slash is used to join the two equivalent bytes—e.g., LCT byte 2/34.

The general function of each LCT byte is listed in Table 5-1. Notice that a number of LCT bytes are reserved for firmware use. Notice also that only certain of the remaining LCT bytes may be modified by a CCP.

TABLE 5-1. SUMMARY OF LINE CONTROL TABLE BYTES

LCT Byte Number	Contents
0	Receive Firmware Use Only
1	Receive Firmware Use Only
2	Receive Character Configuration
3 ^a	Receive Cyclic Redundancy Check Residue – Byte 1
4 ^a	Receive Cyclic Redundancy Check Residue – Byte 2
5	Receive Firmware Use Only
6	Receive CCP Pointer – Four Most Significant Bits
7	Receive CCP Pointer – Eight Least Significant Bits
8 ^a	Receive Change Control for Data Set and Communications-Pac Status
9	Receive Firmware Use Only
10	Receive Firmware Use Only
11	Receive Firmware Use Only
12	Receive Return Channel Number – Eight Most Significant Bits
13	Receive Return Channel Number – Two Least Significant Bits and Interrupt Level
14	Receive Data Set and Communications-Pac Status
15 ^a	Receive Mask for Data Set and Communications-Pac Status
16 ^a	Receive LCT Status – Byte 1
17 ^a	Receive LCT Status – Byte 2

TABLE 5-1 (cont). SUMMARY OF LINE CONTROL TABLE BYTES

LCT Byte Number	Contents
18	Receive Firmware Use Only
19	Receive Firmware Use Only
20 ^a	Receive/Transmit Data Set and Communications-Pac Control
21	Receive Firmware Use Only
22	Receive Firmware Use Only
23 ^a	Programming Work Area
24 ^a	Programming Work Area
25 ^a	Programming Work Area
26 ^a	Programming Work Area
27 ^a	Programming Work Area
28 ^a	Programming Work Area
29 ^a	Programming Work Area
30 ^a	Programming Work Area
31 ^a	Programming Work Area
32	Transmit Firmware Use Only
33	Transmit Firmware Use Only
34	Transmit Character Configuration
35 ^a	Transmit Cyclic Redundancy Check Residue – Byte 1
36 ^a	Transmit Cyclic Redundancy Check Residue – Byte 2
37	Transmit Firmware Use Only
38	Transmit CCP Pointer – Four Most Significant Bits
39	Transmit CCP Pointer – Eight Least Significant Bits
40 ^a	Transmit Change Control for Data Set and Communications-Pac Status
41	Transmit Firmware Use Only
42	Transmit Firmware Use Only
43	Transmit Firmware Use Only
44	Transmit Return Channel Number – Eight Most Significant Bits
45	Transmit Return Channel Number – Two Least Significant Bits and Interrupt Level
46	Transmit Data Set and Communications-Pac Status
47 ^a	Transmit Mask for Data Set and Communications-Pac Status
48 ^a	Transmit LCT Status – Byte 1
49 ^a	Transmit LCT Status – Byte 2
50	Transmit Firmware Use Only
51	Transmit Firmware Use Only
52 ^a	Programming Work Area
53	Transmit Firmware Use Only
54	Transmit Firmware Use Only
55	Reserved for Input LCT Byte Address (if used)
56 ^a	Programming Work Area
57 ^a	Programming Work Area
58 ^a	Programming Work Area
59 ^a	Programming Work Area
60 ^a	Programming Work Area
61 ^a	Programming Work Area
62 ^a	Programming Work Area
63 ^a	Programming Work Area

^aThis byte may be modified by the CCP.

Because each LCT is independent and pertains to only one communications line, it cannot be used for operations pertaining to any other line. If, for example, a given CCP is exclusively associated with line 0, it can never gain access to the LCT for line 1. (Even if a CCP services several lines, it has a separate, line-specific relationship with each LCT that is dedicated to one of the lines it services.)

An LCT must be properly set up as one of the preliminary steps before data transfers can begin over the associated communications line. The LCT must first be initialized to 0 – by the MLCP Loader or by the use of an IO (Output MLCP/DLCP Control) or IO (Output Channel Control) instruction in the main memory program. Next, certain LCT bytes must be written with control information from main memory. (Normally, these are LCT bytes 2/34, 6/38, 7/39, 8/40, 12/44, 13/45, 15/47, 20/52, and at least one byte in the LCT programming work area; this last byte is normally used to load line register 4 of the associated adapter.)

The LCT bytes can be initially written by the use of the Honeywell-supplied MLCP Loader or by a block mode write from the main memory program; alternatively, LCT bytes can be written by IO (Output LCT Byte) and IO (Output Interrupt Control) instructions from the main memory program. The values to be written into the LCT bytes can be established by the use of DC (Define Constants) Assembler control statements in the main memory program.

The remainder of this section provides a detailed description of those LCT bytes that have user-visible significance. In addition, a detailed layout of all LCT bytes appears at the end of this section.

LCT BYTE 2/34 – CHARACTER CONFIGURATION

Description:


This byte describes the data characters to be processed. It records character length, character parity, number of stop bits, and type of cyclic redundancy check polynomial. The contents of this byte are used as input when line register 6 of an adapter is loaded.

NOTE: Not all information in this byte is meaningful to the adapter; see the descriptions of line register 6 in the appropriate appendix for the adapter in question.

Programming Considerations:

This byte must be loaded and maintained from the main memory program. This byte should not be modified by the CCP. Note that bits 2 and 7 of this byte must always be 0.

Byte Layout:



Bits 0 and 1 – character length

- 00 - 5 bits – 5-bit data only, parity not allowed
- 01 - 6 bits – 6-bit data or 5-bit data with parity
- 10 - 7 bits – 7-bit data or 6-bit data with parity
- 11 - 8 bits – 8-bit data or 7-bit data with parity

During processing, the character length specified in this byte must be the same as the character length specified in line register 6. Parity, if used, is stored in the leftmost bit of the character length defined here. The unused bits must be zero for the parity generation to be correct.

Bit 3 – character parity

- 0 – Odd parity.
- 1 – Even parity.

All character parity checking and generation is based on the setting of this bit. MLCP or DLCP firmware performs parity *checking* for characters loaded into the R-register by an RECV (Receive) instruction whose operand value is 2 or 3. Processor firmware performs parity *generation* for characters loaded into a transmit channel's line register 1 of an adapter by a SEND (Send) instruction whose operand value is 2 or 3.

Bit 4 – number of stop bits per data character (asynchronous line adapters only)

- 0 – 1 stop bit per 5-, 6-, 7-, or 8-bit data character.
- 1 – 1.5 stop bits per 5-bit data character.
- 1 – 2 stop bits per 6-, 7-, or 8-bit data character.

Bits 5 and 6 – cyclic redundancy check polynomial

- | | |
|--|--|
| 00 - $x^{16} + x^{15} + x^2 + 1$ | Used for 8-bit or 7-bit with parity; IBM BSC CRC-16 code. |
| 01 - $x^{16} + x^{12} + x^5 + 1$ | Used for 8-bit or 7-bit with parity, CCITT HDLC and Transparent Mode ASCII code (MLCP only; not applicable for DLCP) |
| 10 - $x^{12} + x^{11} + x^3 + x^2 + x + 1$ | Used for 6-bit or 5-bit with parity; CRC-12 Transcode |
| 11 - $x^8 + 1$ | Used for 7-bit with parity; LRC – Basic Mode ASCII code |

The settings of these bits govern which one of four polynomials will be used when cyclic redundancy checking is performed. Cyclic redundancy checking is performed by hardware in the MLCP and by a firmware table look up in the DLCP. Cyclic redundancy checking is performed by execution of the CCH (Calculate Block Check) instruction in the CCP and by the execution of SEND (Send) and RECV (Receive) instructions whose operand values are 1 or 3.

More information regarding cyclic redundancy checking appears in Section 6.

LCT BYTES 3/35 AND 4/36 – CYCLIC REDUNDANCY CHECK RESIDUE

Description:

These bytes store residue following a cyclic redundancy check. More information regarding cyclic redundancy checking appears in Section 6.

Programming Considerations:

The cyclic redundancy check polynomial is specified in bits 5 and 6 of LCT byte 2/34. Cyclic redundancy checking is performed by MLCP hardware or DLCP firmware during execution of the CCH (Calculate Block Check) instruction and during

execution of SEND (Send) and RECV (Receive) instructions whose operand values are 1 or 3. The resultant cyclic redundancy check residue in LCT bytes 3/35 and 4/36 may be examined from the CCP. These bytes must be initialized by the CCP or the main memory program whenever a block CRC calculation is restarted.

The appropriate initial value for LCT byte 3/35 and 4/36 is all 1s for a CRC polynomial code equal to 01 (HLDC) (MLCP only). For the other CRC polynomial codes (CRC 16, LRC, CRC 12), the appropriate initial value is all zeros (MLCP and DLCP). The program, typically the CCP, must ensure that these initial values are provided.

Byte Layout:

The format of these bytes is governed by which cyclic redundancy check polynomial is used; see Section 6.

LCT BYTES 6/38 AND 7/39 – CCP POINTER

Description:

These bytes store the 12-bit RAM address at which the CCP will begin execution when it is started again. When the Processor services this CCP, this RAM address will be loaded into the P-register (program counter).

Programming Considerations:

The initial starting address of the CCP must be written into these bytes from the main memory program.


During processing, Processor firmware uses these bytes to store the contents of the P-register whenever the CCP executes a WAIT (Wait) instruction or whenever a firmware pause occurs (MLCP only) or the executing CCP is swapped out (DLCP). When the CCP resumes, firmware restores the contents of these bytes to the P-register, thereby allowing the CCP to begin at its next sequential instruction.

The contents of these bytes may be modified from the main memory program, if you wish to have the CCP resume at an address other than the one stored here. IO (Output LCT Byte) instructions can be used for this purpose. However, the CCP must not be running at the time or the results are unspecified.

When LCT byte 6/38 is written, bits 0 through 3 must always be reset to zero.

These bytes must not be modified by the CCP.

Byte Layout:



LCT BYTE 8/40 – CHANGE CONTROL FOR DATA SET AND ADAPTER STATUS

Description:

This byte may be written from the CCP to control (1) whether the Processor firmware will scan for changes in data set status and line adapter (Communications-Pac) status, recording these changes in LCT byte 14/46 and (2) what action(s) will be taken when a status change is recorded. (A mask in LCT byte 15/47 governs exactly which types of status change will cause LCT byte 14/46 to be updated with the contents of adapter line register 5.)


Programming Considerations:

This byte may be initially written from the main memory program or from the CCP. It may subsequently be changed by either program – at points in time appropriate to the communications application.

Whenever this byte is written, bits 4 through 7 must always be reset to zero. If bits 2 and 3 are both set to 1, only bit 2 (terminate the active CCB and interrupt the main memory program) will be acted upon when a data set or adapter status change is recorded in LCT byte 14/46.

Refer also to the programming guidelines in Appendix A.

Byte Layout:



Bit 0 – scan control

0 – The Processor firmware will not scan adapter line register 5 for changes in data set status and adapter status.

1 – The Processor firmware will scan adapter line register 5 for changes in data set status and adapter status. Firmware will write the entire contents of line register 5 into LCT byte 14/46 whenever it detects a difference between the contents of a bit position in line register 5 and the contents of the same bit position in LCT byte 14/46 (*provided* there is a 1 in the corresponding bit position of the mask contained in LCT byte 15/47). Next, the action(s) specified in bits 1, 2, and 3 of LCT byte 8/40 will be taken.

Bit 1 – set bit 3 of LCT byte 17/49 if change

0 – No action.

1 – When a data set or adapter status change is recorded in LCT byte 14/46, set to 1 bit 3 of LCT byte 17/49 (LCT status byte 2).

Bit 2 – interrupt main memory program if change (refer also to LCT status byte 16/48)

0 – No action.

1 – When a data set or adapter status change is recorded in LCT byte 14/46, terminate the active CCB and interrupt the main memory program at the interrupt level established for this channel. (Ignore the setting of bit 3 of this byte and set bit 1 of LCT status byte 16/48.)

Bit 3— start CCP if change

0 — No action.

1 — When a data set or adapter status change is recorded in LCT byte 14/46, start the CCP. (This action will be taken only if bit 2 of this byte is reset to 0.)

LCT BYTES 12/44 AND 13/45 — RETURN CHANNEL NUMBER AND INTERRUPT LEVEL

Description:

These bytes may be used to store the 10-bit return channel number and the interrupt level that will be placed on the Megabus or Model 23 bus whenever the main memory program is interrupted from this channel. (The return channel number is the central processor's channel number.)


Programming Considerations:

The use of these bytes is optional. They are required if the main memory program is to be interrupted from this channel.

The contents of these bytes can be established as part of the block transferred to RAM by the MLCP Loader or by a block mode write. Alternatively, the contents of these bytes can be established (or modified) from the main memory program by use of one IO (Output Interrupt Control) instruction.

These bytes must not be written from the CCP.

Byte Layout:



LCT BYTE 14/46 — DATA SET AND ADAPTER STATUS

Description:

This byte is used to record changes in data set status and adapter status if bit 0 of LCT byte 8/40 is set to 1 and one or more bits of a mask in LCT byte 15/47 are also set to 1. If these conditions exist, Processor firmware will write the entire contents of adapter line register 5 into LCT byte 14/46 whenever it detects a difference between the contents of a bit position in line register 5 and the contents of the same bit position in LCT byte 14/46 (*provided* there is a 1 in the corresponding bit position of the mask contained in LCT byte 15/47). Subsequent action(s) depend on the settings of bits 1, 2, and 3 of LCT byte 8/40.

LCT byte 14/46 is not used by the Processor firmware if bit 0 of LCT byte 8/40 is reset to 0.

Programming Considerations:

The contents of this byte may be examined by the CCP, but the CCP must not modify the contents.

Proper settings of bits 1, 2, and 3 of LCT byte 8/40 permit appropriate action(s) to be taken when a data set or adapter status change is recorded in LCT byte 14/46.

Additional information on this subject appears in Section 6.

Byte Layout (Typical): See the appendixes for specific adapters.

	0	1	2	3	4	5	6	7
	DATA SET STATUS				ADAPTER STATUS			
14/46	DATA SET READY	CLEAR TO SEND	CARRIER DETECTOR	RING INDICATOR	ASYNCH. SECONDARY CHL. RECV. ----- SYNCH. RESERVED ----- BROADBAND ADAPTER READY	RESERVED	RECEIVE OVERRUN	ASYNCHRONOUS FRAMING ERROR ----- SYNCHRONOUS TRANSMIT UNDERRUN

Each bit position has only one meaning, regardless of whether the LCT byte relates to a receive channel (LCT byte 14) or to a transmit channel (LCT byte 46). The meanings of bits 0, 1, 2 and 3 are given in appropriate Bell System Technical References. Bits 4 through 7 are adapter-specific and the reader should refer to the appropriate appendix. The description below is typical.

Bit 4 – secondary channel receive (asynchronous line adapters only)

Secondary channel receive is described in appropriate Bell System Technical References (see Preface).

Bit 4 – adapter ready (Broadband Communications-Pac) (MLCP only)

Transmit

- 0 – Adapter data buffer full.
 - 1 – Adapter data buffer not full.
- Receive

- 0 – Character in adapter data buffer.
- 1 – Adapter data buffer empty.

Adapter ready is applicable to Broadband Communications-Pacs that contain a first-in, first-out buffer. In the case of the broadband pacs, this buffer is 64 characters. On receive, characters from the line are put into one end of the buffer and the CCP retrieves characters from the other end, thus allowing much greater timing variation. On transmit, the operation is just the opposite. Refer to the next paragraph also.

On receive, adapter ready = 1 whenever there is one or more characters in the FIFO buffer requiring processing. The adapter ready condition will be made known to the MLCP by the condition of bit 4 of line register 5. When either the BART or BARF instruction is executed, the MLCP firmware inputs line register 5 and branches on the condition of bit 4. Non-broadband adapters make a more general use of this bit (refer to the definition of the BART and BARF instructions in Section 4).

Bit 6 – receive overrun (this bit may be on before receiver is activated; see Appendix A).

- 0 – No receive overrun has occurred.
- 1 – A receive overrun has occurred. The adapter was not serviced fast enough by the receive CCP and one or more data characters have been overwritten (and thus lost) in a receive channel's line register 1 of the adapter.

- Bit 7— framing error (asynchronous line adapters);
transmit underrun (synchronous line adapters)
For asynchronous line adapters, the values of bit 7 have the meanings described below.
- 0 — No framing error has occurred. (See Appendix A.)
 - 1 — A framing error has occurred; the asynchronous line adapter has detected a missing stop bit. (The preceding data bits should be analyzed to ascertain whether a line break has occurred.)
- Bit 7 normally indicates a transmit underrun error but on the asynchronous adapters it is used to indicate a framing error. The transmit send order picks up this bit and sets data error bit 2 of LCT byte 16/48. Since there is no transmit underrun error for asynchronous adapters, the channel program should reset this bit or output two null characters to LRI (OUT 1) after bit 7 of LCT byte 20 (line register 2) is turned on. This also clears the error. For synchronous line adapters, the values of bit 7 have the meanings described below.
- 0 — No transmit underrun has occurred.
 - 1 — A transmit underrun has occurred. The adapter was not serviced fast enough by the transmit CCP and the transmit fill character (usually SYN) in the transmit channel's line register 4 of the adapter has been sent instead of a data character. Normally this is not a fatal condition for character-oriented procedures but is fatal for bit-oriented procedures, e.g., high-level data link (HDLC) procedure.

LCT BYTE 15/47 — MASK FOR DATA SET AND ADAPTER STATUS

Description:


If bit 0 of LCT byte 8/40 is set to 1, LCT byte 15/47 is used as a mask. The mask governs which changes in data set status and adapter status will cause (1) the entire contents of adapter line register 5 to be written into LCT byte 14/46 and (2) subsequent action(s) to be taken based on the settings of bits 1, 2, and 3 of LCT byte 8/40.

Each of the bit positions in the mask corresponds to the status category indicated by that same bit position in LCT byte 14/46 and in line register 5 of the adapter. If a bit in the mask is set to 1, the action described in the preceding paragraph will occur whenever a Processor firmware scan reveals that the contents of that same bit position in line register 5 are not identical to the contents of that bit position in LCT byte 14/46.

Programming Considerations:

This byte may be initially written by the main memory program or the CCP. It may subsequently be modified, as needed, by either program.

Byte Layout:



Bits 0 through 7 – mask

Each bit position in the mask corresponds to the status category indicated by the same bit position in LCT byte 14/46 and in line register 5 of the adapter. The mask must contain a 1 in each bit position for which a status discrepancy between LCT byte 14/46 and line register 5 is to cause the action described above.

LCT BYTES 16/48 AND 17/49 – LCT STATUS

Description:

These two bytes are used by Processor firmware to store certain status and error information while a given CCB is active. The information begins to be collected when processing starts relative to the “active” CCB. When processing ends relative to this CCB, the contents of these two bytes are combined with other information and transferred to the status field (bytes 6 and 7) of the CCB.

Programming Considerations:

These two bytes may be examined by the main memory program – through the IO (Input LCT Status) instruction – and by the CCP – through format 2 LD (Load) instructions. The CCP may set and reset bits 5 and 6 of LCT byte 16/48, as appropriate; these bits are shown shaded in the byte layouts below (Figures 5-1 and 5-2 for the MLCP and DLCP, respectively). It is important to note that the LCT status bytes are *dynamic* and continually subject to change by Processor firmware during processing related to the “active” CCB.

When CCB is terminated, the contents of LCT byte 16/48 (LCT status byte 1) are combined with other information and moved to byte 7 of the CCB. The contents of LCT byte 17/49 (LCT status byte 2) are combined with other information and moved to byte 6 of the CCB. (The complete format of the CCB status field is shown in Section 3.)

	0	1	2	3	4	5	6	7
16/48 LCT STATUS BYTE 1	CPU INTERRUPT FROM INTR INSTRUCTION	CPU INTERRUPT FROM DATA SET STATUS CHANGE	DATA SERVICE ERROR	0	CCB SERVICE ERROR	FOR PROGRAMMING USE	FOR PROGRAMMING USE	RESERVED
17/49 LCT STATUS BYTE 2	RESERVED	DATA CHECK ERROR	0	DATA SET OR COMMUNICA- TIONS-PAC STATUS CHANGE	CORRECTED MEMORY ERROR	0	0	0

NOTE: The bits that may be modified by the CCP are shown shaded.

Figure 5-1. LCT Status Bytes 1 and 2 (MLCP)

	0	1	2	3	4	5	6	7
16/48 LCT STATUS BYTE 1	CPU INTERRUPT FROM INTR INSTRUCTION	CPU INTERRUPT FROM DATA SET STATUS CHANGE	DATA SERVICE ERROR	0		FOR PROGRAMMING USE	FOR PROGRAMMING USE	RESERVED
17/49 LCT STATUS	RESERVED	DATA CHECK ERROR	0	DATA SET OR COMMU- NICATIONS- PAC STATUS CHANGE	0	0	0	CORRECTED MEMORY ERROR

NOTE: The bits that may be modified by the CCP are shown shaded.

Figure 5-2. LCT Status Bytes 1 and 2 (DLCP)

LCT Byte 16/48 (Description):

- Bit 0 – Interrupt main memory program from INTR instruction in CCP
0 – No action.
1 – Interrupt main memory program from INTR instruction in CCP.
Note that the INTR instruction can also be used as an error escape from channel program that has detected an abort condition.
- Bit 1 – Interrupt main memory program from data set status change (see also Appendix A)
0 – No action.
1 – Data set scan has detected a data set status change and bit 3 of LCT byte 8/40 is on. The main memory program has been interrupted.

NOTE: The Input Next CCB Status instruction issued after the interrupt usually results in a CCB status equal to zero. If this is the case, LCT byte 16/48 can be input by the Input LCT Byte instruction and the type of interrupt can then be determined.

- Bit 2 – data service error
0 – No data service error has occurred.
1 – A data “timing window” has been missed. On receive, the adapter has detected a receive overrun (see bit 6 of LCT byte 14/46). On transmit the adapter has detected a transmit underrun (see bit 7 of LCT byte 14/46).
- Bit 4 – CCB service error
0 – No CCB service error has occurred.
1 – On receive, a format 1 ST (Store) instruction has been attempted and there is no “valid” CCB. (The Processor firmware will set this bit to 1 and proceed to the next sequential instruction in the CCP.) Data characters will be lost if they are received by CCP RECV (Receive) instructions while there is no valid CCB. The adapter will not set the receive overrun bit in line register 5 so long as the CCP continues to execute RECV instructions and accept the data characters from the adapter.
On transmit, a format 1 LD (Load) instruction has been attempted and there is no “valid” CCB. (The Processor firmware will set this bit to 1, return the CCP pointer to the address of this LD instruction, and execute a WAIT (Wait) instruction. At the next channel request interrupt for this channel, this instruction will be attempted again. The significance of this firmware action is specific to the related adapter and line protocol.)

Bits 5 and 6 – for programming use

These two bits may be used by the CCP as indicators to the main memory program. For example, these bits could be used to indicate (1) the type of CDB (such as header, text, or end of transmission) to which this CCB is related or (2) that a cyclic redundancy check error has been detected (if bit 1 of LCT byte 17/49 is not used for this purpose).

LCT Byte 17/49

Bit 1 – data check error

0 – No data check error has occurred.

1 – A data parity error has been detected by firmware, or the CCP has set this bit after detecting a cyclic redundancy check error. (In both cases, this bit setting is relevant only for a receive operation and hence only for LCT byte 17.)

Bit 3 – data set or adapter status change

0 – The condition described for bit value 1 does not exist.

1 – A data set or adapter status change has been recorded in LCT byte 14/46 and bit 1 of LCT byte 8/40 was set to 1.

Bit 4 – (MLCP only) corrected memory error. For DLCP, this bit = 0

0 – No corrected memory error has occurred.

1 – One or more hardware-corrected memory errors occurred in the CDB related to this CCB.

Bit 5 – = 0

Bit 6 – = 0

Bit 7 – (DLCP only) corrected memory error. For MLCP, this bit = 0.

0 – No corrected memory error has occurred.

1 – One or more hardware-corrected memory errors occurred in the CDB related to this CCB.

LCT BYTE 20 – DATA SET AND ADAPTER CONTROL

Description:

This byte is used to load adapter line register 2 with data set and adapter control information; the contents of this byte are not meaningful until they have been loaded into line register 2. *The significance of the information in this byte depends on the type of data set and adapter in use.*

Programming Considerations:

This byte may be written and maintained from the main memory program or CCP. Its contents may be changed and line register 2 loaded at times appropriate to the communications application.

Line register 2 of an adapter line is shared by a receive channel and a transmit channel. Moreover, each bit position in line register 2 has only one meaning for both channels. Therefore, line register 2 is loaded from LCT byte 20. If the receive channel is to be serviced by *one* CCP and the transmit channel is to be serviced by *another* CCP – and if simultaneous data transfers will occur over the line either CCP must perform an inclusive OR operation on the contents of LCT byte 20, loading the result into line register 2.

Byte Layout: (Typical RS232 Application) (Refer also to the appendixes for each individual adapter.)

	0	1	2	3	4	5	6	7
	DATA SET CONTROL				COMMUNICATIONS-PAC CONTROL			
20	DATA TERMINAL READY	REQUEST TO SEND	ASYNCHRONOUS SECONDARY CHANNEL TRANSMIT ----- SYNCHRONOUS NEW SYNC	ASYNCHRONOUS TRANSMIT SPACE ----- SYNCHRONOUS SPEED SELECT	ASYNCHRONOUS TRANSMIT MARK ----- SYNCHRONOUS DIRECT CONNECT	LOOP- BACK TEST	RECEIVE ON	TRANSMIT ON

The meanings of bits 0, 1, and 2 are given in appropriate Bell System Technical References (see Preface).

Bit 3 – transmit space (asynchronous line adapters): speed select (synchronous line adapters)

For asynchronous line adapters, the values of bit 3 have the meanings described below.

0 – Transmit data supplied from the CCP.

1 – Hold the data output in a *space* (logical 0) condition. The asynchronous line adapter will continue to generate channel request interrupts at the normal character rate. (If the transmit space feature is to be used, a CCP must first “flush” the adapter by sending two padding characters after sending the last meaningful data character.)¹

For synchronous line adapters, bit 3 is used only if the data set supports data transfers at either of two speeds; bit 3 indicates which speed is desired. These speeds are defined in appropriate Bell System Technical References (see Preface).

Bit 4 – transmit mark (asynchronous line adapters); direct connect (synchronous line adapters)

For asynchronous line adapters, the values of bit 4 have the meanings described below.

0 – Transmit data supplied from the CCP.

1 – Hold the data output in a *mark* (logical 1) condition. The asynchronous line adapter will continue to generate channel request interrupts at the normal character rate. (If the transmit mark feature is to be used, a CCP must first “flush” the adapter by sending two padding characters – usually DEL – after sending the last meaningful data character.)²

For synchronous line adapters, the values of bit 4 have the meanings described below.

0 – The data set block is enabled and used (the normal case).

1 – The MLCP’s fixed-rate clock or the DLCP switch-settable clock for the line in question is enabled and used (the data terminal equipment is direct-connected to the synchronous line adapter).

¹ Transmit space and transmit mark are mutually exclusive. Therefore, bits 3 and 4 of LCT byte 20 must not both be set to 1 if an asynchronous line adapter is in use.

² *Ibid.*

Bit 5 – “loop-back” test

0 – No “loop-back” test.

1 – “Loop-back” to the adapter’s receive channel the data sent to the transmit channel of the same line. For asynchronous line adapters, the data transfer will take place at the line speed indicated in bits 4 through 7 of line register 4 of the adapter. For synchronous line adapters, the data transfer will take place at the speed of the MLCP’s fixed-rate clock or the DLCP’s switch-settable clock.

Bit 6 – receive ON

0 – Set the receiver OFF for this communications line.

1 – Set the receiver ON for this communications line.

Bit 7 – transmit ON

0 – Set the transmitter OFF for this communications line.

1 – Set the transmitter ON for this communications line.

PROGRAMMING WORK AREA

LCT bytes 23 through 31, 52, and 56 through 63 are available to the communications application as channel- and line-specific work areas to be used as necessary. These bytes may be written and read by the CCP; they may also be written by the main memory program – through IO (Output LCT Byte) instructions. (LCT byte 55 which was formerly a work byte is now used by the Input LCT Byte instruction. When used by the Input LCT Byte instruction, the address is a 6-bit quantity located in bits 2 through 7. Bits 0 and 1 are ignored by the firmware. This byte can be used by the channel program for temporary storage if the main memory program reloads LCT byte 55 before executing each Input LCT Byte instruction.

Normally, one of these bytes is used to load line register 4 of the adapter since no other LCT byte is used for that purpose.

LAYOUT OF LCT BYTES

This subsection presents a detailed layout of each byte in a line control table (LCT). The purpose is to indicate (1) how each bit position of an LCT should be set up before communications processing begins over the related channels and (2) how each bit position of each LCT byte is used after communications processing has begun.

The following key applies to the LCT layout. One of the terms appears in the lower right-hand corner of each bit position.

1 (A/B/C)– This bit position *must* be written with an appropriate value by software before communications processing begins; the value of this bit position affects hardware/firmware operations. (Distinctions among 1A, 1B, and 1C are described below.)

1A This bit position may be modified by software at appropriate times after communications processing has begun.

1B This bit position may be modified by the main memory program – but not by the CCP – at appropriate times after communications processing has begun.

1C This bit position normally should not be modified by software after communications processing has begun.

2 (A/B/C)– This bit position *may* be written with an appropriate value by software before communications processing begins; the value of this bit position affects hardware/firmware operations. (Distinctions among 2A, 2B, and 2C are described below.)

2A This bit position may be modified by software at appropriate times after communications processing has begun.

- 2B This bit position may be modified by the main memory program – but not by the CCP – at appropriate times after communications processing has begun.
- 2C This bit position normally should not be modified by software after communications processing has begun.
- 3 – This bit position may be used by software as required, the value in this bit position does not directly affect hardware/firmware operations. This bit position may be written with an application-specific value before communications processing begins and/or it may be modified at appropriate times thereafter.
- 4 (A/B/C)– This bit position must be reset to 0 before communications processing begins. Thereafter it is maintained by firmware. (Distinctions among 4A, 4B, and 4C are described below.)
 - 4A This bit position may be read by the CCP at appropriate times after communications processing has begun. The CCP may reset this bit position to 0, when appropriate.
 - 4B This bit position may be read by the CCP at appropriate times after communications processing has begun. The CCP should not modify this bit position, however.
 - 4C This bit position's contents should not be consulted by software.
- 5 – This bit position must be reset to 0 before communications processing begins. Thereafter is not used.

A detailed description of those LCT bytes of user-visible significance appears earlier in this section. In a few cases, a bit position's significance depends on the type of adapter used for the line to which the LCT is related.




Figure 5-3. LCT Layout




Figure 5-3 (cont). LCT Layout

0 1 2 3 4 5 6 7

DATA SET AND COMMUNICATIONS-PAC CONTROL

DATA SET CONTROL					COMMUNICATIONS-PAC CONTROL			
20	DATA TERMINAL READY 1A	REQUEST TO SEND 1A	ASYNCHRONOUS SECONDARY CHANNEL TRANSMIT 1A SYNCHRONOUS NEW SYNCH 1A	ASYNCHRONOUS TRANSMIT SPACE 1A SYNCHRONOUS SPEED SELECT 1A	ASYNCHRONOUS TRANSMIT MARK 1A SYNCHRONOUS DIRECT CONNECT 1A	LOOP- BACK TEST 1A	RECEIVE ON 1A	TRANSMIT ON 1A

FIRMWARE USE ONLY

21/53	4C							
22/54	4C							

PROGRAMMING WORK AREA

23	3	3	3	3	3	3	3	3
24/56	3	3	3	3	3	3	3	3
25/57	3	3	3	3	3	3	3	3
26/58	3	3	3	3	3	3	3	3
27/59	3	3	3	3	3	3	3	3
28/60	3	3	3	3	3	3	3	3
29/61	3	3	3	3	3	3	3	3
30/62	3	3	3	3	3	3	3	3
31/63	3	3	3	3	3	3	3	3

Figure 5-3 (cont). LCT Layout

Section 6

Processor Interfaces

This section describes the following subjects, all of which relate to interfaces between the Processor and either the main memory program or data communications equipment/lines:

- o Processor channel number addressing from main memory program
- o Processor interrupts to main memory program
- o Processor control of data sets and adapters
- o Processor monitoring of data set and adapter status
- o Processor parity checking and generation
- o Processor cyclic redundancy checking
- o Data transfer rates for Processor communications lines

PROCESSOR CHANNEL NUMBER ADDRESSING FROM MAIN MEMORY PROGRAM

As described in Section 2, whenever the main memory program issues an input/output instruction to the Processor, it must provide a 10-bit channel number (along with an appropriate 6-bit function code). This information is placed on the Megabus (MLCP) or Model 23 bus (DLCP) during execution of the input/output instruction. The 10-bit channel number identifies a specific MLCP or DLCP (as distinguished from any other physical unit on the Megabus/bus) *and* one of the Processor's 16 communications channels.

The 10 bits of the channel number are divided into two parts: the six high-order bits identify the Processor's unique, fixed channel number (Megabus/bus address), which is set by a switch on the Processor; the four low-order bits indicate one of the 16 communications channels.

The 10-bit channel number is stored in bits 0 through 9 of a word in main memory or a register (with the function code stored in bits 10 through 15). On the Megabus/bus, the 10-bit bus channel number occupies bits 8 through 17 of the address portion of the Megabus/bus (with the function code occupying bits 18 through 23).

Table 6-1 shows the format of the 10-bit channel number and its relationship to MLCP channels and line numbers, while Table 6-2 illustrates similar information for the DLCP.

PROCESSOR INTERRUPTS TO MAIN MEMORY PROGRAM

Under certain conditions (described below), the Processor can interrupt execution of the main memory program. The interrupt is generated on behalf of one of the Processor's communications channels, each of which can have an interrupt level assigned to it. (The interrupt level for a channel can be unique or it can be shared with one or more other channels.)

A channel can be assigned an interrupt level when its LCT area is set up by the MLCP Loader or by a block mode write; alternatively, a channel can be assigned an interrupt level by execution of an IO (Output Interrupt Control) instruction in the main memory program. A channel's interrupt level (together with the return channel number—i.e., the central processor's channel number) is stored in LCT bytes 12 and 13 (for a receive channel) or in LCT bytes 44 and 45 (for a transmit channel). The format of the LCT bytes is described in Section 5.

TABLE 6-1. MLCP CHANNEL NUMBER ADDRESSING

10-Bit Channel Number in Memory and on Megabus ^a	MLCP Channel Number	Line Number	Channel Type
xxxxxx0000	0	0	Receive
xxxxxx0001	1	0	Transmit
xxxxxx0010	2	1	Receive
xxxxxx0011	3	1	Transmit
xxxxxx0100	4	2	Receive
xxxxxx0101	5	2	Transmit
xxxxxx0110	6	3	Receive
xxxxxx0111	7	3	Transmit
xxxxxx1000	8	4	Receive
xxxxxx1001	9	4	Transmit
xxxxxx1010	10	5	Receive
xxxxxx1011	11	5	Transmit
xxxxxx1100	12	6	Receive
xxxxxx1101	13	6	Transmit
xxxxxx1110	14	7	Receive
xxxxxx1111	15	7	Transmit

^axxxxxx represents the six bits of the MLCP's fixed channel number. This value is set by a switch on the MLCP. The value is the same for each communications channel of a given MLCP.

TABLE 6-2. DLCP CHANNEL NUMBER ADDRESSING

10-Bit Channel Number in Memory and on Model 23 Bus ^a	Channel Number	Line Number	Channel Type
xxxxxx0000	0	0	Receive
xxxxxx0001	1	0	Transmit
xxxxxx0010	2	1	Receive
xxxxxx0011	3	1	Transmit

^axxxxxx represents the six bits of the DLCP's fixed channel number. This value is set by a switch on the DLCP. The value is the same for each communications channel of a given DLCP.

After a channel has been assigned a nonzero interrupt level as described above, the Processor will interrupt the main memory program on behalf of this channel under any of the circumstances described below. Refer also to the discussion of CPU interrupts in Appendix A.

- o At the end of processing relative to a CCB whose control byte (byte 5) has a 1 in bit 0 (interrupt control). (The bit can be set to 1 by an IO (Output CCB Control) instruction in the main memory program.)
- o When a data set or adapter status change is recorded in LCT byte 14 or 46 and bit 2 of LCT byte 8 or 40 is set to 1.
- o Upon completion of a block mode read or block mode write that used this channel.
- o Upon execution of an INTR instruction in the CCP.

Remember that an interrupt will occur under the above circumstances only if the channel has a *nonzero* interrupt level when the circumstance occurs.

Note that any of the following actions causes a channel's interrupt level to be reset to zero:

- o Execution, in the main memory program, of an IO (Output MLCP/DLCP Control) instruction that initializes the Processor.
- o Execution, in the main memory program, of an IO (Output Channel Control—channel initialize) instruction.
- o Execution, in the main memory program, of an IO (Output Interrupt Control) instruction that specifies a zero value for the interrupt level.

If a CCB is active when the channel's interrupt level is reset to zero, an interrupt of the main memory program will *not* occur at the end of processing relative to the CCB—even if bit 0 (interrupt control) of the CCB control byte (byte 5) is set to 1.

In those cases where a channel's interrupt level is lower (higher-numbered) than the interrupt level at which the main memory program is currently running, an attempt to interrupt the main memory program will result in a NAK from the central processor. The interrupt will be “deferred” and placed in a queue, which can store as many as three deferred interrupts per channel.

Following a change in the interrupt level at which the main memory program is running, the Processor will attempt to “work off” any backlog of deferred interrupts during the background firmware scanning periods mentioned in Section 1. Beginning with the lowest numbered channel that has a deferred interrupt queued, the Processor will attempt one interrupt for each such channel before cycling back to the queue for the lowest numbered channel that has a deferred interrupt queued.

PROCESSOR CONTROL OF DATA SETS AND LINE ADAPTERS

For each communications line, the Processor controls the data set (if any) and adapter by means of an adapter control register (line register 2) for that line. (An adapter has a separate line register 2 for each line it accommodates.) The value in line register 2 affects the operations of both channels of one line.

Line register 2 of an adapter is loaded from a CCP that services one or both channels of the related communications line. The CCP must first ensure that the desired control value exists in LCT byte 20; then, at an appropriate time, the CCP places this control value in the R-register and loads it into line register 2 of the adapter. The control value is effective immediately.

Refer to the appropriate appendixes for programming considerations for the adapters available.

PROCESSOR MONITORING OF DATA SET AND ADAPTER STATUS

If so directed by the CCP, the Processor will periodically scan data set and adapter status relative to a given communications line—as reflected in an adapter status register (line register 5) for that line. Whenever the Processor firmware scan detects certain types of status changes (as predefined by the CCP), it will store the entire contents of line register 5 in LCT byte 14 or LCT byte 46. Subsequent actions to be taken are also predefined by the CCP.

A CCP requests Processor scan of line register 5 by setting to 1 bit 0 (scan control) of LCT byte 8 or LCT byte 40. By setting appropriate bits in a mask contained in LCT byte 15 or LCT byte 47, the CCP predefines which types of data set or adapter status changes will cause the entire contents of line register 5 to be copied into LCT byte 14 or LCT byte 46. The CCP predefines the subsequent action(s) to be taken by appropriate settings of bits 1, 2, and 3 in LCT byte 8 or LCT byte 40:

- o If bit 1 is set to 1, a detected status change will cause bit 3 of LCT byte 17 or LCT byte 49 to be set to 1.
- o If bit 2 is set to 1, a detected status change will cause the "active" CCB to be terminated and the main memory program to be interrupted.
- o If bit 3 is set to 1, a detected status change will cause the CCP to be started. (This action will be taken only if bit 2 is reset to 0.)

Each time a firmware scan occurs, the following sequence of actions is performed:

1. An exclusive OR operation is performed on (1) the contents of LCT byte 14 or LCT byte 46 and (2) the contents of line register 5.
2. A logical AND operation is performed on the result from step 1 and the contents of the mask in LCT byte 15 or LCT byte 47.

If a nonzero result is produced by the logical AND operation in step 2, a data set or adapter status change has occurred. The contents of the line register 5 are copied into LCT byte 14 or LCT byte 46 and subsequent action(s) are based on the settings of bits 1, 2, and 3 of LCT byte 8 or LCT byte 40. (If the CCP is started in response to a status change, it can read LCT byte 14 or 46 to ascertain what type of status change has occurred.)

The MLCP firmware scan is a low-priority activity that is independent of output operations from the main memory program and CCP processing. The firmware scan will occur at least every one-half second (MLCP only).

PROCESSOR PARITY CHECKING AND GENERATION

A CCP can direct the Processor to check parity during receive operations and to generate parity during transmit operations.

For receive operations, the CCP must first ensure that bit 3 of LCT byte 2 indicates the desired type of parity. Then, as data characters are transferred from the receive channel's line register 1 to the Processor's R-register, the operand of each RECV (Receive) instruction can indicate that a parity check is to be performed. The parity check will include all bits of the character length specified in bits 0 and 1 of LCT byte 2. (In this case, the leftmost bit of each data character is a parity bit; the parity bit may be either 0 or 1 as the data character arrives in the R-register.) If the Processor detects a parity error, it will set to 1 bit 1 (data check error) of LCT byte 17 (LCT status byte 2).

For transmit operations, the CCP must first ensure that bit 3 of LCT byte 34 indicates the desired type of parity. Then, as data characters are transferred from the R-register to the transmit channel's line register 1, the operand of each SEND (Send) instruction can indicate that parity is to be generated. (In this case, the leftmost bit of each data character – whose length is specified in bits 0 and 1 of LCT byte 34 – is a parity bit; the parity bit must be 0 as the SEND instruction is issued.) The Processor generates the proper value for the parity bit as the data character is transferred to the transmit channel's line register 1.

Remember that both channels of one line use the same character length. Both channels of a line share one line register 6, which defines character configuration, in an adapter.

PROCESSOR CYCLIC REDUNDANCY CHECKING

A CCP can direct the Processor to use its block-check capability¹ to perform cyclic redundancy checking during receive or transmit operations. Normally, cyclic redundancy checking is requested only for higher speed data transfers.

For receive operations, the CCP must first ensure that bits 5 and 6 of LCT byte 2 indicate the desired cyclic redundancy check polynomial. See Table 6-3. Then, as data characters are received, the CCP can obtain either unconditional or conditional cyclic redundancy checking.

TABLE 6-3. CYCLIC REDUNDANCY CHECK INFORMATION

Bits 5 and 6 of LCT Byte 2 or LCT Byte 34	CRC Polynomial Used	CRC Residue Bit Length	Configuration of CRC Residue in LCT Bytes 3/35 and 4/36	Transmission Modes
00	$x^{16} + x^{15} + x^2 + 1$	16	<div style="text-align: center;">0 7</div> <div style="text-align: center;">3/35 MSB</div> Must be zero at start. <div style="text-align: center;">4/36 LSB</div>	IBM BSC CRC-16
01	$x^{16} + x^{12} + x^5 + 1$	16	<div style="text-align: center;">0 7</div> <div style="text-align: center;">3/35 MSB</div> LCT 3/35, 4/36 must be all ones at start. <div style="text-align: center;">4/36 LSB</div>	HDLC, SDLC, ADCCP, CCITT Recommendation (MLCP only; not applicable to DLCP)
10	$x^{12} + x^{11} + x^3 + x^2 + x + 1$	12	<div style="text-align: center;">012 567</div> <div style="text-align: center;">3/35 MSB /</div> Must be zero at start. <div style="text-align: center;">4/36 / LSB</div>	IBM Transcode CRC-12
11	$x^8 + 1$	8	<div style="text-align: center;">0 7</div> <div style="text-align: center;">3/35 LRC</div> Must be zero at start.	LRC-8, Basic Mode ASCII

LSB – Least significant bits; MSB – Most significant bits; MBZ – Must be zero.

- NOTES:
1. On a transmit, LCT byte 35 should be sent first.
 2. On a receive, LCT byte 3 should be compared with the first CRC byte received.
 3. For code 11, only LCT byte 3 or LCT byte 35 is applicable. LCT byte 35 must be sent with odd parity.

¹In the MLCP, CRC checking is a hardware function; in the DLCP, it is performed by a firmware table look up procedure.

- o *Unconditional* cyclic redundancy checking is obtained if the operand of each RECV (Receive) type 1 or 3 instruction indicates that a check is to be performed; the cyclic redundancy check residue (in LCT bytes 3 and 4) will be updated as each data character is loaded into the Processor's R-register.
- o *Conditional* cyclic redundancy checking is obtained if RECV instructions type 0 or 2 do not indicate that a check is to be performed but each received data character is analyzed in the R-register and a check is performed as a separate operation — by means of a CCH (Calculate Block Check) instruction — only when desired; cyclic redundancy check residue will be updated each time a CCH instruction is executed.

At the end of a received data block, a cyclic redundancy check must be performed on the block-check character(s); afterwards, the cyclic redundancy check residue should have the value expected. (If 12-bit cyclic redundancy check residue has been accumulated, the contents of LCT byte 3 may need to be shifted two bit positions to the right; the SR (Shift R-Register Right) instruction is available for this purpose.)

For transmit operations, the CCP must first ensure that bits 5 and 6 of LCT byte 34 indicate the desired cyclic redundancy check polynomial. See Table 6-3. Then, as each data character is transferred from the R-register to the transmit channel's line register 1, the operand of each SEND (Send) instruction can indicate that a check is to be performed; the cyclic redundancy check residue (in LCT bytes 35 and 36) will be updated as each data character is transferred into the transmit channel's line register 1. At the end of each block, the CCP must transmit the cyclic redundancy check residue accumulated in LCT bytes 35 and 36. (If 12-bit cyclic redundancy check residue has been accumulated, the contents of LCT byte 35 may need to be shifted two bit positions to the right before being transmitted; the SR (Shift R-Register Right) instruction is available for this purpose.)

Cyclic redundancy check residue can be reset to zero at appropriate times by the CCP or by the main memory program. (The main memory program can use the IO (Output LCT Byte) instruction for this purpose.)

Whenever a CRC error is detected, it is the channel program responsibility to set LCT 17 bit 1, data check error.

DATA TRANSFER RATES FOR PROCESSOR COMMUNICATIONS LINES

The data transfer rate for a given communications line depends on two factors:

1. The type of adapter with which the line is associated and
2. The mode ("normal,"² direct-connect, or "loop-back" test) in which the line is being used.

Each channel of the communications line uses the line's data transfer rate. A channel's bit transfer rate (together with the defined length of the data characters) establishes the interval between channel request interrupts for that channel.

Table 6-4 summarizes the relationship between data transfer rate, type of adapter, and mode of line operation. Note that for synchronous direct-connect or loop back, the line speed is governed in the MLCP by the MLCP fixed-rate clock and the selected rate applies to *all* lines that use this clock. In the DLCP, a switch-settable clock for each line is used to establish the speed for the line in question for synchronous direct-connect or loop back.

²"Normal" mode signifies that the line is connected to the adapter by means of data communications equipment (i.e., the line is not direct-connected) and no "loop-back" of transmitted data is taking place.

TABLE 6-4. DATA TRANSFER RELATED TO ADAPTER TYPE AND OPERATION MODE

Type of Adapter	Mode of Line Operation	Data Transfer Rate
Asynchronous Type Adapter	Normal	Governed by clock in line adapter. Speed indicated by settings of bits 4 through 7 of line register 4 of adapter.
	Direct-connect Loop-back test	
Synchronous Type Adapter	Normal	Governed by clock in data set. (If the data set clock permits either of two data transfer rates to be used, bit 3 of line register 2 can be used to select the desired rate.)
	Direct-connect Loop-back test	Governed by MLCP's fixed-rate clock or by DLCP's switch settable clock (1 per line). This clock is set to <i>one</i> rate by hardware configuration; the possible settings are shown in Table 6-5 for the MLCP and Table 6-6 for the DLCP. In Table 6-5, the selected rate applies to any line that uses the MLCP's fixed-rate clock.

TABLE 6-5. POSSIBLE SETTINGS FOR MLCP'S FIXED-RATE CLOCK


Clock Rate (in Bits per Second)	Switch Setting (Hexadecimal)
800	1
1,200	2
1,760	3
2,152	4
2,400	5
4,800	6
9,600	7
14,400	8
19,200	9
28,800 ^a	A
38,400 ^a	B
57,600 ^a	C

^aMaximum rate depends on adapter type; refer to the appendixes for specific adapters.

TABLE 6-6. POSSIBLE SETTINGS FOR DLCP'S SWITCH-SETTABLE CLOCKS (1 PER LINE)

Clock Rate (in Bits per Second)	Switches			
	1	2	3	4
1,200	0	0	0	0
2,400	1	0	1	0
4,800	0	1	0	1
9,600	1	1	1	1
	Line 0		Line 1	

NOTE: Line 0 and Line 1 may be set for different line speeds.



Section 7

Program Preparation and Loading

Either of two methods can be used to write into the LCT area and the CCP area of RAM before communications processing begins.

- o The first method involves the use of the Honeywell-provided MLCP Loader, which is supplied as an object module. The MLCP Loader must be linked with another module that contains the user-created block to be written into MLCP RAM. The resultant load module is executed in the central processor to write into MLCP RAM. This method is available *only* for the MLCP; it is not operable with the Model 23.
- o The second method involves the use of one or more block mode write operations from a program executed in the central processor. The block mode write is a prescribed sequence of central processor input/output instructions that cause a user-created block to be written into a designated area of Processor RAM. This method is available for both the MLCP and the DLCP.

The result of both operations is similar: the desired LCTs are written with values appropriate to the beginning of communications processing and one or more channel control programs are written into the CCP area of RAM.

The remainder of this section is devoted to a description of the MLCP Loader and the block mode write.

MLCP LOADER

The MLCP Loader can be used to write a user-created block into MLCP RAM, beginning with RAM byte 0. The block (RAM image) can contain up to 3584 bytes. The block establishes the user-specified values in the LCT area and the CCP area of RAM before communications processing begins.¹ (The CCB area of RAM is not written by the MLCP Loader; instead, the CCB area is written by input/output instructions issued dynamically by the main memory program.)

The following steps are normally followed to use the MLCP Loader to write a block into MLCP RAM.

1. Create a source language module that contains a load control block (described below), a call to the MLCP Loader, an error check routine, and additional executable instructions (as desired). (Reference: *GCOS/BES Assembly Language*, Order No. AS31.)
2. Submit the source language module to the Macro Preprocessor. (Reference: *GCOS/BES Program Development Tools*, Order No. AS29.)
3. Assemble the source language module. (Reference: *GCOS/BES Program Development Tools* manual.)

¹ Remember that those LCT bytes reserved for firmware use must be written with zeros before communications processing begins. Section 5 provides a detailed layout of LCT bytes.

4. Link the resultant object module with the MLCP Loader (which is supplied as an object module named ZQMLIN). (References: *GCOS/BES Software Overview*, Order No. AS27, and *GCOS/BES Program Development Tools* manual.)
5. Load and execute the resultant program.

The MLCP Loader uses channel 1 of communications line 0 to write into MLCP RAM. Therefore, line 0 must be serviced by an adapter.

When the MLCP Loader is called, it first initializes the MLCP; all of RAM is reset to zero. The MLCP Loader next writes the LCT bytes for line 0 by issuing 64 IO (Output LCT Byte) instructions. Finally, the MLCP Loader performs a block mode write to transfer the remainder of the user-supplied block to RAM. If an error condition is encountered, the MLCP Loader writes an appropriate error code into the "return value word" of the load control block and returns control to its caller (which should always inspect the "return value word" upon being returned to by the MLCP Loader).

Load Control Block

Table 7-1 describes the format of the load control block, which must contain the following five elements in the prescribed order.

1. Range of RAM image
2. MLCP address on Megabus
3. Return value word
4. Register save area
5. RAM image

The load control block exists in a user-created module that is processed by the Macro Preprocessor, assembled, and linked with the MLCP Loader.

The "range of RAM image" (word 0 of the load control block) can be calculated by the Assembler if you use the technique shown under "Sample Program," below.

The "MLCP address on Megabus" (word 1 of the load control block) provides the high-order six bits for the channel/function-code words used in input/output instructions issued by the MLCP Loader. (The MLCP Loader provides the low-order 10-bits of the channel/function-code words.)

The "RAM image" (words 19 and following of the load control block) is a straight-forward image of the bytes that are to be written into MLCP RAM beginning at byte 0. The first 512 bytes will be written into the LCT area of RAM; those bytes reserved for firmware use *must* be written with zeros (see Section 5). Bytes after the first 512 are written into the CCP area of RAM. The total "RAM image" must not exceed 3584 bytes; otherwise, the MLCP Loader will return to its caller with an error indicator (1) in "return value word" (word 2 of the load control block).

Sample Program

The following source language code shows a sample load control block followed by a call to the MLCP Loader. The call could in turn be followed by error check coding and other executable instructions (as desired).

This module must be processed by the Macro Preprocessor, assembled, and linked with the MLCP Loader.

ZQRAMS	TITLE	LOADIT	
	DC	END-START	Range of RAM image (in words)
	DC	Z'FC00'	MLCP address on Megabus
	DC	0	Return value word
	RESV	16,0	Register save area

```

START      EQU      $
           .
           .
           .
END        EQU      $
LOAD      CALL     ZQMLIN,ZQRAMS    Call to MLCP Loader
           .
           .
           .
           END      LOADIT,LOAD

```

TABLE 7-1. FORMAT OF LOAD CONTROL BLOCK

Word	Length	Contents	Description
0	1 word	Range of RAM image	<p>This word indicates the range (length) of the image to be written to MLCP RAM. The binary value of this word indicates the range in terms of central processor <i>words</i>.</p> <p>The label of word 0 must appear as an argument in the CALL statement that invokes the MLCP Loader.</p>
1	1 word	MLCP address on Megabus	<p>This word indicates the six high-order bits of the MLCP address (i.e., the address physically set by a switch on the MLCP). The remainder of the word must be zeros.</p> <p>Format of word 1: Bits 0-5 - MLCP address Bits 6-15 - Zeros</p>
2	1 word	Return value word	<p>This word must initially be cleared to zero. When the MLCP Loader returns to its caller, this word will contain one of the values listed below. This word should be checked by the caller when the MLCP Loader returns to it.</p> <p>0 - The load has been completed without error.</p> <p>1 - The range of the RAM image is inappropriate (i.e., $0 < \text{range} < 3584$ bytes).</p> <p>2 - An uncorrectable input/output error has occurred during loading.</p> <p>3 - No unit exists at the MLCP address specified in word 1.</p> <p>4 - A non-MLCP unit exists at the MLCP address specified in word 1.</p>

TABLE 7-1 (cont). FORMAT OF LOAD CONTROL BLOCK

Word	Length	Contents	Description
3-18	16 words	Register save area	When the MLCP Loader is called, it saves here the contents of the following 16 registers: B1- through B7-register, R1- through R7-register, I-register, M-register. The MLCP Loader restores the saved contents of these registers before returning to the caller.
19-n	Up to 1792 words (3584 bytes)	RAM image	This image will be written into MLCP RAM beginning at byte 0. This image must not exceed 3584 bytes (the combined length of the LCT area and the CCP area of RAM).

BLOCK MODE WRITE

A block mode write is a convenient means of transferring a user-created block from main memory into the LCT area and/or the CCP area of the Processor (MLCP or DLCP) RAM.² The block mode write can be used prior to the beginning of any communications processing over the MLCP or it can be used on a more limited, channel-by-channel basis concurrent with communications processing over other channels (i.e., channels not affected by the block mode write).

A block mode write differs from the MLCP Loader (described above) in the following respects:

- o A block mode write does not cause the Processor (or any channel) to be initialized.
- o A block mode write can be performed over *any* transmit channel serviced by an adapter.
- o A block mode write can transfer a block to start anywhere in the LCT area or CCP area of RAM.
- o A block mode write must not write into the portion of the LCT dedicated to the transmit channel being used for the write operation.

To perform a block mode write, the following sequence of steps is used in a main memory program:

1. Ensure that the desired block exists in main memory.
2. Ensure that the transmit channel to be used for the block mode write is in a "stop input/output" condition.
3. Execute an IOLD (Output CCB Address and Range) instruction.
4. Execute an IO (Output CCB Control – format 2) instruction.
5. Execute an IO (Output Channel Control – start block mode write) instruction.

Each block mode write uses one CCB for the designated transmit channel. As the block mode write is taking place, no CCP is executed for the channel involved and no data is transmitted.

² A block mode read is similar to a block mode write except that (1) a *receive* channel is used, (2) a different bit is set in the control word used with the IO (Output Channel Control) instruction, and (3) there are no restrictions on the MLCP RAM area that can be included in the data transfer. See Appendix A.

When a block mode write is completed, the transmit channel will be returned to a “stop input/output” condition. The main memory program will be automatically interrupted at the interrupt level previously established for the transmit channel. (If no interrupt level has been established for this channel the interrupt will not occur.)

For the MLCP only, if the LCT area of RAM is involved in a block mode write, remember that those bytes reserved for firmware use must be written with zeros; nonzero values in any of these bytes may produce unspecified results. Remember too that the block mode write must not write into the portion of the LCT dedicated to the transmit channel being used for the write operation.³ Refer to the information in Table 5-1 and Figure 5-3.

For the DLCP only, *the firmware use only LCT bytes MUST NOT be written.* The IN or OUT instructions may be used to ensure that this does not happen. These firmware use only bytes are identified in Table 5-1. A block mode write must not be used to write into LCT areas other than the currently addressed channel when any other channels may be active. In the addressed channel, care should be taken not to overwrite reserved firmware areas (see Section 5). In addition, care should be taken when other channels are active not to write into *their* active LCT, CCB area.

Format of CCB for Block Mode Write

The CCB for a block mode write is prepared by execution of an IOLD (Output CCB Address and Range) instruction and an IO (Output CCB Control – format 2) instruction in the main memory program. The resultant CCB has the format shown below.




Figure 7-1. Format of CCB for Block Mode Write (MLCP)




Figure 7-2. Format of CCB for Block Mode Write (DLCP)

³ If desired, the portion of the LCT dedicated to the transmit channel can be written by a block mode write performed over some *other* transmit channel.

The address field and the range field (bytes 0 through 4) of this CCB are similar to those fields in any other CCB. The RAM address field is unique. Initially it contains the 12-bit address of the RAM byte at which the block mode write will begin. Thereafter, the contents of the RAM address field increase by 1 as each byte is written to the Processor.

CCB Status Field After Block Mode Write

After completion of a block mode write, the status field (bytes 6 and 7) of the related CCB is updated. (Note that the function of CCB byte 6 changes from "most significant bits of RAM address" to "CCB status byte 2" at this time.)

The CCB status field (whose format is shown in Section 3) can be checked by use of an IO (Input CCB Status) or IO (Input Next CCB Status) instruction.

Appendix A

Programming Guidelines for Selected MLCP/DLCP Features

This Appendix contains supplementary information on programming certain MLCP/DLCP (Processor) features or operations, such as initialization, set up, line registers, certain CCP instructions, CPU interrupts, and error recovery. Cross references are made to the text where appropriate.

Special programming techniques specific to adapter type are discussed in the separate appendixes on the adapters. References in this appendix are made to those later appendixes where appropriate.

With respect to the DLCP, the byte expansion of the DLCP instructions should be kept in mind when you read this material. Time-dependent techniques should be carefully checked against the tables of instruction timings in Section 4.

INITIALIZATION

A complete MLCP initialization occurs *only* on the issuance of an Output MLCP/DLCP Control (function code 01). The complete initialization is not effected by a Power On which performs a “soft” initialization only.

A complete DLCP initialization occurs when the Power On switch is switched on the central processor control panel and also in response to the Output MLCP/DLCP Control instruction (function code 01) with bit 0 set (*hard initialize*). Because the hard initialize affects all channels, it normally occurs only at startup. In normal operation, the Output Channel Control instruction (function code 05) with bit 0 set (*channel initialize*), is more appropriate because it allows other lines to continue operation. Channel initialize kills both the receive and transmit channels of the communications line because it causes line register 2 (LR2) to be cleared. In that sense it can always be assumed that channel initialize on one channel will cause the paired channel to cease operation. The paired channel is not completely initialized, however, because its CCB list has not been reset nor has its LCT area been cleared. In general, it is best to treat channel initialize as line initialize and issue commands in pairs, one to each channel pertaining to a particular line.

Channel initialize does not result in the clearing of the LSI chip which performs the serial/parallel conversion at the data set interface, nor does it clear anything other than LR2. It is common, therefore, to find error bits (flags) such as overrun, underrun, and framing error set in line register 5 after a channel initialize. It is also common to find line configuration information such as byte size still resident in the adapter. The specific conditions left in a noninitialized state are unique to each pac. In order to completely clear the pac and the LSI chip which performs the serial/parallel conversion at the data set interface, the central processor Clear pushbutton may be used or a hard initialize command issued, but that will disrupt all Processor channels. If it is not desirable to disrupt all channels, then special care should be taken to initialize the adapter via the CCP as discussed below in “Adapter Setup.”

In the normal case, it is preferable to use the Output Channel Control instruction (function code 05) with bit 2 set (*stop I/O*) or the CCP to control LR2 directly in order to cease communications on a line. This causes minimum change to the setup of the Processor relative to the line and simplifies restart of communication.

ADAPTER SETUP

Adapter (Communications-Pac) setup is performed by the CCP between the Output Channel Control instruction (function code 05) with bit 1 set (*start I/O*) and the first WAIT instruction. In that interval the following actions must be performed as a minimum:

- o Load LR6
- o Load LR4 if applicable
- o Load LR2

The information to be loaded in LR6 will be found in the LCT byte 2 for receive and in LCT byte 34 for transmit. The information for LR4 has no specific LCT location assigned and could come from a LCT work location or from the CCP itself as a result of a Load (LD) instruction, Format 3 (*load immediate*). The information for LR2 will be found in LCT byte 20 for both receive and transmit.

The LCT area must have already been set up by the main memory program. It is the task of the CCP to get that information to the adapter where it will be stored. The specific information to be output to the adapter is unique to each type. There is, however, very likely a sequence in which it must be done. The general sequence is configuration-word first and data set control-word last.

LCT byte 20 is one case where the same byte applies to both sides of the line. In most other cases, separate LCT locations exist for transmit and receive. In the case of LCT byte 20 which contains such indicators as request to send, data terminal ready, transmitter on, receiver on, there can only be one such set of indicators since there is only one LR2 and only one modem.

The number of adapter registers which must be reloaded to set up the adapter depends on what has previously been programmed. At the very first usage of the adapter after power on, all the registers (LR6, LR4, LR2) need to be set up. If a line has been in use and a stop I/O issued, only LR2 need be reloaded to resume communications. If a channel initialize occurred, only LR2 need be reloaded, although one might prefer to completely reload the adapter registers if the reason for the channel initialize was an error.

Previously it was noted that the LSI chip performing the serial/parallel conversion at the data set interface was not cleared as a result of a channel initialize. If there is a possibility of error flags remaining set, the chip may be initialized by the CCP. On the transmit channel, two OUT LR1 with zero data for asynchronous adapters or pad data (e.g., for synchronous Communications-Pacs) may be issued just after loading LR2 and that will clear any transmit errors remaining. On the receive channel, an IN LR1 may be issued just before loading LR2 and that will clear any received errors remaining. The data received as a result of this operation can be ignored.

Refer to the later appendixes for the specific information on each adapter.

ACCESS TO LINE REGISTERS

An adapter can have as many as eight line registers on the transmit channel and an additional eight on the receive channel; in many, the number is more like six or seven. Some registers are accessible on either channel (e.g., LR2) while other registers are specific to the transmit or the receive channel (e.g., LR1). This type of information is adapter-specific.

In practice, one programming difficulty arises: certain registers can only be written while others can only be read. (If a line register is used incorrectly or does not exist, the IN or OUT instruction will act as a no-op.) In the case of two important line

registers, this means that once they are loaded, the CCP cannot directly determine their contents. The two most critical of these are LR2 and LR6. The programming solution is to make use of the association of LCT location and LR as follows:

- LR2 = LCT 20
- LR6 = LCT 2 (receive channel)
- LR6 = LCT 34 (transmit channel)

LR2, which controls the data set, should be kept identical to LCT byte 20 at all times. If, for example, the contents of LCT byte 20 show the *transmit* on set and the *receive* on reset in LR2 and it is desired to reverse this, the proper technique would be:

- o Load LCT 20 into R
- o Set receive on bit
- o Reset transmit on bit
- o Output to LR2
- o Store R into LCT 20

With this approach, the state of the data set interface can always be determined by reading LCT byte 20. This is particularly useful in case of error recovery activity.

Concerning LR6, which contains configuration information, the same kind of situation exists. In some instances there is a single LR6 while in other instances there are two. The configuration information does not have to be identical on the receive and transmit channels. In any case, it is important to use the same technique to be sure that LR6 is always identical to the related LCT locations.

CCP INSTRUCTIONS

The following paragraphs are intended as an aid in programming the referenced instructions. This information supplements Section 4.

SEND Instruction

SEND causes the firmware to OR the contents of bit 7 of LR5 into LCT status, LCT byte 48 bit 2. This status bit is used to designate different things in different Communications-Pacs. For example, in the synchronous line adapter, it is a transmit underrun while in the asynchronous line adapter it is a framing error. The important point here is that LCT byte 48 bit 2 is not necessarily a transmit error but is only a copy of LR5 bit 7. In the case of the asynchronous line adapter, that represents a framing error so that a receive error is being reported on a transmit channel. (The transmit channel for that pac should reset this status bit before returning to the main memory program. There is no meaningful asynchronous line adapter transmit error. Refer also to Appendix C.)

RECV Instruction

RECV causes the firmware to OR the contents of bit 6 or LR5 into LCT byte 16 bit 2. This status bit may be used to designate different things in different adapters. In most cases it means receive overrun. This status bit is on the receive channel.

OUT LR1 Instruction

OUT LR1 has the same function as SEND except that error status is not ORed from LR5 into the LCT area. Also, CRC and/or parity are not possible on OUT instructions. Because of the fact that error status is ignored, OUT LR1 is a means of avoiding conditions where error flags exist relative to the LSI chip performing the serial/parallel conversion.

IN LR1 Instruction

IN LR1 has the same function as RECV except that CRC and parity are not possible and the error status bit is not copied from LR5 into the LCT area. The fact that the error status is ignored makes IN LR1 a means of avoiding conditions where error flags may be set relative to the LSI chip performing the serial/parallel conversion (see above).

SFS Instruction

SFS causes the adapter to search for a synchronization character by manipulating the receive on bit in LR2. When SFS is executed, the firmware takes the following actions:

- o Loads LCT 20 into R
- o Masks off the receive on bit
- o Outputs to LR2
- o Turns on the receive on bit
- o Outputs to LR2

This is another case where the CCP should always be sure that LCT 20 = LR2 so that SFS does not cause something else in LR2 to change.

BLBT, BLBF Instructions

The last block indicator in the CCB control byte is designed so that the main memory program can notify the CCP when the last block of a multiblock message has arrived so that some special terminating activity (e.g., disconnect) can take place. With this purpose, the BLBT or BLBF may be used at or near the end of the last block, possibly after deciding to end the block but before doing a GNB (get next block).

For the DLCP, the indicator tested is always the bit in the *active* CCB.

For the MLCP only, the last block indicator in the CCB control byte can be tested by the CCP with the BLBT and BLBF instructions, but only after a DMA transfer has occurred. (The indicator is not valid until then.) The last block indicator in the CCB is copied by firmware into a firmware use only location in the LCT area. BLBT and BLBF operate on that bit, not on the bit in the CCB. This copying of the bit occurs during the first DMA transfer initiated by an ID or ST. As a result, any attempt to use BLBT or BLBF before the first LD or second ST will not lead to meaningful results.

LD Instruction

In order for an LD to execute properly, there must be a valid CCB. If this is not the case and an LD is executed, all lower priority channels on that Processor will overrun or underrun. Refer to "Valid CCBs" for detail on avoiding this problem. In addition, if there was no valid CCB, when a CCB is finally set up, a CCB service error will be indicated in bit 4 (LCT byte 48 bit 4) *CCB status*. The implication here is that a CCB service error indicates possible trouble on other channels as well as the one on which it is reported, if the valid bit has not been tested.

WAIT Instruction

The WAIT instruction, which has an execution time of 15 microseconds, actually consists of two parts. One part is a context save for the CCP then active. When a channel request interrupt occurs and a CCP is activated, the remainder of the WAIT (a context restore) occurs. (Refer to Section 1 for a definition of channel request interrupt.)

For the MLCP *only*, one of the functions of the context restore is to enable the firmware to read the contents of LCT byte 2 (LCT byte 34) and load the character size into the CRC hardware in the MLCP.

1. Data Translation (Bit 0 = 0)

The contents of the specific TLU table byte is loaded into the R-register overwriting the previous value. The control returns to the instruction immediately following the TLU.

The maximum table sizes for data translation would be 2^8 (256); however only a 7-bit translation is possible because of the use of bit 0 as an indicator. Refer to the sample program shown in Figure A-1.

2. Indexed Branch (Bit 0 = 1)

The contents of the specific TLU data table byte is not loaded into the MLCP R-register. The R-register retains the initial contents through this mode of the TLU.

The address of the indexed branch is generated as follows:

- a. The channel program sequence counter currently pointing to the LCT displacement byte of the TLU instruction is incremented by 3 bytes. This spaces the sequence counter over the 2-byte translation branch following the TLU. This allows a minimum of one branch instruction for processing translated characters.
- b. The specific TLU data table byte, bits 1-7, are multiplied by a factor of 2 because a short displacement branch requires 2 bytes. This allows a table of branches to direct action to the proper routines. The result is then added to the sequence counter causing it to point to a specific branch or macro which is coded inline and after the TLU instruction. The processing continues from this point under control of the channel program.

The TLU data table can contain a mixture of translation data and indexed branch data. The following example illustrates how the indexed branch option can be used to recognize escape characters and bad parity while translating to other values including stripping the parity bit.

The TLU instruction makes it very easy for the channel program to convert from or to the native ASCII code to any other 7-bit or less code. Thus the MLCP can be fluent in any language without affecting system performance.


Example 1:

Translate lowercase c X'63' to uppercase C X'43' (Refer to Figure A-1).

Instruction

TLU 23-convert lowercase ASCII to uppercase ASCII


LCT 23



LCT 24



R-register






Figure A-1. Sample Table Look-Up Program (MLCP Only)

Explanation

The TLU table base in LCT 23, 24 (X'0200') is added to the contents of the R-register (X'63') which generated a TLU data table address of X'0263'.

The contents of location X'0263' is X'43' and since the value X'43' has bit 0 = 0, a translation is required. The value X'43' is loaded into the R-register and control returns to X'0304' the instruction immediately following the TLU.

The original value of X'63' has been translated to X'43'. The channel program then transfers the X'43' to main memory, branches if last character is false to wait for next character to come in.

Example 2:

Indexed branch on ETX (refer to Figure A-1).

LCT 23, 24 Equal X'200' (as in Example 1)

R-register

0	0	0	0	0	0	1	1
---	---	---	---	---	---	---	---

Explanation

The TLU table base in LCT 23, 24 (X'200') is added to the contents of the R-register (X'03') which generates a TLU data table address of X'203'.

The contents of this location is X'8B' and bit 0 = 1. The TLU switches into indexed branch mode and the CCP takes the following action.

- a. The R-register is preserved and remains at X'03'.
- b. The address of the TLU instruction itself is already in the P-counter (X'303') and points to the LCT displacement byte of the TLU instruction being executed. The value 3 is added to the P-counter making P=X'306'. This constant of 3 is added to allow a branch out to process a translation as in Example 1.
- c. The value of bits 1-7 (X'0B') of the data extracted from the TLU table is then multiplied by 2. This is done to allow a table of branch instructions which require 2 bytes minimum per branch. 2 (X'0B') = X'16'.
- d. The previous value X'16' is added to the contents of the P-counter which is X'306'. The new P-counter value is now the target address of the branch (X'31C') and processing continues at this location.
- e. The first instruction at X'31C' is a long displacement jump to process the ETX1. P-counter +3 +2* (TLU data bits 1-7) = Target.

NOTE: The programmer must generate the branch information contained in the TLU table to match the indexed branch entry points coded after the TLU instruction. In the example, the table value was calculated as follows:

target address	-	address of second byte of TLU instruction	-3	=	X'31C-X'303'-3 = X'B'
		2			2

Bit 0 was set to 1 to indicate unconditional branch and the value placed in the table of position X'03' = X'8B'.

Each target area must have an even number of bytes. This is why the MORG instruction is inserted after each target. This instruction will fill with an NOP to make an even number of bytes. The programmer can also directly insert an NOP. If changes were made in the target area, the target area indexes affected have to be recalculated.

The DATA statement can be used to program the target area indexes to adjust automatically to any changes. The target index used in this example could have been calculated by the assembler if the following DATA statement had been substituted for the (X'8C') at location X'203'.

DATA(TARG4-TLU1-X'04')/X'02'+X'80'

The assembler would evaluate this expression as follows:

$$\frac{(X'31C' - X'302' - X'04')}{2} + X'80' = X'8B'$$

NOTE: Refer to the DATA statement for rules governing internal value expressions.


Example 3:

Branch on odd parity

Same as Example 2, unconditional branch, except all cases of odd parity in the table have been replaced by X'82' which causes a branch to the TARG1 for bad parity at X'30A'. The bad parity condition can then be programmed as desired.

Example 4: Strip parity bit

R-register = X'C3'



Parity bit

This value is added to the table base of X'200' for a result of X'23C'.

The contents of X'2C3' = X'43' bit 0 = 0, so a translation is required, the X'43' is loaded into the R-register, and processing continues at location X'304'. The parity bit has, in effect, been stripped off.

NOTE: The previous examples illustrate the potential of the TLU instruction for normal synchronous data received processing. There are many other uses including user status evaluation, error code processing, decoding action codes passed by the main memory program, etc.

VALID CCBs

When a CCB is set up by the main memory program, the Output CCB Control instruction (function code OF) must have bit 1 set (valid bit). When a start I/O² is issued for a channel or a LCT byte 8/40 (*data set scan*) starts the CCP, the firmware

² Recall that this is: Output Channel Control (function code 05) with bit 1 set.

takes no specific notice of the valid bit except to detect a CCB service error. A CCB service error is deemed to exist if either an LD or an ST is executed and there is no valid CCB. Assuming that the CCB is valid, the firmware resets the valid bit when a GNB instruction is executed.

The CCP instructions BVBT and BVBF enable the CCP to branch on the valid bit condition. Whether or not this instruction is necessary in a specific application depends on the way the program is established.

In one case, a number of CCBs are set up and the last is marked with a last block indicator. The program does BLBT or BLBF at the end of each block and if that is the end, the call is terminated.

In a more sophisticated case the software sets up a number of CCBs and does not mark any of them as last block. The software intent is to set up new CCBs as a response to the CCB interrupts and always keep ahead of the ability of the Processor to use up CCBs. The advantage of this mode of operation is that it can lead to very high line utilization. A danger is that the main memory program may not keep up. In order to avoid a fatal error, the first instruction following the GNB should be a BVBT or BVBF so that the lack of a valid block can be detected before any damage is done. If no valid block exists, special action could be taken.

DATA SET SCAN

The *data set scan* can be activated by setting bit 0 of LCT byte 8 (LCT byte 40) to 1. When a scan occurs, the firmware ANDs the contents of LR5 with the contents of LCT byte 15 (LCT byte 47), ANDs the contents of LCT byte 14 (LCT byte 46), and compares the results for any change. As a result of the scan, the contents of the LR5 replace the previous contents of LCT byte 14 (LCT byte 46). If a change occurred in the designated data set status bit(s), the change is indicated by the setting of bit 3 of LCT byte 17 (LCT byte 49) which is designated as *data set status change*. In addition, several other actions could take place:

- o The CCP may be started if bit 3 of LCT 8 (LCT 40) is ON.
- o The CPU may be interrupted if bit 2 of LCT 8 (LCT 40) is ON. If bits 2 and 3 are both ON, bit 2 will take precedence.

If the data set scan is being used when a CCP is not active, then it is reasonable to either start a CCP or interrupt the CPU. If a CCP is active, there is no obvious advantage to the data set scan. It may be more convenient to enable the data set scan so the CCP can check data set status in the LCT area as compared to checking LR5 directly. It is not clearly any faster one way or the other. Usually, data set status need only be checked at end of message to ensure that nothing has changed.

It is possible to use the data set scan to start the CCP even if the CCP is active. This is because the scan only occurs when the CCP is not running so no conflict is possible. When the CCP starts, however, there is a problem because the CCP would have to determine why it had been activated (channel request interrupt or data set scan). This decision would slow down the normal character processing loop enough to make this mode undesirable in most cases.

It is also possible to use the data set scan to interrupt the CPU while a CCP is active. This, however, can lead to confusion concerning input status (see "CPU Interrupts").

CPU INTERRUPTS

CPU interrupts are caused by the following three actions in the Processor:

- o Block termination (GNB with I bit³ set)
- o Data set scan
- o INTR instruction

A data set scan interrupt (status change) sets bit 11 of LCT status (specifically, bit 3 of LCT byte 17/49⁴). If in addition a data set scan interrupt were valid, then bit 1 of LCT byte 16/48 is set.

An INTR instruction sets bit 0 of LCT status (bit 0 of LCT byte 16).

As a response to either of these interrupts, the software could read LCT status directly via the Input LCT Byte instruction (function code IE). When a GNB occurs, LCT status is copied into the CCB status and LCT status is cleared. When a CCB completes, status bit 3 of CCB status is set. If an interrupt was generated on that CCB, bit 1 of CCB status is set. If only CCBs and related interrupts are being used, the Input Next CCB Status instruction (function code 1A) and Input CCB Status instruction (function code 18) are used.

It becomes difficult for the software when CCBs are used in conjunction with data set scan interrupts or INTR instructions because of the three choices of input status commands available. In practice, rarely would the various causes of interrupts be used together so that it is generally obvious which I/O command to issue in response to an interrupt. Some of the more typical cases will be described.

CCBs as Cause of CPU Interrupts

If CCBs are the only cause of interrupts, the software response to an interrupt is Input Next CCB Status instruction (function code 1A). If that status is complete and bit 1 is set, the cause of the interrupt has been detected. If bit 1 is not set, the operation can be repeated until a CCB is found with bit 1 set. This is the most common usage of interrupts. In this case the assumption is that some CCBs were output by the software with I bits and some without (i.e., in a message spanning several blocks an interrupt would not be required on every block). Refer to the previous discussion of the "get next block" cause of interrupt.

One usage of the INTR instruction in conjunction with CCBs is in the case of a receipt of a long message of unknown length. In this case it is not efficient for the main memory program to set I bits in CCBs, not knowing which was to be the end. For this situation, an alternate method is to output CCBs without I bits and use the INTR instruction followed by a GNB to cause an interrupt based on a CCP-detected event (e.g., EOM).

Data Set Scan as Source of CPU Interrupts

If a data set scan is the only source of interrupts, the software response to an interrupt would be to check LCT status. This would be the case, for example, in an auto answer mode of operation.

³The "I" bit is bit 0 of the CCB control byte.

⁴If data set status changes and bit 2 of LCT byte 8/40 is set, bit 1 of LCT byte 16/48 will be set. There will be no termination of the current CCB. When the main memory program executes an Input Status (code 18) or Input Next CCB Status (code 1A) instruction, the CCB status will be zero. The LCT status (LCT byte 16/48) should then be read; if bit 1 is set, a data set scan interrupt has occurred.

Combination of CCP Interrupts and INTR in Debug

Another usage is modifying CCP by the addition of INTR instructions to create breakpoints. In this case, at certain points of significance in the CCP, a branch(es) would be added, pointing to an INTR instruction. Following the INTR, an INZ would be used to freeze activity for software analysis via a dump routine. The software response to an interrupt would be as in the case of a CCB causing a CPU interrupt (see previous discussion) except when the Input Next CCB Status indicated an incomplete CCB. That response would be a signal to the software that this interrupt was not CCB-related but INTR-related. A check of LCT Status would then show bit 1 set.

More complex usage of the three types of interrupts are possible. The major point to be made is that *it can be difficult to determine the cause of the interrupt if they are intermixed too freely in one application.*

DEFERRED INTERRUPT QUEUE

When the Processor has reached an event which requires a CPU interrupt, that interrupt is sent via the megabus/bus regardless of other prior responses of the CPU to interrupts. This particular interrupt may be accepted (ACK) or rejected (NAK) depending on the CPU level at that time. If an interrupt is rejected, that event is noted by the Processor and the interrupt is retried when the retry interrupt megabus signal occurs. The Processor maintains a count of the number of deferred interrupts on a per-channel basis. That count can have a value from 0 to 3. When the retry interrupt megabus signal occurs, that event is noted and deferred interrupts are resubmitted by the firmware in background mode. Firmware in background mode scans the channels in turn and sends an interrupt for each channel that has a non-zero count for deferred interrupts. If the interrupt succeeds, the count is decremented by one. Only a single pass through the channel is made for each retry interrupt megabus signal.

The presumption in the Processor is that the major source of deferred interrupts is CCBs which have completed but for which the CPU has not yet taken the interrupts.

FORBIDDEN OPERATIONS

Undefined Op Codes

The MLCP/DLCP includes no protection for undefined op codes. The op codes which are legal are those in Figure 4-2. Others will cause unpredictable operation with unspecified results.

Undefined Function Codes

The MLCP includes no protection for undefined function codes. For the DLCP, all undefined function codes cause an unavailable resource trap in the CPU. Only those function codes listed in Table 2-1 are legal. Others will cause unpredictable operations.

Unprotected MLCP/DLCP Memory

The Processor contains no protection of its memory other than those inherent in its addressing scheme. For example:

- o A JUMP instruction has a range sufficient to allow a CCP to jump to itself (an endless loop), or to a CCB or LCT location.
- o A block mode write can access all of the Processor memory and can therefore overwrite locations used by other channels if care is not taken.
- o An Output LCT Byte instruction can change any LCT byte, many of which should not be modified by software.
- o An ST instruction can change any LCT location, many of which should not be modified by software.

CAUTION

Those LCT locations, specified as reserved firmware working locations, contain information which may be of interest to some users⁵ — *The information within these locations is subject to change in future implementations.* The result is that software which makes use of any of this information may not be transferrable to other communications products which are otherwise compatible with the Processor.

Timeouts

There is no practical means of performing a timeout in the Processor unless that timeout can be related to the normal character stream and accomplished by counting channel request interrupts.

It is possible for the main memory program to timeout if activity stops, or to monitor CCP execution. The latter can be done by means of flags set by the CCP in an LCT work area.

ADDRESSING LIMITS

Implicit in the Processor architecture are certain addressing limits which subject the CCP to definite restrictions.

CCB Area Only Implicitly Accessible

The CCP cannot access the CCB area. All the required functions which are required are embodied in the Processor instruction set. In particular,

- o LD (Next Character)
- o ST (Next Character)
- o BVBT
- o BVBF
- o BLCT
- o BLCF
- o BLBT
- o BLBF
- o GNB

are the total complement of instructions relating to the CCB area.

Inability of One Line to Access Another

The CCP may access the entire LCT area for a line. In that sense, the two CCPs of a line may communicate with each other via an LCT location. There is, however, no addressing mode which permits a CCP for one line to access another line in any way. Any line-to-line communication must be by way of the main memory program.

NEED FOR PAD CHARACTERS

On the transmit side of the line, the adapter has an 8-bit register (LR1) which receives the character from the Processor and an additional 8-bit shift register between LR1 and the line. The shift register is loaded from LR1 and shifted serially out to the line. There is therefore a delay between the loading of LR1 and the time the last bit of

⁵ See "LCT Bytes Used by Firmware" in Section 5.

that character clears the adapter and gets physically onto the line. In the synchronous adapter that delay can be as much as 2-1/8 characters. In the asynchronous adapter, the delay can be a maximum of 2 characters.

In contrast, the setting or clearing of a bit in LR2 causes that function to occur immediately. One can, for example, output the last character of a message to LR1 and then turn off the transmitter before that character clears the adapter, thereby truncating the message. The bits in LR2 which cause this kind of problem are adapter-specific:

- o Asynchronous Adapter
 - Request to Send
 - Transmitter on
 - Transmit Mark
 - Transmit Space
- o Synchronous Adapter
 - Request to Send
 - Transmitter on

In order to avoid problems when making a change in one of the above at the end of a transmission, the general rule is to follow the last character with pad characters. For the synchronous adapter, three pad characters are recommended. For the asynchronous adapter, pad characters are only required if Request to Send will be turned off at the end of the message (half-duplex operation). In this case, use two pad characters. The pad characters provide sufficient delay before the output to LR2 so that the real end-of-message may get onto the line before the command to LR2 takes effect. An all ones pad character is recommended. The actual number of pad characters which get onto the line will vary depending on the load on the Processor at the time.

(Other adapters tend to have the same general characteristics.)

TWO-WAY ALTERNATE OPERATION

When operating in Two-Way Alternate mode, the transmitter must be turned off and a request to send dropped at the end of transmission to condition the modem for reception of the message from the other end of the line. The use of pad characters is required in this case as discussed in the preceding paragraphs. In addition, another difficulty relates to some of the earlier modems (201, 202) which tie the transmit and receive lines together so that everything that is being transmitted is being received. In the asynchronous adapter, holding off the receiver is not sufficient to prevent problems from this source. The reason is that the pac registers are still accumulating characters when the receiver is off although no channel request interrupts are generated. The asynchronous adapter is detecting receive overrun status, however, and will report it as soon as the receiver is turned on. This is analagous to the phantom overrun discussed in "Initialization" (earlier in Appendix A) and the solution is the same. After turning off the transmitter but before turning on the receiver, execute an IN LR1 and discard the results. This clears the overrun bit.

Another difficulty is the fact that the received message may include some of the pad characters output at the end of the transmit operation. Defining a SOM character and having the CCP discard everything until that point is one solution. The other solution is to have the CCP check all received characters and discard all pads up to the first non-pad character.

Refer to Appendix C for further detail on the asynchronous adapter receive overrun condition.

ERROR HANDLING

The following subjects, all of which relate directly or indirectly to error handling, are described:

- o Conditions under which the Processor will issue a NAK
- o LCT status bytes
- o CCB status bytes
- o Block mode read
- o Abnormal CCP Termination

Conditions Under Which Processor Will Issue a NAK

Under the following conditions, the Processor will issue a NAK in response to an input/output instruction from the main memory program:

- o An input/output instruction is issued before Processor initialization the result of a recent IO (Output MLCP/DLCP Control) instruction is complete.⁶
- o An IO (Output CCB Control) instruction has moved the “load” CCB pointer to the CCB one beyond the “status” CCB and an IOLD (Output CCB Address and Range) instruction is attempted before an IO (Input Next CCB Status) instruction is executed. (The Processor will issue a NAK in response to the IOLD (Output CCB Address and Range) instruction.)
- o After CCB list initialization, an IO (Input Next CCB Status) instruction is attempted before the first CCB is set up.
- o An IO (Input Next CCB Status) instruction has moved the “status” CCB pointer to the CCB one behind the “load” CCB and another IO (Input Next CCB Status) instruction is attempted before the “load” CCB is set up.

After the Processor issues a NAK, processing in the main memory program continues with the next sequential instruction. The main memory program can use a BIOF (Branch if Input/Output Indicator False) instruction to branch back to the input/output instruction that caused the NAK. However, only a limited number of attempts should be made to reissue this input/output instruction since a closed (two-instruction) loop between the input/output instruction and a BICF instruction would be endless if a NAK were always returned.

LCT Status Bytes

While a given CCB is active, Processor firmware uses two bytes of the related channel's LCT to accumulate certain status and error information. LCT bytes 16 and 17 are used for a receive channel and LCT bytes 48 and 49 are used for a transmit channel. The format of these bytes is shown in the diagram below. A detailed discussion of each significant bit position appears under “LCT Bytes 16/48 and 17/49 LCT Status” in Section 5.

⁶ Exception: If a *second* IO (Output MLCP Control) instruction is issued to initialize the MLCP while initialization is still in progress as the result of a recent such instruction, the MLCP will not issue a NAK; instead, execution of the first instruction is terminated and execution of the second instruction begins. The DLCP *will* issue a NAK under these conditions.

	0	1	2	3	4	5	6	7
LCT BYTE 16/48 STATUS BYTE 1	0 SEE NOTE 1	0 SEE NOTE 2	DATA SERVICE ERROR	0	CCB SERVICE ERROR	FOR PROGRAMMING USE	FOR PROGRAMMING USE	0
LCT BYTE 17/49 STATUS BYTE 2	0	DATA CHECK ERROR	0	DATA SET OR COMMUNICA- TIONS-PAC STATUS CHANGE	CORRECTED MEMORY ERROR (MLCP = 0) (DLCP = 0)	0	0	CORRECTED MEMORY ERROR (DLCP) (MLCP = 0)

- NOTES: 1. This bit is set by the firmware when the CCP issues the INTR instruction.
2. This bit is set when the data set status change causes an interrupt.

Processor firmware can update the LCT status bytes throughout the time a given CCB is active. (The firmware sets a bit when the related condition is detected; while the CCB is active. The firmware never resets to 0 any bit of the LCT status bytes.) As soon as processing ends relative to the given CCB, the contents of the LCT status bytes are combined with other information and transferred to the CCB status field (described in the following subsection). The contents of LCT byte 16/48 (LCT status byte 1) are among the information moved to byte 7 of the CCB; the contents of LCT byte 17/49 (LCT status byte 2) are among the information moved to byte 6 of the CCB (MLCP) or to byte 6 and byte 7, respectively (DLCP). Immediately after the LCT status bytes are used to update the CCB status field, they are reset to zero, pending activation of the next CCB for the same channel.

While a given CCB is still active, the LCT status bytes can be read by the main memory program through the use of the IO (Input LCT Byte) instruction. During this time, the CCP can read the LCT status bytes through use of format 2 LD (Load) instructions. The CCP can manipulate bits 5 and 6 of LCT byte 16/48 for application-specific purposes; this technique can be used for passing information from the CCP to the main memory program (which can later read these bit positions from the CCB status field); these bit positions are shown shaded in the diagram.

CCB Status Bytes

As soon as processing ends relative to a CCB, its status field (CCB bytes 6 and 7) is updated by Processor firmware and is said to be "meaningful." The CCB status bytes are written with information transferred from the LCT status bytes combined with other information. Bit 3 of CCB byte 7 (MLCP) or byte 6 (DLCP) is set to 1 to indicate that the CCB status bytes are meaningful. Bit 0 of CCB byte 7 (MLCP) or byte 6 (DLCP) will be set to 1 if the CCP issued the INTR instruction. (Refer to the LCT byte 16/48 diagram above.)

The CCB's status field can be read from the main memory program by means of an IO (Input CCB Status) or IO (Input Next CCB Status) instruction.

The format of the CCB status bytes is shown in Section 3 of this manual. Those bit positions that are written with information from the LCT status bytes are shown shaded. Note that CCB status byte 1 is stored *above* CCB status byte 2; this order is the opposite of the order of the status bytes in the LCT. A detailed description of each significant bit position appears under "CCB Status Field" in Section 3.

	0	1	2	3	4	5	6	7
CCB BYTE 6 (MLCP) BYTE 7 (DLCP) STATUS BYTE 2	0	DATA CHECK ERROR	CCB NONZERO RANGE RESIDUE	DATA SET OR COMMUNICA- TIONS-PAC STATUS CHANGE	CORRECTED MEMORY ERROR (MLCP ONLY)	INVALID MEMORY ADDRESS (MLCP ONLY)	MEGABUS PARITY ERROR (MLCP ONLY)	UNCORRECTED MEMORY ERROR (MLCP AND DLCP) INVALID MEMORY ERROR (DLCP)
CCB BYTE 7 (MLCP) BYTE 6 (DLCP) STATUS BYTE 1	0 SEE NOTE	INTERRUPT MAIN MEMORY PROGRAM	DATA SERVICE ERROR	CCB STATUS COMPLETE	CCB SERVICE ERROR	FOR PROGRAMMING USE	FOR PROGRAMMING USE	0

NOTE: This bit is set by the firmware when the CCP issues the INTR instruction. (Refer to the LCT byte 16/48 description above.)

Block Mode Read

A block mode read is a convenient means of reading any portion of the Processor RAM into the main memory program. The block mode is particularly useful as a debugging tool.

For more information relative to the block mode read, see Block Mode Write in Section 7. A block mode read is the direct counterpart of a block mode write except for the following differences:

- o A block mode read is performed over a *receive* channel.
- o A different bit is set in the control word used with the IO (Output Channel Control) instruction. See Section 2.
- o There are no restrictions on the RAM area that can be included in a block mode read.
- o When deciding the starting RAM address and range for a block mode read (or a block mode write), keep in mind that the RAM address is a hexadecimal *byte* address.

NOTE: The status of the CCB used by the block mode read operation is not valid (contains snapshot address of the RAM).

Abnormal CCP Termination

Error recovery of any abnormal CCP termination should include a CCB list reset or channel initialize to both channels of a line pair.

MLCP LCT BYTES USED BY FIRMWARE

NOTE: This discussion pertains only to the MLCP.

Those LCT locations specified as firmware working locations contain information which may be of interest to some users. *The information within these locations is subject to change in future implementations.* The result is that software which makes use of any of this information may not be transferrable to other communications products which are otherwise compatible with the MLCP.

The description that follows is intended for use as an aid in program development for the MLCP only.

0/32 – This location contains the most significant 10 bits of the channel address. This field indicates that this channel has accepted one of the following function codes:

1C, 08, 1E, 05, 03, 0B

(Refer to Table 2-1.)

5/37 – Bits 2, 5, and 6 are used by BLBT, BLBF, BLCT, BLCF, BET, BEF.

Bit 2 last block indicator

Bit 5 last character indicator

Bit 6 equal indicator

9/41 – Refer to this chart for value of bits 3, 4.

	<i>CCB Order in RAM</i>	<i>LCT9/41 Bit 3, 4 (Note 2)</i>
(Note 1)	CCB	
	0	11
	1	00
	2	01
	3	10

NOTES: 1. After an initialize or CCB reset, CCB 1 is the first CCB to be executed.
2. The value in bits 3, 4 is always one less than the active CCB (i.e., the CCB currently being processed).

18/50 – Bits 4 through 7 are the four most significant bits of the Branch to Subroutine (BS) instruction return address.

19/51 – Bits 0 through 7 are the eight least significant bits of the Branch to Subroutine (BS) instruction return address (i.e., the address of the next sequential instruction of the CCP after the BS instruction).

21/53 – Bits 0 through 7 are used by the MLCP firmware to store the contents of the R-register whenever a CCP executes a Wait instruction or whenever a firmware pause occurs. When the CCP resumes, the firmware restores the contents of LCT bytes 21 and 53 to the R-register.

55 – This location is normally used for the address of the LCT location to be input by the Input LCT Byte instruction.

CAUTION

In the layout diagrams that follow, the LCT bytes labeled “firmware use only” are presented solely for the interpretation of memory dumps. These bits must *not* be manipulated or tested by the CCP.




Figure A-2. MLCP LCT Locations




Figure A-2 (cont). MLCP LCT Locations

		0	1	2	3	4	5	6	7
DATA SET AND COMMUNICATIONS-PAC CONTROL									
		DATA SET CONTROL					COMMUNICATIONS-PAC CONTROL		
20 (NOTE a) →	DATA TERMINAL READY	REQUEST TO SEND	ASYNCHRONOUS SECONDARY CHANNEL TRANSMIT	ASYNCHRONOUS TRANSMIT SPACE	ASYNCHRONOUS TRANSMIT MARK	LOOP- BACK TEST	RECEIVE ON	TRANSMIT ON	
			SYNCHRONOUS NEW SYNCH	SYNCHRONOUS SPEED SELECT	SYNCHRONOUS DIRECT CONNECT				
	1A	1A	1A	1A	1A	1A	1A	1A	1A
FIRMWARE USE ONLY									
CONTAINS R REGISTER WHEN CCP EXECUTION SUSPENDED									
21/53		4C	4C	4C	4C	4C	4C	4C	4C
22/54		4C	4C	4C	4C	4C	4C	4C	4C
PROGRAMMING WORK AREA									
23 (NOTE b) →		3	3	3	3	3	3	3	3
24/56		3	3	3	3	3	3	3	3
25/57		3	3	3	3	3	3	3	3
26/58		3	3	3	3	3	3	3	3
27/59		3	3	3	3	3	3	3	3
28/60		3	3	3	3	3	3	3	3
29/61		3	3	3	3	3	3	3	3
30/62		3	3	3	3	3	3	3	3
31/63		3	3	3	3	3	3	3	3

NOTES: a. LCT 52 IS A NEW WORK AREA.
b. LCT 55 IS NOW USED BY INPUT LCT BYTE COMMAND

Figure A-2 (cont). MLCP LCT Locations

Worksheet for MLCP Only

The following worksheet may be copied and used to indicate the value to be written into each bit position of an LCT before communications processing begins. Those bit positions that must be reset to 0 before communications processing begins are so indicated on the worksheet.

	0	1	2	3	4	5	6	7
0/32	0	0	0	0	0	0	0	0
1/33	0	0	0	0	0	0	0	0
2/34			0					0
3/35	0	0	0	0	0	0	0	0
4/36	0	0	0	0	0	0	0	0
5/37	0	0	0	0	0	0	0	0
6/38	0	0	0	0				
7/39								
8/40					0	0	0	0
9/41	0	0	0	0	0	0	0	0
10/42	0	0	0	0	0	0	0	0
11/43	0	0	0	0	0	0	0	0
12/44								
13/45								
14/46	0	0	0	0	0	0	0	0
15/47								
16/48	0	0	0	0	0			0
17/49	0	0	0	0	0	0	0	0
18/50	0	0	0	0	0	0	0	0
19/51	0	0	0	0	0	0	0	0
20								
21/53	0	0	0	0	0	0	0	0
22/54	0	0	0	0	0	0	0	0
23/55								
24/56								
25/57								
26/58								
27/59								
28/60								
29/61								
30/62								
31/63								
52								

Figure A-3. MLCP LCT Worksheet

Appendix B

Communications-Pacs and Adapters Attachable to MLCP/DLCP

Main memory programs and communications control programs (CCPs) must be developed in a hardware configuration that supports program development.

Communications processing requires a Level 6 central processor, appropriate peripheral equipment, and local communications equipment selected from the list shown in Table B-1 or Table B-2 for the MLCP and DLCP, respectively.

TABLE B-1. COMMUNICATIONS-PAC ATTACHABLE TO MLCP

Type Number	Description
DCM9101	Asynchronous Communications-Pac, two lines with 30-foot (9.1-m) data set cables (19.2K bps maximum)
DCM9102	Asynchronous Communications-Pac, one line with 30-foot (9.1-m) data set cable (19.2K bps maximum)
DCM9103	Synchronous Communications-Pac, two lines with 30-foot (9.1-m) data set cables (19.2K bps maximum)
DCM9104	Synchronous Communications-Pac, one line with 30-foot (9.1-m) data set cable (19.2K bps maximum)
DCM9105	Synchronous Broadband Communications-Pac, one line with 30-foot (9.1-m) data set cable, Bell 301/303-compatible (72K bps maximum)
DCM9106	Synchronous HDLC Communications-Pac, one line with 30-foot (9.1-m) data set cable (108K bps maximum)
DCM9108	Synchronous Broadband Communications-Pac, one line with 30-foot (9.1-m) data set cable, CCITT-V35-compatible (72K bps maximum)
DCM9109	Synchronous Communications-Pac, one line, with 30-foot (9.1-m) data set cable, MIL188C-compatible (10.8K bps maximum)
DCM9110	Communications-Pac, Auto Call Feature, with 30-foot (9.1-m) cable to attach to two auto call units
DCM9111	Communications-Pac, one line for current loop connection, with 30-foot (9.1-m) cable
DCM9112	Communications-Pac – 1 Broadband up to 72 KB, HDLC, Bell 301, 303 compatible
DCM9113	Communications-Pac – 1 Broadband up to 72 KB, HDLC, CCITT/V35 compatible
DCM9114	Communications-Pac, two lines for current loop connection, with 30-foot (9.1-m) cables
DCM9115	Communications-Pac – 1 Broadband up to 72 KB, synchronous, MIL188C compatible
DCF6927	Universal Modem bypass, one line (4-wire cable), capable of asynchronous or synchronous operation over a distance of 2,500 feet, can be connected to any terminal with an EIA RS-232-C interface and can operate at bit rates up to 19,200 bps. Refer to Appendixes C and D of this manual for programming this device.
W18-0001C	1-foot (30.5-cm) direct connect cable, synchronous or asynchronous

TABLE B-2. DLCP ADAPTERS

Type Number	Description
NOTE: All "Communications Adapters" include the DLCP plus the Line Interface (Adapter)	
DCM9301	Communications Adapter, two asynchronous lines up to 9600 baud with 30-foot cables
DCM9302	Communications Adapter, one synchronous line up to 9600 baud with 30-foot cable
DCM9303	Communications Adapter, two synchronous lines up to 9600 baud with 30-foot cables
DCM9304	Communications Adapter, one synchronous and one asynchronous lines up to 9600 baud with 30-foot cables

Appendix C

Asynchronous Line Communications-Pacs/Adapters

An Asynchronous Line Communications-Pac/Adapter (Type DCM9101 or DCM9102 and Type DCM9301 or DCM9304) provides an interface between the MLCP or DLCP respectively, and one or two completely independent asynchronous communications lines.¹ For each line, the asynchronous line adapter provides the following services:

- o Serial/parallel data conversion for asynchronous bit-serial data transfers
- o Character synchronization by use of framing bits
- o Control of data sets
- o Monitoring of data set status

Each communications line comprises a receive channel and a transmit channel and is thus capable of half-duplex or full-duplex data communications operations. Each line has an independently configurable speed (up to 9600 bits per second for DLCP and up to 19,200 bits per second for MLCP) and an independently configurable data character size (from 5 to 8 bits with no parity, or 6 to 8 bits including parity); each channel of a line uses the configured line speed and data character size. The asynchronous line adapter supports Basic Mode ASCII and similarly formatted control procedures.

The following data communications equipment and data terminal equipment is supported through an EIA RS232C interface:

- o Bell System 103 or equivalent
- o Bell System 113 or equivalent
- o Bell System 202 or equivalent

Figure C-1 illustrates the Asynchronous Line Communications-Pac's interface position between the MLCP and asynchronous communications lines. (Note that the MLCP can connect any combination of Asynchronous Line Communications-Pacs and Synchronous Line Communications-Pacs up to a total of four.) Figure C-2 illustrates the DLCP interface.

LINE REGISTERS

The programming interface to the asynchronous line adapter is achieved through its line registers. These line registers are illustrated in Figure C-3.

As indicated in Figure C-3, each communications line is serviced by a different set of line registers. Each channel of a line has a dedicated set of registers and also shares four registers with the other channel of the same line.

Before data transfer operations can begin over a channel, the CCP must load line registers 6, 4, and 2 using OUT (Output) instructions. Line register 2 must be loaded last.

¹Throughout this appendix, descriptions are based on an Asynchronous Line Communications-Pac/Adapter that services two lines. The *single*-line version of the Asynchronous Adapter is identical except for the number of lines it services. Note that reverse channels are per the 202C interface.

- o Line register 6 is loaded with data character configuration information. This information is obtained from LCT byte 2/34.
- o Line register 4 must be loaded with the line speed. Normally, line register 4 is loaded with information obtained from a byte in the LCT programming work area (must be loaded by Receive channel).
- o Line register 2 is loaded with data set control and adapter control information. This information is obtained from LCT byte 20.




Figure C-1. Interface Provided by Asynchronous Line Communications-Pac (MLCP)




Figure C-2. Interface Provided by Asynchronous Line Adapter (DLCP)

Once data transfer operations have been enabled, a receive CCP uses an RECV (Receive) or IN LR1 instruction to obtain a data character from a receive channel's line register 1 following a channel request interrupt for that channel. Similarly, a transmit CCP uses a SEND (Send) or OUT LR1 instruction to load a data character into a transmit channel's line register 1 following a channel request interrupt for that channel.

During processing, a CCP may use IN (Input) instructions to read the contents of individual line registers. OUT (Output) instructions may be used to modify the contents of line registers during processing, but care must be taken to ensure that any such modification of line register contents does not disrupt processing.

The main memory program can read the contents of line register 5 by executing an IO (Input Data Set Status) instruction. The main memory program cannot directly read the contents of any other line register nor can it directly modify the contents of any line register.





Figure C-3. Registers of Asynchronous Line Communications-Pac/Adapter

By appropriate settings of bits in LCT bytes 8/40 and 15/47, you can cause Processor firmware to (1) scan for data set or adapter status changes reflected in line register 5 and (2) take related action(s) as directed by LCT bytes 8/40 and 15/47.

The following subsections provide more detailed information about the individual line registers.


Line Registers for Receive Channel

As shown in Figure C-3, each receive channel has eight line registers, four of which are shared with the transmit channel of the same line.



The length of each data character in line register 1 is governed by the settings of bits 0 and 1 of line register 6. If the length is fewer than eight bits, the data character is right-justified and the leftmost bits are zero-filled. In all cases, bit 7 is the first bit received over the channel.


Line Register 2 – Receive/Transmit Channel



Line register 2 is shared by the receive channel and the transmit channel of the same line. Its contents affect the operations of both channels. If either channel's CCP modifies the contents of line register 2, both channels' operations are affected. (In the diagram, the letter B, R, or T in the lower right-hand corner of each bit position indicates whether the bit pertains to *both* receive and transmit operations, to *receive* operations only, or to *transmit* operations only.)

Line register 2 is loaded by the CCP with information obtained from LCT byte 20. The significance of each bit position is described under "LCT Byte 20 – Data Set and Adapter Control" in Section 5.

Line Register 4 – Receive/Transmit Channel



Line register 4 is shared by the receive channel and the transmit channel of the same line. Its contents affect the operations of both channels.

Line register 4 can be loaded only by the receive channel's CCP. This register is normally loaded with information obtained from a byte of the LCT programming work area for the receive channel.

Table C-1 indicates the line speeds achieved by the settings of bits 4 through 7 of line register 4.

TABLE C-1. CONFIGURABLE LINE SPEEDS FOR ASYNCHRONOUS LINE COMMUNICATIONS-PAC/ADAPTER

Settings for Bits 4-7 of Line Register 4	Line Speed (Bits per Second)	
	Device Type 2108 (MLCP Only)	Device Type 2118 (MLCP) or 3118 (DLCP)
0000	No input/output	50
0001	50	75
0010	75	110
0011	110	134.5
0100	134.5	150
0101	150	200
0110	300	300
0111	600	600
1000	900	1,050
1001	1,200	1,200
1010	1,800	1,800
1011	2,400	2,000
1100	3,600	2,400
1101	4,800	4,800
1110	7,200	9,600
1111	9,600	19,200 (N/A to Device Type 3118, MLCP Only)

Line Register 5 – Receive/Transmit Channel


		0	1	2	3	4	5	6	7
		DATA SET STATUS				COMMUNICATIONS-PAC/ADAPTER STATUS			
LINE REGISTER 5	DATA SET READY								
	CLEAR TO SEND								
	CARRIER DETECTOR								
	RING INDICATOR								
	SECONDARY CHANNEL RECEIVE								
	RESERVED								
	RECEIVE OVERRUN								
	FRAMING ERROR								

Line register 5 is shared by the receive channel and the transmit channel of the same line. Its contents reflect data set status and adapter status. Line register 5 can be read by the main memory program through use of an IO (Input Data Set Status) instruction.

If bit 0 of LCT byte 8 (or LCT byte 40) is set to 1, the entire contents of line register 5 will be written to LCT byte 14 (or LCT byte 46) whenever a data set or adapter status change occurs (*provided* that, in LCT byte 15 (or LCT byte 47), there is a 1 in the bit position that corresponds to the status change). Subsequent action(s) depend on the settings of bits 1, 2, and 3 of LCT byte 8 (or LCT byte 40).

The significance of each bit position of line register 5 is described under "LCT Byte 14/46 – Data Set and Adapter Status" in Section 5.

Line Register 6 – Receive/Transmit Channel




Line register 6 is shared by the receive channel and the transmit channel of the same line. Its contents affect the operations of both channels. If either channel's CCP modifies the contents of line register 6, both channels' operations are affected.

Line register 6 is loaded by the CCP with information obtained from LCT byte 2 (or LCT byte 34). (Note that the parity and cyclic redundancy check information in LCT byte 2/34 is not meaningful to the asynchronous line adapter. The significance of each bit position is described under "LCT Byte 2/34 – Character Configuration" in Section 5.

Line Registers for Transmit Channel

As shown in Figure C-3, each transmit channel has eight line registers, four of which are shared with the receive channel of the same line.

Line Register 1 – Transmit Channel




The length of each data character in line register 1 is governed by the settings of bits 0 and 1 of line register 6. If the length is fewer than eight bits, the leading bits must be specified as zeros in order to generate parity correctly (when the data character is transferred to line register 1); in this case, the data character is right-justified in line register 1 and the leading zeros are not included in transmissions.

If parity is to be generated, the parity bit (the leftmost bit of the defined character length) must be specified as a zero (when the data character is transferred to line register 1); the Processor generates the correct parity during the transfer to line register 1. The parity bit is included in transmissions.

In all cases, bit 7 is the first bit of the data character to be transmitted over the channel.


Line Register 2 – Receive/Transmit Channel



Line register 2 is shared by the transmit channel and the receive channel of the same line. Its contents affect the operations of both channels. If either channel's CCP modifies the contents of line register 2, both channels' operations are affected. (In the diagram, the letter B, R, or T in the lower right-hand corner of each bit position indicates whether the bit pertains to *both* receive and transmit operations, to *receive* operations only, or to *transmit* operations only.)

Line register 2 is loaded by the CCP with information obtained from LCT byte 20. The significance of each bit position is described under "LCT Byte 20 – Data Set and Adapter Control" in Section 5.


Line Register 4 – Receive/Transmit Channel



Line register 4 is shared by the transmit channel and the receive channel of the same line. Its contents affect the operations of both channels.

Line register 4 can be loaded only by the receive channel's CCP. See the description of line register 4 under "Line Registers for Receive Channel," earlier in this section.

Line Register 5 – Receive/Transmit Channel




Line register 5 is shared by the transmit channel and the receive channel of the same line. Its contents reflect data set status and adapter status. Line register 5 can be read by the main memory program through use of an IO (Input Data Set Status) instruction.

If bit 0 of LCT byte 40 (or LCT byte 8) is set to 1, the entire contents of line register 5 will be written to LCT byte 46 (or LCT byte 14) whenever a data set or adapter status change occurs (*provided* that, in LCT byte 47 (or LCT byte 15), there is a 1 in the bit position that corresponds to the status change). Subsequent action(s) depend on the settings of bits 1, 2, and 3 of LCT byte 40 (or LCT byte 8).

The significance of each bit position of line register 5 is described under "LCT Byte 14/46 – Data Set and Adapter Status" in Section 5.

Line Register 6 – Receive/Transmit Channel



Line register 6 is shared by the transmit channel and the receive channel of the same line. Its contents affect the operations of both channels. If either channel's CCP modifies the contents of line register 6, both channels' operations are affected.

Line register 6 is loaded by the CCP with information obtained from LCT byte 34 (or LCT byte 2). (Note that the parity and cyclic redundancy check information in LCT byte 2/34 is not meaningful to the asynchronous line adapter.) The significance of each bit position is described under "LCT Byte 2/34 – Character Configuration" in Section 5.

PROGRAMMING CONSIDERATIONS

The paragraphs that follow present detailed programming requirements for the asynchronous line adapter.

Data Transfers

Within the asynchronous line adapter, each data transfer is channel-specific and involves one (of the four) line register 1 and a "shift" buffer associated exclusively with that specific line register 1. The shift buffer is a hardware register controlled internally by the adapter hardware.

During receive operations, bits of a data character are serially received in a shift buffer.² After reception of an entire character (of the length specified by bits 0 and 1 of line register 6), the accumulated contents of the shift buffer are transferred to the receive channel's line register 1 and a channel request interrupt is generated. (As soon as the shift buffer's contents have been transferred to line register 1, the buffer is available for the reception of the first bit of the next incoming character.) When the receive channel's CCP is started in response to the channel request interrupt, it can issue an RECV (Receive) or an IN LR1 instruction to transfer the data character from line register 1 into the Processor's R-register.

During transmit operations, the asynchronous line adapter generates a channel request interrupt as soon as the previous contents of the transmit channel's line register 1 have been transferred to the associated shift buffer for serial transmission. When the transmit channel's CCP is started in response to the channel request interrupt, it can load the R-register with a data character and then issue a SEND (Send) instruction to transfer that character from the R-register to line register 1. The data character will remain in line register 1 until each bit of the preceding data character has been serially transmitted from the associated shift buffer. (The number of bits transmitted is governed by the character length specified in bits 0 and 1 of line register 6.) When the preceding data character has been transmitted, the data character in line register 1 is transferred to the associated shift buffer and a channel request interrupt is generated.

NOTE: Two pad characters are required before resetting Request to Send or Transmit on.

Channel Request Interrupts

The asynchronous line adapter generates a channel request interrupt (on a channel-specific basis) whenever a data transfer between the Processor and the adapter is possible. For a receive channel, the channel request interrupt occurs when the receive channel's line register 1 has been loaded with an incoming data character. For a transmit channel, the channel request interrupt occurs when the transmit channel's line register 1 is "empty" and can be loaded with the next data character for transmission.³

² The occurrence of a "start bit" on the communications channel initiates reception of the bits of a data character. The last bit of the data character is followed by one or more "stop bits." The start bit and the stop bit(s) (known as framing bits) are not received in the shift buffer.

³ If a data character is not provided in response to a channel request interrupt, the transmit channel will hold data output in a mark (logical 1) condition when it is time to transmit the data character not provided.

Table 1-2 indicates the Processor's priorities for servicing channel request interrupts. A CCP will not be required to service successive channel request interrupts faster than the character rate for that channel.

Channel request interrupts will not be enabled for a receive channel unless bit 6 (receive on) is set to 1 in line register 2. Channel request interrupts will not be enabled for a transmit channel unless bit 1 (request to send) and bit 7 (transmit on) of line register 2 are set to 1; in addition, bit 1 (clear to send) of line register 5 must be set to 1 by the adapter.

Transmit Space/Mark

A transmit channel can be directed to hold data output in a space (logical 0) or mark (logical 1) condition if bit 3 (transmit space) or bit 4 (transmit mark) of line register 2 is set to 1. (These conditions are mutually exclusive.) For additional information, see "LCT Byte 20 – Data Set and Adapter Control" in Section 5.

- NOTES:
1. Default is the transmit mark and the CCP need not set it.
 2. Whenever a transition occurs between normal transmission and mark or space, it must be preceded by two null characters or truncation will occur.

"Loop-Back" Test

A "loop-back" test is performed if bit 5 (loop-back test) of line register 2 is set to 1. (In addition, bit 1 (request to send) and bit 7 (transmit on) of line register 2 must be set to 1.) In this case, data characters sent to the transmit channel's line register 1 will be "looped back" to the receive channel's line register 1 without being transmitted. The transmit channel will be held in a mark (logical 1) condition during a "loop-back" test and no external data will be received.

The "loop-back" test is possible regardless of whether the communications line is connected to an asynchronous line adapter by means of data communications equipment or whether the communications line is direct-connected to the asynchronous line adapter. The transfer occurs at the line speed indicated by the settings of bits 4 through 7 of line register 4 for the line.

Receive/Transmit On

Channel request interrupts are not enabled for a *receive* channel unless bit 6 (receive on) of line register 2 is set to 1. Channel request interrupts are not enabled for a *transmit* channel unless bit 7 (transmit on) of line register 2 is set to 1.⁴

Line Speed

The speed of each line of an asynchronous line adapter is governed by the settings of bits 4 through 7 of that line's register 4. Each channel of the line operates at the indicated speed. This speed is used in all situations regarding the line:

- o Line connected to asynchronous line adapter by means of data communications equipment
- o Line direct-connected to asynchronous line adapter
- o Line operating in "loop-back" test mode

Clear to Send

Bit 1 (clear to send) of line register 5 must be set to 1 in order for channel request interrupts to be enabled for a transmit channel.⁵

⁴ In, addition, for a transmit channel, bit 1 (request to send) of line register 2 must be set to 1. Moreover, bit 1 (clear to send) of line register 5 must be set to 1 by the adapter.

⁵ In, addition, bit 1 (request to send) and bit 7 (transmit on) of line register 2 must be set to 1.

Receive Overrun

Because of the nature of the asynchronous line adapter, it is capable of receiving even when the receiver is off. There is a danger that any time the receiver is turned on there may be a character or a character and a receive overrun error already stored from a previous operation. A channel initialize does not clear these conditions, but the Processor general initialize will.

A receive overrun occurs when a data character in a receive channel's line register 1 is overwritten with another incoming data character because the CCP did not respond quickly enough to the channel request interrupt generated for the overwritten data character. A receive overrun condition causes bit 6 (receive overrun) of line register 5 to be set to 1. This bit is reset to 0 (by the adapter) when the CCP next receives a data character before it is overwritten.

The receive overrun condition also causes bit 2 (data service error) of LCT byte 16 to be set to 1 whenever a RECV instruction is executed. When the contents of LCT bytes 16 to 17 are transferred to the CCB status bytes at the end of processing relative to a CCB, this bit setting permits end-of-block processing to detect and respond to the receive overrun condition.

Refer to the sample segment of a channel program shown in Figure C-4. This applies to both MLCP and DLCP.

This is the correct sequence to flush the receiver. The IN LR1 transfers the leftover character from the adapter, then the receiver is turned on to allow interrupts and the WAIT turns off the channel program until a new character is received. The new character clears the overrun error and gives an interrupt, and the channel program resumes processing in the normal manner.

```
*SAMPLE PROGRAM FOR RECEIVE ON ASYNCHRONOUS LINE ADAPTER
*****
**
*****
****
**
*INITIALIZE RECEIVE CHANNEL AND TURN ON RECEIVE
      LOC      ASYREC      START OF RECEIVE CHANNEL PROGRAM
      BVBF     BLOKNG     NOT A VALID CCB,GO TO ERROR
      LD       2          GET CONFIGURATION
      OUT     6          PUT IT IN LINE REGISTER 6
      LD      30         GET BAUD RATE FROM LCT30
      OUT     4          STORE IN LINE REGISTER 4
*HAVE TO JO AN IN LR1 TO CLEAR ANY LEFT OVER DATA OR ERRORS
      IN       1          IN LINE REGISTER 1 TO CLEAR
      LD      20         GET LINE CONTROL LCT20
      OR      =X'02'     SET RECEIVE BIT
      ST      20         PUT RESULT BACK IN LCT20
      OUT     2          LOAD LINE REGISTER 2
      LOC     NEXT      TAG FOR NEXT CHARACTER
      WAIT
      RECV    0          INPUT CHARACTER
      AND    =X'7F'     CLEAR BIT ZERO TO STRIP PARITY
      ST     ,          SEND BYTE TO MEMORY
      C      =X'0D'     COMPARE FOR CARRIAGE RETURN
      BET    ENJ       IF EQUAL BRANCH TO END
      BLCF   NEXT      IF NOT LAST CHARACTER THEN GO FOR NEXT
```

Figure C-4. Sample Program for Receive on Asynchronous Line Adapter (MLCP and DLCP)

```

*END OF BLOCK WITHOUT CARRIAGE RETURN
LD      31      GET CHANNEL PROG ERROR WORK BYTE
OR      =X'08'  SET BIT 4 LINE TO LONG ERROR
ST      31      PUT BYTE BACK
LD      10      LOAD STATUS BYTE 1
OR      =X'02'  SET PROGRAMMER STATUS 01
ST      10      TO INFORM CPU PROG OF ERROR
*TURN OFF RECEIVE CHANNEL
LD      20      LOAD CHANNEL CONTROL
AND     =X'FD'  RESET RECEIVE
ST      20      RETURN NEW 20
OUT     2        DO OUT TO LR2 TO TURN OFF RECV
INTR    2        INTERRUPT CPU TO NOTICE ERROR
WAIT   2        WAIT FOR START IO
B       ASYREC  WHEN START IO START OVER
*CHECK FOR LAST BLOCK
LOC     END      BRANCH IF NOT LAST BLOCK TO GET NEXT
BLBF   GETN
*THIS WAS THE LAST BLOCK TURN OFF RECV, INTERRUPT WILL COME FROM GNB TO CPU
LD      20      LOAD LINE CONTROL LCT20
AND     =X'FD'  TURN OFF RECV BIT
ST      20      PUT NEW 20 BACK
OUT     2        TURN OFF RECEIVER
GNB    2        GET NEXT BLOCK TO UPDATE STATUS
WAIT   2        WAIT UNTILL START IO
B       ASYREC  START OVER WHEN START IO
*NOT LAST BLOCK ,GET NEXT BLOCK
LOC     GETN
GNB    2        GET NEXT BLOCK TO UP DATE STATUS
BVBT   NEXT    BRANCH IF NEXT CCB IS VALID
*NEXT BLOCK IS NOT VALID, SIGNAL CPU OF ERROR
LOC     BLKNG
LD      20      LOAD LINE CONTROL 20
AND     =X'FD'  RESET RECEIVE BIT
ST      20      RESTORE NEW CONTROL TO 20
OUT     2        TURN OFF RECEIVER
LD      31      LOAD ERROR WORK BYTE LCT31
OR      =X'04'  SET BLOCK NOT VALID BIT
ST      31      PUT IT IN WORK LCT31
LD      10      LOAD STATUS WORD 1
OR      =X'02'  SET PROGRAMER STATUS BIT 6
ST      10      THIS WILL INFORM CPU PROG OF ERROR INTERRUPT
*FORCE A CPU INTERRUPT
INTR   2        SEND INTERRUPT TO CPU
WAIT   2        WAIT FOR START IO
B       ASYREC  START OVER WHEN START IO
*****
*****
*****
****

```

*THIS IS A SAMPLE RECEIVE CHANNEL PROGRAM THAT DOES NOT ECHO DATA BACK TO
*THE TERMINAL. TO DO THIS THE TRANSMITTER WOULD HAVE TO BE CONTROLLED BY
*THE RECEIVE CCP TO TRANSMIT EACH CHARACTER BACK TO THE OPERATOR.

Figure C-4 (cont). Sample Program for Receive on Asynchronous Line Adapter (MLCP and DLCP)

Framing Error

A framing error occurs when the asynchronous line adapter detects a missing stop bit for a data character. (The expected number of stop bits is indicated by the setting of bit 4 of line register 6.) A framing error causes bit 7 (framing error) of line register 5 to be set to 1. If a framing error is reported, the preceding data bits should be analyzed to ascertain whether a line break has occurred.

A framing error is detected on the receive channel but is stored in a transmit error bit. If the transmitter is turned on before another receive byte is input, then the transmit will show a data service error in the status which is unrelated to the transmit.

If a framing error occurred and the character was accepted through the use of the RECV command, then the condition is reflected in bit 2 of LCT status byte 1 (LCT 16), a data service error. The data service error indication on transmit status (LCT/CCB Status Byte 1) should always be ignored.

It is also possible for the transmit channel program of an asynchronous line to reset data service error so that it never appears in the CCB status.

The normal receive break detection checks line register 5 bit 7 after every channel request interrupt. If set, the character just received is checked by the CCP to see if it has a value of zero. If zero, the CCP should assume that it is the break key on the terminal. If not zero, then the adapter has detected a valid framing error which should be reported as a line error in the normal manner.

Character Length

The length of each data character to be received or transmitted is specified by the settings of bits 0 and 1 in line register 6. This character length includes parity (5-bit mode cannot have parity). The same character length applies to both channels of a line.

Line register 6 is loaded with information obtained from LCT byte 2/34. During data transfer operations, the character length specified in line register 6 must match the character length specified in LCT byte 2/34. For additional information, see "LCT Byte 2/34 – Character Configuration" in Section 5.

Parity

The type of parity to be generated or checked by the Processor for each data character (as an option) is indicated by the setting of bit 3 of LCT byte 2/34. The asynchronous line adapter neither generates nor checks parity; thus the setting of bit 3 in line register 6 (which is loaded with information obtained from LCT byte 2/34) is not meaningful.

Stop Bits

The number of stop bits associated with each data character is specified by the setting of bit 4 in line register 6. Line register 6 is loaded with information obtained from LCT byte 2/34. For additional information, see "LCT Byte 2/34 – Character Configuration" in Section 5.

Cyclic Redundancy Check

The cyclic redundancy check polynomial to be used by the Processor (as an option) is indicated by the settings of bits 5 and 6 of LCT byte 2/34. The asynchronous line adapter does not perform cyclic redundancy checking; thus the settings of bits 5 and 6 in line register 6 (which is loaded with information obtained from LCT byte 2/34) are not meaningful.

Master Clear

Execution of an IO (Output MLCP/DLCP Control) instruction by the main memory program causes (among other operations) a master clear of each adapter. A master clear causes each adapter to be unconditionally placed in a quiescent state; each line register 2 of each adapter reset to zero and all channel request interrupts are inhibited.

Line/Channel Number Assignment

Within an individual asynchronous line adapter, lines and channels are numbered as shown below.⁶

<i>Line Number</i>	<i>Channel Number</i>	<i>Direction</i>
0	0	Receive
0	1	Transmit
1	2	Receive
1	3	Transmit

Externally, the line and channel numbers of each adapter conform to the Processor-relative line and channel numbering system shown in Table 6-1. The Processor-relative channel numbers are used by input/output instructions from the main memory program.

Device Identification Number

The device identification numbers for the asynchronous line adapters are given below. This device identification number can be obtained by a main memory program through use of an IO (Input Device Identification Number) instruction. Use of this instruction allows the main memory program to verify that a given communications channel is serviced by the appropriate type of adapter:

<i>Type</i>	<i>Device Identification</i>
DCM9101/DCM9102 to 9600 bps	2108 (MLCP)
DCM9101/DCM9102 to 19200 bps	2118 (MLCP)
DCM9301/DCM9304 to 9600 bps	3118 (DLCP)

PHYSICAL INTERFACE TO DATA COMMUNICATIONS EQUIPMENT AND DATA TERMINAL EQUIPMENT

The asynchronous line adapter provides a separate, identical physical interface for each communications line. This interface is designed to permit connection of data communications equipment or data terminal equipment having a standard EIA RS-232-C interface. The asynchronous line adapter's physical interface is also suitable for data communications equipment or data terminal equipment having a CCITT V24 interface — provided the equipment's electrical circuitry is compatible with the adapter.

The asynchronous line adapter's physical interface comprises 10 signals plus ground per line. See Table C-2. This interface permits connection of the most frequently used data communications equipment and data terminal equipment that supports line speeds of up to 19,200 bits per second. Note, however, that not all features of all such equipment are supported.

⁶ These, line and channel numbers are based on an asynchronous line adapter that services two lines. A single-line asynchronous adapter has only channels 0 and 1 of line 0.

**TABLE C-2. PHYSICAL INTERFACE OF ASYNCHRONOUS LINE
COMMUNICATIONS-PAC/ADAPTER**

Pin No.	To/From DCE/DTE	Function	EIA RS-232-C	CCITT V24	Bit Positions	
					LR2	LR5
2	T	Transmitted Data	BA	103		
3	F	Received Data	BB	104		
4	T	Request to Send	CA	105	1	
5	F	Clear to Send	CB	106		1
6	F	Data Set Ready	CC	107		0
7	-	Signal Ground	AB	102		
8	F	Received Line Signal Detector	CF	109		2
11	T	Secondary Transmitted Data	SBA	118	2	
12	F	Secondary Received Data	SSB	119		4
20	T	Data Terminal Ready	CD	108	0	
22	F	Ring Indicator	CE	125		3

Appendix D

Synchronous Line Communications-Pacs/Adapters

A Synchronous Line Communications-Pac/Adapter (Type DCM9103 or DCM9104 (MLCP) and Type DCM0302 or DCM9303 (DLCP)) provides an interface between the MLCP or DLCP respectively, and one or two completely independent synchronous communications lines.¹ For each line, the synchronous line adapter provides the following services:

- o Serial/parallel data conversion for synchronous bit-serial data transfers
- o Character synchronization by use of a synchronization character such as the ASCII SYN
- o Control of data sets
- o Monitoring of data set status

Each communications line comprises a receive channel and a transmit channel and is thus capable of half-duplex or full-duplex data communications operations. Each line has a clocked, independently configurable speed (up to 20,000 bits per second for MLCP or up to 9600 bits per second for DLCP)² and an independently configurable data character size (from five to eight bits—including parity, if used); each channel of a line uses the configured line speed and data character size. The synchronous line adapter supports BSC, Basic Mode ASCII, and similarly formatted control procedures.

The following data communications equipment and data terminal equipment is supported through an EIA RS-232-C interface:

- o Bell System 201A, B, C, or equivalent
- o Bell System 203A, B, or equivalent
- o Bell System 208A, B, or equivalent
- o Bell System 209 or equivalent

Figure D-1 illustrates the Synchronous Line Communications-Pac's interface position between the MLCP and synchronous communications lines. (Note that the MLCP can connect any combination of Synchronous Line Communications-Pacs and Asynchronous Line Communications-Pacs up to a total of four.) Figure D-2 illustrates the DLCP interface.

LINE REGISTERS

The programming interface to the synchronous line adapter is achieved through its line registers. These line registers are illustrated in Figure D-3.

¹ Throughout this appendix, descriptions are based on a Synchronous Line Communications-Pac/Adapter that services *two* lines. The *single*-line version of the synchronous line adapter is identical except for the number of lines it services.

² Each line's speed is governed by the associated data set, or by either the MLCP's fixed-rate clock, or the DLCP clock settable for each line. Details appear under "Data Transfer Clocks," later in this appendix.




Figure D-1. Interface Provided by Synchronous Line Communications-Pac (MLCP)




Figure D-2. Interface Provided by Synchronous Line Adapter (DLCP)




Figure D-3. Registers of Synchronous Line Communications-Pac/Adapter

As indicated in Figure D-3, each communications line is serviced by a different set of line registers. Each channel of a line has a dedicated set of registers and also shares three registers with the other channel of the same line.

Before data transfer operations can begin over a channel, the CCP must load line registers 6, 4, and 2 using OUT (Output) instructions. Line register 2 must be loaded last.

- o Line register 6 is loaded with data character configuration information. This information is obtained from LCT byte 2/34, which must be loaded first.
- o Line register 4 must be loaded with a synchronization character for a receive channel. For a transmit channel, the following applies:

For MLCP: A transmit fill character must be loaded for a transmit channel.

For DLCP: The data placed in LR4 of the receive channel serves as a transmit fill character as well as the receive sync character. The OUT LR4 CCP instruction applied on a transmit channel performs no operation (i.e., is a NOP).

Normally, line register 4 is loaded with information obtained from a byte in the LCT programming work area.

- o Line register 2 is loaded with data set control and adapter control information. This information is obtained from LCT byte 20.

Once data transfer operations have been enabled, a receive CCP uses an RECV (Receive) instruction to obtain a data character from a receive channel's line register 1 following a channel request interrupt for that channel. Similarly, a transmit CCP uses a SEND (Send) instruction to load a data character into a transmit channel's line register 1 following a channel request interrupt for *that* channel.

During processing, a CCP may use IN (Input) instructions to read the contents of individual line registers. OUT (Output) instructions may be used to modify the contents of line registers during processing, but care must be taken to ensure that any such modification of line register contents does not disrupt processing.

The main memory program can read the contents of line register 5 by executing an IO (Input Data Set Status) instruction. The main memory program cannot directly read the contents of any other line register nor can it directly modify the contents of *any* line register.


By appropriate settings of bits in LCT bytes 8/40 and 15/47, you can cause Processor firmware to (1) scan for data set or adapter status changes reflected in line register 5 and (2) take related action(s) as directed by LCT bytes 8/40 and 15/47.

The following subsections provide more detailed information about the individual line registers.

Line Registers for Receive Channel


As shown in Figure D-3, each receive channel has eight line registers, three of which are shared with the transmit channel of the same line.

Line Register 1—Receive Channel



The length of each data character in line register 1 is governed by the settings of bits 0 and 1 of line register 6. If the length is fewer than eight bits, the data character is right-justified and the leftmost bits are zero-filled. In all cases, bit 7 is the first bit received over the channel.


Line Register 2—Receive/Transmit Channel



Line register 2 is shared by the receive channel and the transmit channel of the same line. Its contents affect the operations of both channels. If either channel's CCP modifies the contents of line register 2, both channels' operations are affected. (In the diagram, the letter B, R, or T in the lower right-hand corner of each bit position indicates whether the bit pertains to *both* receive and transmit operations, to *receive* operations only, or to *transmit* operations only.)

Line register 2 is loaded by the CCP with information obtained from LCT byte 20. The significance of each bit position is described under "LCT Byte 20—Data Set and Adapter Control" in Section 5.

Line Register 4—Receive Channel




Line register 4 must contain a receive synchronization character (normally the ASCII SYN character—16₁₆) to be used to establish synchronization of incoming data characters. Line register 4 is normally loaded with information obtained from a byte of the LCT programming work area for the receive channel.

If the defined character length is fewer than eight bits, the leading bits of the synchronization character must be specified as 1's as this character is loaded into the receive channel's line register 4. If the parity must be odd or even, it must be calculated by the CCP or main memory program for the synchronization character used. The parity would be the most significant bit of the character length specified and does not include the leading fill bits. Note that 5-bit mode cannot have parity.

If the parity of received data characters is to be checked, the parity bit of the synchronization character (the leftmost bit of the defined character length) must contain the proper value as this character is loaded into the receive channel's line register 4.

Line Register 5—Receive/Transmit Channel




Line register 5 is shared by the receive channel and the transmit channel of the same line. Its contents reflect data set status and adapter status. Line register 5 can be read by the main memory program through use of an IO (Input Data Set Status) instruction.

If bit 0 of LCT byte 8 (or LCT byte 40) is set to 1, the entire contents of line register 5 will be written to LCT byte 14 (or LCT byte 46) whenever a data set or adapter status change occurs (*provided* that, in LCT byte 15 (or LCT byte 47), there is a 1 in the bit position that corresponds to the status change). Subsequent action(s) depend on the settings of bits 1, 2, and 3 of LCT byte 9 (or LCT byte 40).

The significance of each bit position of line register 5 is described under “LCT Byte 14/46—Data Set and Adapter Status” in Section 5.

Line Register 6—Receive/Transmit Channel




Line register 6 is shared by the receive channel and the transmit channel of the same line. Its contents affect the operations of both channels. If either channel’s CCP modifies the contents of line register 6, both channels’ operations are affected.

Line register 6 is loaded by the CCP with information obtained from LCT byte 2 (or LCT byte 34). (Note that the parity and cyclic redundancy check information in LCT byte 2/34 is not meaningful to the synchronous line adapter.) The significance of each bit position is described under “LCT Byte 2/34—Character Configuration” in Section 5.

Line Registers for Transmit Channel

As shown in Figure D-3, each transmit channel has eight line registers, three of which are shared with the receive channel of the same line.

Line Register 1—Transmit Channel




The length of each data character in line register 1 is governed by the settings of bits 0 and 1 of line register 6. If the length is fewer than eight bits, the leading bits must be specified as zeros (when the data character is transferred to line register 1); in

this case, the data character is right-justified in line register 1 and the leading zeros are not included in transmissions.

If parity is to be generated, the parity bit (the leftmost bit of the defined character length) and the fill bits if needed must be specified as a zero (when the data character is transferred to line register 1); the Processor generates the correct parity during the transfer to line register 1. The parity bit is inserted in the leftmost bits of the defined character length and is included in transmissions.

In all cases, bit 7 is the first bit of the data character to be transmitted over the channel.


Line Register 2—Receive/Transmit Channel



Line register 2 is shared by the transmit channel and the receive channel of the same line. Its contents affect the operations of both channels. If either channel's CCP modifies the contents of line register 2, both channels' operations are affected. (In the diagram, the letter B, R, or T in the lower right-hand corner of each bit position indicates whether the bit pertains to *both* receive and transmit operations, to *receive* (operations only), or to *transmit* operations only.)

Line register 2 is loaded by the CCP with information obtained from LCT byte 20. The significance of each bit position is described under "LCT byte 20—Data Set and Communications-Pac Control" in Section 5.

Line Register 4—Transmit Channel



The use of this channel depends upon whether a MLCP or a DLCP is present, as follows:


For MLCP: Line register 4 must contain a transmit fill character (normally the ASCII SYN character—16₁₆) to be used as idle time fill or in case of a transmit underrun. Line register 4 is normally loaded with information obtained from a byte of the LCT programming work area for the transmit channel.

If the defined character length is fewer than eight bits, the leading bits of the transmit fill character must be specified as 1's as this character is loaded into the transmit channel's line register 4.

If parity is to be generated for transmitted data characters, the parity bit of the transmit fill character (the leftmost bit of the defined character length) must contain the proper value as this character is loaded into the transmit channel's line register 4. Note that 5-bit mode cannot have parity.

For DLCP: Line register 4 cannot be independently loaded by the transmit CCP. When LR4 is loaded with a synchronization character by the receive CCP, the synchronization character is also used as a fill character. Normally both of these characters are the ASCII synchronization character, 16₁₆.

Line Register 5—Receive/Transmit Channel




Line Register 5 is shared by the transmit channel and the receive channel of the same line. Its contents reflect data set and adapter status. Line register 5 can be read by the main memory program through use of an IO (Input Data Set Status) instruction.

If bit 0 of LCT byte 40 (or LCT byte 8) is set to 1, the entire contents of line register 5 will be written to LCT byte 46 (or LCT byte 14) whenever a data set or adapter status change occurs (*provided* that, in LCT byte 47 (or LCT byte 15), there is a 1 in the bit position that corresponds to the status change). Subsequent action(s) depend on the settings of bits 1, 2, and 3 of LCT byte 40 (or LCT byte 8).

The significance of each bit position of line register 5 is described under “LCT Byte 14/46—Data Set and Adapter Status” in Section 5.

Line Register 6—Receive/Transmit Channel



Line register 6 is shared by the transmit channel and the receive channel of the same line. Its contents affect the operations of both channels. If either channel’s CCP modifies the contents of line register 6, both channels’ operations are affected.

Line register 6 is loaded by the CCP with information obtained from LCT byte 34 (or LCT byte 2). (Note that the parity and cyclic redundancy check information in LCT byte 2/34 is not meaningful to the synchronous line adapter.) The significance of each bit position is described under “LCT Byte 2/34—Character Configuration” in Section 5.

PROGRAMMING CONSIDERATIONS

The paragraphs that follow present detailed programming requirements for the synchronous line adapter.

Data Transfers

Within the synchronous line adapter, each data transfer is channel-specific and involves one (of the four) line register 1 and “shift” buffer associated exclusively with that specific line register 1.

During receive operations, bits of a data character are serially received in a shift buffer. After reception of an entire character (of the length specified by bits 0 and 1 of line register 6), the accumulated contents of the shift buffer are transferred to the receive channel's line register 1 and a channel request interrupt is generated. (As soon as the shift buffer's contents have been transferred to line register 1, the buffer is available for the reception of the first bit of the next incoming character.) When the receive channel's CCP is started in response to the channel request interrupt, it can issue an RECV (Receive) instruction to transfer the data character from line register 1 into the Processor's R-register.

During transmit operations, the synchronous line adapter generates a channel request interrupt as soon as the previous contents of the transmit channel's line register 1 have been transferred to the associated shift buffer for serial transmission. When the transmit channel's CCP is started in response to the channel request interrupt, it can load the Processor's R-register with a data character and then issue a SEND (Send) instruction to transfer that character from the R-register to line register 1. The data character will remain in line register 1 until each bit of the preceding data character has been serially transmitted from the associated shift buffer. (The number of bits transmitted is governed by the character length specified in bits 0 and 1 of line register 6.) When the preceding data character has been transmitted, the data character in line register 1 is transferred to the associated shift buffer and a channel request interrupt is generated. Three pad characters are required before resetting Request to Send (line register 2, bit 1) or Transmit On (line register 2, bit 7).

Channel Request Interrupts

The synchronous line adapter generates a channel request interrupt (on a channel-specific basis) whenever a data transfer between the Processor and the adapter is possible. For a receive channel, the channel request interrupt occurs when the receive channel's line register 1 has been loaded with an incoming data character. For a transmit channel, the channel request interrupt occurs when the transmit channel's line register 1 is "empty" and can be loaded with the next data character for transmission.

Table 1-2 indicates the Processor's priorities for servicing channel request interrupts. A CCP will not be required to service successive channel request interrupts faster than the character rate for that channel.

Channel request interrupts will not be enabled for a receive channel unless bit 6 (receive on) is set to 1 in line register 2. Channel request interrupts will not be enabled for a transmit channel unless bit 1 (request to send) and bit 7 (transmit on) of line register 2 are set to 1; in addition, bit 1 (clear to send) of line register 5 must be set to 1 by the adapter.

Speed Selection

During "normal" operations (i.e., communications line connected to synchronous line adapter by means of data communications equipment and no "loop-back" of transmitted data), the data transfer rate for a line is governed by a clock in the data set. If the data set clock permits data transfers at either of two speeds, bit 3 of line register 2 can be used to indicate which of the two speeds is desired. In all cases, each channel of a line uses the indicated data transfer rate.

Direct Connect

If a communications line is direct-connected to a Synchronous Line Communications-Pac (i.e., local data communications equipment is not used as an interface), bit 4 of line register 2 must be set to 1. In this case, the data transfer rate for the line is governed by either the MLCP's fixed-rate clock or the DLCP internal clock for that line (see Table 6-3). Each channel of the line uses the indicated data transfer rate. If this bit is not on, an external timing source is being used.

“Loop-Back” Test

A “loop-back” test is performed if bit 5 (loop-back test) of line register 2 is set to 1. (In addition, bit 1 (request to send) and bit 7 (transmit on) of line register 2 must be set to 1.) In this case, data characters sent to the transmit channel’s line register 1 will be “looped back” to the receive channel’s line register 1 without being transmitted. The transmit channel will be held in a mark (logical 1) condition during a “loop-back” test and no external data will be received.

The “loop-back” test is possible regardless of whether the communications line is connected to a synchronous line adapter by means of data communications equipment or whether the communications line is direct-connected to the synchronous line adapter. The data transfer rate is governed by the MLCP’s fixed-rate clock or the DLCP internal clock for the line (see Table 6-3).

Receive/Transmit On

Channel request interrupts are not enabled for a *receive* channel unless bit 6 (receive on) of line register 2 is set to 1. Channel request interrupts are not enabled for a *transmit* channel unless bit 7 (transmit on) of line register 2 is set to 1.³

Receive Character Synchronization

Whenever bit 6 (receive on) of line register 2 changes from 0 to 1, the synchronous line adapter begins searching for a synchronization character in the shift buffer associated with the receive channel’s line register 1. As each bit is received over the communications line, the synchronous line adapter compares the accumulated character in the shift buffer with the contents of line register 4 (which contains the user-provided receive synchronization character). When the character (bit pattern) in the shift buffer matches the character in line register 4, the character in the shift buffer (i.e., the synchronization character) is loaded into the receive channel’s line register 1 and a channel request interrupt is generated. (No channel request interrupts will have been generated while the synchronous line adapter was searching for the synchronization character.) In the case of the MLCP, once character synchronization is achieved, the synchronization character and, in turn, each subsequent data character is transferred to line register 1 causing a channel request interrupt to be generated. For the DLCP the synchronization character which achieves synchronization is discarded and is *not* available in LR1, nor does it cause a channel request interrupt.

Bit 6 (receive on) of line register 2 changes from 0 to 1 when line register 2 is loaded with a suitable value after being initialized (to zero) by an IO (Output Channel Control) or IO (Output MLCP/DLCP Control) instruction from the main memory program. This bit is also changed from 0 to 1 when an SFS (Search for Synchronization) instruction is executed by the CCP. In this latter case, the SFS instruction should be followed by a WAIT (Wait) instruction; the CCP will be suspended until detection of a synchronization character causes a channel request interrupt to be generated for this channel. To avoid a false synchronization, the user should evaluate the next character. If it is a synchronization character, then it can be assumed that the line is synchronized and normal data processing can begin. If, however, the next character is not a synchronization character, the user should assume a false synchronization and restart the search for synchronization.

³ In addition, for a transmit channel, bit 1 (request to send) of line register 2 must be set to 1. Moreover, bit 1 (clear to send) of line register 5 must be set to 1 by the adapter.

Clear to Send

Bit 1 (clear to send) of line register 5 must be set to 1 in order for channel request interrupts to be enabled for a transmit channel.⁴ This bit position is maintained by the adapter.

Receive Overrun

A receive overrun occurs when a data character in a receive channel's line register 1 is overwritten with another incoming data character because the CCP did not respond quickly enough to the channel request interrupt generated for the overwritten data character. A receive overrun condition causes bit 6 (receive overrun) of line register 5 to be set to 1. This bit is reset to 0 (by the adapter) when the CCP next receives a data character before it is overwritten.

The receive overrun condition also causes bit 2 (data service error) of LCT byte 16 to be set to 1. When the contents of LCT bytes 16 and 17 are transferred to the CCB status bytes at the end of processing relative to a CCB, this bit setting permits end-of-block processing to detect and respond to the receive overrun condition.

Transmit Underrun

When the synchronous transmitter is turned on, a transmit underrun error may occur causing a transmit data service error in the CCB status. *A transmit underrun occurs when a CCP does not load the transmit channel's line register 1 quickly enough in response to a channel request interrupt.* In this case, bit 7 (transmit underrun) is set to 1 in line register 5 and a transmit fill character (from the transmit channel's line register 4) is transferred to the shift buffer associated with the transmit channel's line register 1. Bit 7 of line register 5 is reset to 0 (by the adapter) when the CCP next loads the transmit channel's line register 1 before a second channel request interrupt is generated.

The transmit underrun condition also causes bit 2 (data service error) of LCT byte 48 to be set to 1. When the contents of LCT bytes 48 and 49 are transferred to the CCB status bytes at the end of processing relative to a CCB, this bit setting permits end-of-block processing to detect and respond to the transmit underrun condition.

If a specific sequence of transmit fill characters is required in the event of a transmit underrun, it is the responsibility of the CCP to respond to a transmit underrun as soon as it is detected and then provide the desired sequence of characters. (The first transmit fill character will be obtained from the transmit channel's line register 4.) In the DLCP, since the transmit fill character is equal to the synchronization character, a "DLE-SYNC" sequence cannot be generated. Therefore a CRC error will occur and subsequent retransmission in a transparent application will occur automatically.

Setting bit 7 of line register 2 causes an indication of a transmit underrun in line register 5 bit 7; the use of the SEND instruction at this time causes bit 2 of transmit LCT status bit 1 (LCT 48) to be set indicating data service error. To avoid the latter, use one of the following methods.

Method 1: Since most synchronous messages start with three or four synchronization characters and since lead characters are not normally included in CRC, these characters could be sent using the OUT instruction.

Method 2: After transmitting three or four synchronization characters using the SEND command, read LCT byte 48 (transmit status byte 1), reset bit 2, and then write the result to LCT byte 48.

⁴ In addition, bit 1 (request to send) and bit 7 (transmit on) of line register 2 must be set to 1.

Refer to the portion of a sample program shown in Figure D-4.

The (OUT 1) command does not check for error conditions and therefore does not set the data service error status bit. The underrun error is cleared when the second OUT 1 is executed because the transmit shift register and the holding register now have valid data. The CRC is not calculated on synchronization characters and this technique does not disrupt the error checking.

```

*SAMPLE PROGRAM TO SHOW STARTUP WITHOUT CAUSING UNDERRUN ERROR
*****
*****
*****
*****
*****
*****
**
*INITIALIZE FOR SYNCHROUS TRANSMIT START UP
      LOC      SYNXMT
      LD       2          GET CHANNEL CONFIGURATION FROM LCT2
      OUT      6          OUTPUT TO LINE REGISTER 6
      LD      =X'16'     LOAD R TO SYNC CHARACTER
      OUT      4          OUTPUT SYNC TO LR4
      LD      31         LOAD CONTROL WORD PASSED BY CPU
      ST      20         STORE IN 20 ALWAYS = LR2
      OUT      2          OUTPUT ALSO TO LR2
      LD      =X'16'     LOAD R WITH SYNC CHARACTER
      → OUT     1          OUTPUT DATA SYNC 1
      WAIT
      → OUT     1          OUTPUT DATA SYNC 2
      WAIT
      → OUT     1          OUTPUT DATA SYNC 3
      WAIT
      → OUT     1          OUTPUT DATA SYNC 4
      WAIT
**4 SYNC CHARACTERS SENT PROCEED TO PROCESS BLOCK IN FORMAT REQUIRED

```

Figure D-4. Sample Program Showing Startup Without Causing Underrun Error (MLCP and DLCP)

Character Length

The length of each data character to be received or transmitted is specified by the settings of bits 0 and 1 in line register 6. This character length includes parity (if in 6-, 7-, or 8-bit mode, no parity in 5-bit mode). The same character length applies to both channels of a line.

Line register 6 is loaded with information obtained from LCT byte 2/34. During data transfer operations, the character length specified in line register 6 must match the character length specified in LCT byte 2/34. For additional information, see "LCT Byte 2/34—Character Configuration" in Section 5. Note that only 6-bit and 8-bit modes are supported by the cyclic redundancy checking.

Parity

The type of parity to be generated or checked by the MLCP for each data character (as an option) is indicated by the setting of bit 3 of LCT byte 2/34. The synchronous line adapter neither generates nor checks parity; thus the setting of bit 3 in line register 6 (which is loaded with information obtained from LCT byte 2/34) is not meaningful.

Data Transfer Clocks

Each line may use one of two clock sources: one external (e.g., modem), one internal (the MLCP clock common to all lines or the internal DLCP clock for each line).

The data set clock is used if the communications line is connected to the synchronous line adapter by means of data communications equipment and if data transfers are taking place in "normal" (i.e., not "loop-back" test) mode. (If the data set clock permits data transfers at either of two speeds, bit 3 of line register 2 can be used to indicate which of the two speeds is desired.)

The MLCP's fixed-rate clock is used if the communications line is direct-connected to the Synchronous Line Communications-Pac and/or if data transfers are taking place in "loop-back" mode (see bits 4 and 5 of line register 2). The possible settings of the MLCP's fixed-rate clock are shown in Table 6-3.

There is only one fixed rate clock per MLCP, which forces all lines that are directly connected to run at the selected speed of the fixed-rate clock.

For the DLCP, an internal clock is available for each line and may be individually set for each line. Refer to Table 6-3.

Master Clear

Execution of an IO (Output MLCP/DLCP Control) instruction by the main memory program causes (among other operations) a master clear of each adapter. A master clear causes each adapter to be unconditionally placed in a quiescent state; each line register 2 of each adapter is reset to zero and all channel request interrupts are inhibited.

Line/Channel Number Assignment

Within an individual synchronous line adapter, lines and channels are numbered as shown below.⁵

<i>Line Number</i>	<i>Channel Number</i>	<i>Direction</i>
0	0	Receive
0	1	Transmit
1	2	Receive
1	3	Transmit

Externally, the line and channel numbers of each adapter conform to the Processor-relative line and channel numbering system shown in Table 6-1. The Processor-relative channel numbers are used by input/output instructions from the main memory program.

Device Identification Number

The device identification number for a Synchronous Line Communications-Pac (MLCP) is 2158_{16} . For the DLCP synchronous line adapter, the device identification number is 3158_{16} . This device identification number can be obtained by a main memory program through use of an IO (Input Device Identification Number) instruction. Use of this instruction allows the main memory program to verify that a given communications channel is serviced by the appropriate type of adapter.

⁵These line and channel numbers are based on a synchronous line adapter that services two lines. A single-line synchronous line adapter has only channels 0 and 1 of line 0.

PHYSICAL INTERFACE TO DATA COMMUNICATIONS EQUIPMENT AND DATA TERMINAL EQUIPMENT

The synchronous line adapter provides a separate, identical physical interface for each communications line. This interface is designed to permit connection of data communications equipment or data terminal equipment having a standard EIA RS-232-C interface. Signal timing characteristics are compatible with EIA RS334. The synchronous line adapter physical interface is also suitable for data communications equipment or data terminal equipment having a CCITT V24 interface—*provided* the equipment's electrical circuitry is compatible with the adapter.

The synchronous line adapter's physical interface comprises 12 signals plus ground per line. See Table D-1. This interface permits connection of the most frequently used medium-speed data communications equipment and data terminal equipment. Note, however, that not all features (e.g., reverse channel) of all such equipment are supported.

TABLE D-1. PHYSICAL INTERFACE OF SYNCHRONOUS LINE COMMUNICATIONS-PAC/ADAPTER

Pin No.	To/From DCE/DTE	Function	EIA RS-232-C	CCITT V24	Bit Positions	
					LR2	LR5
2	T	Transmitted Data	BA	103		
3	F	Received Data	BB	104		
4	T	Request to Send	CA	105	1	
5	F	Clear to Send	CB	106		1
6	F	Data Set Ready	CC	107		0
7	-	Signal Ground	AB	102		
8	F	Received Line Signal Detector	CF	109		2
14	T	New Sync	-	-	2 ^a	
15	F	Transmitter Signal Element Timing	DB	114		
17	F	Receiver Signal Element Timing	DD	115		
20	T	Data Terminal Ready	CD	108	0	
22	F	Ring Indicator	CE	125		3
23	T	Data Signal Rate Selector	CH	111	3 ^a	

^aNot applicable in direct-connect or "loop-back" test mode.



Synchronous Broadband Communications-Pacs

A Synchronous Broadband Communications-Pac (Type DCM9105 or DCM9108) provides an interface between the MLCP and one synchronous communications line. The Synchronous Broadband Communications-Pac provides the following services:

- o Serial/parallel data conversion for synchronous bit-serial data transfers
- o Character synchronization by use of a synchronization character such as the ASCII SYN
- o Control of data sets
- o Monitoring of data set status.

The communications line comprises a receive channel and a transmit channel and is thus capable of half-duplex or full-duplex data communications operations. It has a clocked configurable speed up to 72,000 bits per second¹ and a configurable data character size (from five to eight bits – including parity, if used); each channel of a line uses the configured line speed and data character size. The Synchronous Broadband Communications-Pac supports BSC, Basic Mode ASCII, and similarly formatted control procedures.

The following data communications equipment and data terminal equipment is supported:

DCM9105:

- Bell System 301B or equivalent
- Bell System 303 or equivalent

DCM9108:

- CCITT-V36-compatible interface, supporting Bell System DDS using Data Service Units at 56 kbs.

Figure E-1 illustrates the Synchronous Broadband Communications-Pac's interface position between the MLCP and a synchronous communications line. (Note that a MLCP can connect a Synchronous Broadband Communications-Pac in combination with Asynchronous Line Communications-Pacs up to a total of four, subject to overall total throughput considerations. A single broadband line can be intermixed with other line types on a single MLCP, i.e., one broadband line per MLCP is a limit.)

LINE REGISTERS

The programming interface to the Synchronous Broadband Communications-Pac is achieved through its line registers. These line registers are illustrated in Figure E-2.

As indicated in Figure E-2, each communications line is serviced by a different set of line registers. Each channel of a line has a dedicated set of registers and also shares three registers with the other channel of the same line.

Before data transfer operations can begin over a channel, the CCP must load line registers 6, 4, and 2 using OUT (Output) instructions. Line register 2 must be loaded last.

¹ Each line's speed is governed by the associated data set or by the MLCP's fixed-rate clock. Details appear under "Data Transfer Clocks," later in this appendix.




Figure E-1. Interface Provided by Synchronous Broadband Communications-Pac




Figure E-2. Registers of Synchronous Broadband Communications-Pac

- o Line register 6 is loaded with data character configuration information before transmit on or receive on bits (line register 2) are set. This information is obtained from LCT byte 2/34, which must be loaded first.
- o Line register 4 must be loaded with a synchronization character (for a receive channel) or a transmit fill character (for a transmit channel). **IMPORTANT:** A line register for a receive channel must not be loaded if the transmitter is turned on (set). This refers to bit 7 of line register 2 for receive operations. Normally, line register 4 is loaded with information obtained from a byte in the LCT programming work area.
- o Line register 2 is loaded with data set control and Communications-Pac control information. This information is obtained from LCT byte 20.

Line Registers for Receive Channel

As shown in Figure E-3, each receive channel has eight line registers, three of which are shared with the transmit channel of the same line.




Figure E-3. Line Register 1 for Receive Channel

The 64-byte buffer is a temporary storage facility that is automatically filled by the Communications-Pac hardware as data is received over the line. This buffer, with the exception of the 8-bit line register 1, is not visible to the CCP, but whether or not it is empty can be tested by the BART and BARF instructions. (Refer to the description of line register 5 bit 4 later in this section.) The buffer prevents overrun when other channels are active; it is the responsibility of the programmer to ensure that the accumulated data characters are accepted by the CCP. Refer to the topic under "Programming Considerations" later in the section for "catch up" techniques.

The length of each data character in line register 1 is governed by the settings of bits 0 and 1 of line register 6. If the length is fewer than eight bits, the data character is right-justified and the leftmost bits are zero-filled. In all cases, bit 7 is the first bit received over the channel.

Line Register 2--Receive/Transmit Channel




Figure E-4. Line Register 2 for Receive Channel

Line register 2 is shared by the receive channel and the transmit channel of the same line. Its contents affect the operations of both channels. If either channel's CCP modifies the content of line register 2, both channels' operations are affected. (In the diagram, the letter B, R, or T in the lower right-hand corner of each bit position indicates whether the bit pertains to *both* receive and transmit operations, to *receive* operations only, or to *transmit* operations only.)

Line register 2 is loaded by the CCP with information generally obtained from LCT byte 20. The significance of each bit position is described under "LCT Byte 20 - Data Set and Communications-Pac Control" in Section 5.

Line Register 4--Receive Channel




Figure E-5. Line Register 4 for Receive Channel

Line register 4 must contain a receive synchronization character (normally the ASCII SYN character-16₁₆) to be used to establish synchronization of incoming data characters. Line register 4 is normally loaded with information obtained from a byte of the LCT programming work area for the receive channel.

If the defined character length is fewer than eight bits, the leading bits of the synchronization character must be specified as 1s as this character is loaded into the receive channel's line register 4. If the parity must be odd or even, it must be calculated by the CCP or main memory program for the synchronization character used. The parity would be the most significant bit of the character length specified and does not include the leading fill bits. Note that 5-bit mode cannot have parity.

if the parity of received data characters is to be checked, the parity bit of the synchronization character (the leftmost bit of the defined character length) must contain the proper value as this character is loaded into the receive channel's line register 4.

Line Register 5—Receive/Transmit Channel

	0	3	4	5	6	7
	DATA SET STATUS			COMMUNICATIONS-PAC STATUS		
LINE REGISTER 5	DATA SET STATUS (SEE BELOW)			ADAPTER READY	TRANSMIT BUFFER EMPTY	REC OR XMIT UR

TYPICAL BELL 301B:

	0	1	2	3	4	7
	INTER-LOCK	CLEAR TO SEND	CARRIER ON/OFF	RESERVED	SEE ABOVE	

BELL 303B:

	0	1	2	3	4	7
	DATA SET READY	CLEAR TO SEND	AGC LOCK	RING IND.	SEE ABOVE	

BELL DDS WITH DATA SERVICE UNIT AT 56 KBS:

	0	1	2	3	4	7
	DATA SET READY	CLEAR TO SEND	RLSD*	RESERVED	SEE ABOVE	

*RECEIVED LINE SIGNAL DETECTOR

CCITT V-35

	0	1	2	3	4	7
	DATA SET READY	CLEAR TO SEND	RLSD*	CALL IND.	SEE ABOVE	

*RECEIVED LINE SIGNAL DETECTOR

Figure E-6. Line Register 5 for Receive Channel

Line register 5 is shared by the receive channel and the transmit channel of the same line. Its contents reflect data set status and Communications-Pac status. Line register 5 can be read by the main memory program through use of an IO (Input Data Set Status) instruction.

If bit 0 of LCT byte 8 (or LCT byte 40) is set to 1, the entire contents of line register 4 will be written to LCT byte 14 (or LCT byte 46) whenever a data set or Communications-Pac status change occurs (*provided* that, in LCT byte 15 (or LCT byte 47), there is a 1 in the bit position that correspondsto the status change). Subsequent action(s) depend on the settings of bits 1, 2, and 3 of LCT byte 9 (or LCT byte 40).

The significance of each bit position of line register 5 is described under "LCT Byte 14/46 – Data Set and Communications-Pac Status" in Section 5.

Line Register 6—Receive/Transmit Channel




Figure E-7. Line Register 6 for Receive Channel

Line register 6 is shared by the receive channel and the transmit channel of the same line. Its contents affect the operations of both channels. If either channel's CCP modifies the contents of line register 6, both channels' operations are affected.

Line register 6 is loaded by the CCP with information obtained from LCT byte 2 (or LCT byte 34). (Note that the parity and cyclic redundancy check information in LCT byte 2/34 is not meaningful to the Synchronous Line Communications-Pac.) The significance of each bit position is described under "LCT Byte 2/34 – Character Configuration" in Section 5.

Line Registers for Transmit Channel

As shown in Figure E-2, each transmit channel has eight line registers, three of which are shared with the receive channel of the same line.

Line Register 1—Transmit Channel




Figure E-8. Line Register 1 for Transmit Channel

The 64-byte buffer is a temporary storage facility that is automatically filled by the Communications-Pac hardware as the CCP transfers each data character to line register 1. This buffer, with the exception of the 8-bit line register 1, is not visible to the CCP, but whether or not it is full can be tested by the BART and BARF instructions. (Refer to the description of line register 5 bit 4 later in this section.) The buffer prevents underrun by allowing the accumulation of data characters to be transmitted. Refer to "Programming Guidelines" later in this section for a description of these "getting ahead" techniques.

The length of each data character in line register 1 is governed by the settings of bits 0 and 1 of line register 6. If the length is fewer than eight bits, the leading bits must be specified as zeros (when the data character is transferred to line register 1); in this case, the data character is right-justified in line register 1 and the leading zeros are not included in transmissions.

If parity is to be generated, the parity bit (the leftmost bit of the defined character length) and the fill bits if needed must be specified as a zero (when the data character

is transferred to line register 1); the MLCP generates the correct parity during the transfer to line register 1. The parity bit is inserted in the leftmost bits of the defined character length and is included in transmissions.

In all cases, bit 7 is the first bit of the data character to be transmitted over the channel.

Line Register 2--Receive/Transmit Channel




Figure E-9. Line Register 2 for Transmit Channel

Line register 2 is shared by the transmit channel and the receive channel of the same line. Its contents affect the operations of both channels. If either channel's CCP modifies the contents of line register 2, both channels' operations are affected. (In the diagram, the letter B, R, or T in the lower right-hand corner of each bit position indicates whether the bit pertains to *both* receive and transmit operations, to *receive* operations only, or to *transmit* operations only.)

Line register 2 is loaded by the CCP with information obtained from LCT byte 20. The significance of each bit position is described under "LCT byte 20 – Data Set and Communications-Pac Control" in Section 5.

Line Register 4--Transmit Channel





Figure E-10. Line Register 4 for Transmit Channel

Line register 4 must contain a transmit fill character (normally the ASCII SYN character-16₁₆) to be used as idle time fill or in case of a transmit underrun. Line register 4 is normally loaded with information obtained from a byte of the LCT programming work area for the transmit channel.


If the defined character length is fewer than eight bits, the leading bits of the transmit fill character must be specified as 1s as this character is loaded into the transmit channel's line register 4.

If parity is to be generated for transmitted data characters, the parity bit of the transmit fill character (the leftmost bit of the defined character length) must contain the proper value as this character is loaded into the transmit channel's line register 4. Note that 5-bit mode cannot have parity.


Line Register 5—Receive/Transmit Channel




TYPICAL BELL 301B:



BELL 303B:




BELL DDS WITH DATA SERVICE UNIT AT 56 KBS:



*RECEIVED LINE SIGNAL DETECTOR

CCITT V-35



*RECEIVED LINE SIGNAL DETECTOR

Figure E-11. Line Register 5 for Transmit Channel

Line register 5 is shared by the transmit channel and the receive channel of the same line. Its contents reflect data set and Communications-Pac status. Line register 5 can be read by the main memory program through use of an IO (Input Data Set status) instruction. By appropriate settings of bits in LCT bytes 8/40 and 15/47, you can cause MLCP firmware to (1) scan for data set or Communications-Pac status changes reflected in line register 5 and (2) take related action(s) as directed by LCT bytes 8/40 and 15/47.

If bit 0 of LCT byte 40 (or LCT byte 8) is set to 1, the entire contents of line register 5 will be written to LCT byte 46 (or LCT byte 14) whenever a data set or Communications-Pac status change occurs (*provided* that, in LCT byte 47 (or LCT byte 15), there is a 1 in the bit position that corresponds to the status change). Subsequent action(s) depend on the settings of bits 1, 2, and 3 of LCT byte 40 (or ICT byte 8).

The significance of each bit position of line register 5 is described under "LCT Byte 14/46 – Data Set and Communications-Pac Status" in Section 5.

Line Register 6 – Receive/Transmit Channel




Figure E-12. Line Register 6 for Transmit Channel

Line register 6 is shared by the transmit channel and the receive channel of the same line. Its contents affect the operations of both channels. If either channel's CCP modifies the contents of line register 6, both channels' operations are affected.

Line register 6 is loaded by the CCP with information obtained from LCT byte 34 (or LCT byte 2). (Note that the parity and cyclic redundancy check information in LCT byte 2/34 is not meaningful to the Synchronous Line Communications-Pac.) The significance of each bit position is described under "LCT Byte 2/34 – Character Configuration" in Section 5.

PROGRAMMING CONSIDERATIONS

The paragraphs that follow present detailed programming requirements for the Synchronous Broadband Communications-Pac.

Receive/Transmit ON

Channel request interrupts are not enabled for a receive channel unless bit 6 (receive ON) of line register 2 is set to 1. Channel request interrupts are not enabled for a transmit channel unless bit 7 (transmit ON) of line register 2 is set to 1². See also the paragraph entitled "Preloading the Transmit Buffer" later in the section.

Programming for Effective Use of the 64-Byte Buffer

A MLCP with multiple lines is subject to peak service demands due to the simultaneous occurrence of multiple channel request interrupts and I/O commands. This occurrence causes a delay in the MLCP's responding to some of these demands. For a broadband line, a multibyte buffer is the solution to potential underrun and overrun problems caused by any delay by the MLCP in servicing channel request interrupts.

To accommodate response slowdowns by the MLCP without adding buffer management overhead to the CCP, the Broadband buffer operates very simply. On the transmit channel the buffer continually tries to keep itself full, while on the receive channel the buffer continually tries to keep itself empty. This means that the buffer generates continual channel request interrupts until it reaches its desired condition – full for transmit, empty for receive.

In effect, the broadband channels attempt to "hog" all MLCP service as long as buffers are not at their desired condition. This "hogging" attempt is countered by having the broadband line at the lowest priority, i.e., at the numerically highest channel address on the MLCP and compensating for this low priority by having the CCP transfer not one but multiple characters between the buffer and the MLCP in response to each channel request interrupt from the broadband channel.

² In addition, for a transmit channel, bit 1 (request to send) of line register 2 must be set to 1. Moreover, bit 1 (clear to send) of line register 5 must be set to 1 by the Communication-Pac.

This technique increases the total MLCP throughput because the overhead of the CCP context save and restore (i.e., the WAIT execution time) associated with servicing a channel request interrupt is spread over multiple characters rather than each and every character.

The CCP tests the status of each broadband channel's buffer by using the BART/BARF (Adapter Ready) instruction. For the transmit channel, Adapter Ready true (set) means that the broadband buffer is not full and may, therefore, be given another character. For the receive channel, Adapter Ready true means that the broadband buffer is not empty and that, therefore, another character may be accepted from the buffer.

In the paragraphs below, examples of transmit and receive CCP coding using the BART instruction are shown. Review the line register information given previously in this section before proceeding.

Data Transfers: Transmit

The input to the broadband buffer is, in effect, line register 1. Characters are transferred from the buffer to a shift register for serial-by-bit transmission over the line. On each character boundary (of the size dictated by line register 6) another character is requested from the buffer which, in effect, empties line register 1 and generates another channel request interrupt.

An example of the use of the BART instruction (and the correct sequence of its use within the CCP) is shown in Figure E-13.

```

*TWAIT
      LOC TWAIT
      WAIT

*TGO
      LOC TGO
      LD
      SEND           Takes character from R-register and puts it into CR1..
      BLCT^ATTAG1
      BART^TGO       Checks for transmit buffer not full.
      B^TWAIT
  
```

Figure E-13. Transmit Loop

Data Transfers: Receive

During a receive operation, bits from the broadband line are assembled by the Communications-Pac into characters of the size dictated by line register 6 and then are transferred, on the character boundary, into the broadband buffer. The output of this buffer is effectively line register 1. When a character reaches line register 1 a channel request interrupt is generated. Refer to Figure E-14 below for the correct usage and sequence of the BART instruction for a receive operation.

*RWAIT		
	LOC RWAIT	
	WAIT	
*RGO		
	LOC RGO	
	RECV	Takes one character from LR1 and puts in in R-register
	C^=X'03'	Compare immediate
	BET^RTAG1	
	ST	Prepare DMA transfer to main memory
	BLCT^RTAG2	Last character test
	BART^RGO	Checks for receive buffer, not empty
	B^RWATT	

Figure E-14. Receive Loop

Preloading the Transmit Buffer

In the preceding paragraphs it was noted that giving the broadband line lowest priority would protect the other lines on the MLCP against "hogging" by the broadband line.

As can be seen from the examples of transmit and receive operations (Figures E-13 and E-14, respectively), the receive channel can prevent the servicing by the MLCP of the receive channel's companion transmit channel (because receive is a higher priority channel than transmit). A possible solution is shown in Figure E-15.

NOTE: A single broadband line can be intermixed with other line types on a single MLCP; i.e., one broadband line per MLCP is the limit. This technique may be used for each MLCP configured on a Level 6 system where a broadband line is present.

*PSTART		
	LOC PSTART	
	LD	
	SEND	
	BLCT^PTAG1	
	BART^PSTART	Check for transmit buffer not full
*PTAG1		
	LOC^PTAG1	
	LD^20	Fetch current content of LR2 and put in R-register
	ORA^X01'	Set Transmit On bit in R-Register
	ST^20	Update LCT 20
	OUT^2	Turn on transmit (LR2)
	WAIT	

Figure E-15. Preloading the Transmit Buffer

Direct Connect

If a communications line is direct-connected to a Synchronous Broadband Communications-Pac (i.e., local data communications equipment is not used as an interface), bit 4 of line register 2 must be set to 1. In this case, the data transfer rate for the line is governed by the MLCP's fixed-rate clock (see Table 6-3). Each channel of the line uses the indicated data transfer rate. If this bit is not on, an external timing source is being used.

“Loop-Back” Test

A “loop-back” test is performed if bit 5 (loop-back test) of line register 2 is set to 1. (In addition, bit 1 (request to send) and bit 7 (transmit on) of line register 2 must be set to 1.) In this case, data characters sent to the transmit channel’s line register 1 will be “looped back” to the receive channel’s line register 1 without being transmitted. The transmit channel will be held in a mark (logical 1) condition during a “loop-back” test and no external data will be received.

The “loop-back” test is possible regardless of whether the communications line is connected to a Synchronous Line Communications-Pac by means of data communications equipment or whether the communications line is direct-connected to the Synchronous Line Communications-Pac. The data transfer rate is governed by the MLCP’s fixed-rate clock (see Table 6-3).

Receive Character Synchronization

Whenever bit 6 (receive on) of line register 2 changes from 0 to 1, the Synchronous Broadband Communications-Pac begins searching for a synchronization character in the shift buffer associated with the receive channel’s line register 1. The shift buffer is a 1-byte buffer that is (also) invisible to the CCP. It bears no relation to the 64-byte buffer discussed previously. As each bit is received over the communications line, the Synchronous Broadband Communications-Pac compares the accumulated character in the shift buffer with the contents of line register 4 (which contains the user-provided receive synchronization character). When the character (bit pattern) in the shift buffer matches the character in line register 4, the character in the shift buffer (i.e., the synchronization character) is loaded into the receive channel’s line register 1 and a channel request interrupt is generated. (No channel request interrupts will have been generated while the Synchronous Broadband Communications-Pac was searching for the synchronization character.) Once character synchronization is achieved, the synchronization character and, in turn, each subsequent data character is transferred to line register 1 causing a channel request interrupt to be generated.

Bit 6 (receive on) of line register 2 changes from 0 to 1 when line register 2 is loaded with a suitable value after being initialized (to zero) by an IO (Output Channel Control) or IO (Output MLCP Control) instruction from the main memory program. This bit is also changed from 0 to 1 when an SFS (Search for Synchronization) instruction is executed by the CCP. In this latter case, the SFS instruction should be followed by a WAIT (Wait) instruction; the CCP will be suspended until detection of a synchronization character causes a channel request interrupt to be generated for this channel. To avoid a false synchronization, the user should evaluate the next character. If it is a synchronization character, then it can be assumed that the line is synchronized and normal data processing can begin. If, however, the next character is not a synchronization character, the user should assume a false synchronization and restart the search for synchronization.

Clear to Send

Bit 1 (clear to send) of line register 5 must be set to 1 in order for channel request interrupts to be enabled for a transmit channel.³ This bit position is maintained by the Communications-Pac.

Receive Overrun

A receive overrun occurs when a data character in a receive channel’s line register 1 is overwritten with another incoming data character because the CCP did not respond quickly enough to the channel request interrupt generated for the overwritten data

³In addition, bit 1 (request to send) and bit 7 (transmit on) of line register 2 must be set to 1.

character. A receive overrun condition causes bit 6 (receive overrun) of line register 5 to be set to 1. This bit is reset to 0 (by the Communications-Pac) when the CCP next receives a data character before it is overwritten.

The receive overrun condition also causes bit 2 (data service error) of LCT byte 16 to be set to 1. When the contents of LCT bytes 16 and 17 are transferred to the CCB status bytes at the end of processing relative to a CCB, this bit setting permits end-of-block processing to detect and respond to the receive overrun condition.

Transmit Underrun

When the synchronous transmitter is turned on, a transmit underrun error may occur causing a transmit data service error in the CCB status. A transmit underrun occurs when a CCP does not load the transmit channel's line register 1 quickly enough in response to a channel request interrupt. In this case, bit 7 (transmit underrun) is set to 1 in line register 5 and a transmit fill character (from the transmit channel's line register 4) is transferred to the shift buffer associated with the transmit channel's line register 1. Bit 7 of line register 5 is reset to 0 (by the Communications-Pac) when the CCP next loads the transmit channel's line register 1 before a second channel request interrupt is generated.

The transmit underrun condition also causes bit 2 (data service error) of LCT byte 48 to be set to 1. When the contents of LCT bytes 48 and 49 are transferred to the CCB status bytes at the end of processing relative to a CCB, this bit setting permits end-of-block processing to detect and respond to the transmit underrun condition.

If a specific sequence of transmit fill characters is required in the event of a transmit underrun, it is the responsibility of the CCP to respond to a transmit underrun as soon as it is detected and then provide the desired sequence of characters. (The first transmit fill character will be obtained from the transmit channel's line register 4.)

Character Length

The length of each data character to be received or transmitted is specified by the settings of bits 0 and 1 in line register 6. This character length includes parity (if in 6-, 7-, or 8-bit mode, no parity in 5-bit mode). The same character length applies to both channels of a line.

Line register 6 is loaded with information obtained from LCT byte 2/34. During data transfer operations, the character length specified in line register 6 must match the character length specified in LCT byte 2/34. For additional information, see "LCT Byte 2/34 – Character Configuration" in Section 5. Note that only 6-bit and 8-bit modes are supported by the cyclic redundancy checking.

Line register 6 must be loaded after transmit on (bit 7 of line register 2) or receive on (bit 6 of line register 2) is set.

Parity

The type of parity to be generated or checked by the MLCP for each data character (as an option) is indicated by the setting of bit 3 of LCT byte 2/34. The Synchronous Broadband Communications-Pac neither generates nor checks parity; thus the setting of bit 3 in line register 6 (which is loaded with information obtained from LCT byte 2/34) is not meaningful.

Cyclic Redundancy Check

The cyclic redundancy check polynomial to be used by the MLCP (as an option) is indicated by the settings of bits 5 and 6 of LCT byte 2/34. The Synchronous Line Communications-Pac does not perform cyclic redundancy checking; thus the settings of bits 5 and 6 in line register 6 (which is loaded with information obtained from LCT byte 2/34) are not meaningful.

Data Transfer Clocks

Each line may use one of two clock sources: one external (e.g., modem), one internal (the MLCP clock common to all lines).

The data set clock is used if the communications line is connected to the Synchronous Broadband Communications-Pac by means of data communications equipment and if data transfers are taking place in "normal" (i.e., not "loop-back" test) mode.

The MLCP's fixed-rate clock is used if the communications line is direct-connected to the Synchronous Broadband Communications-Pac and/or if data transfers are taking place in "loop-back" mode (see bits 4 and 5 of line register 2). The possible settings of the MLCP's fixed-rate clock are shown in Table 6-3.

There is only one fixed-rate clock per MLCP, which forces all lines that are directly connected to run at the selected speed of the fixed-rate clock.

Master Clear

Execution of an IO (Output MLCP Control) instruction by the main memory program causes (among other operations) a master clear of each Communications-Pac. A master clear causes each Communications-Pac to be unconditionally placed in a quiescent state; each line register 2 of each Communications-Pac is reset to zero and all channel request interrupts are inhibited.

Line/Channel Number Assignment

Within an individual Synchronous Broadband Communications-Pac, the line and its channels are numbered as shown below.

<i>Line Number</i>	<i>Channel Number</i>	<i>Direction</i>
0	0	Receive
0	1	Transmit

Externally, the line and channel numbers of each Communications-Pac conform to the MLCP-relative line and channel numbering system shown in Table 6-1. The MLCP-relative channel numbers are used by input/output instructions from the main memory program.

Device Identification Number

Two device identification numbers apply to the Synchronous Broadband Communications-Pacs. For interfacing with Bell 301 or 303 or equivalent, the correct device identification for the Communications-Pac is 2138_{16} ; for interfacing via CCITT-V35 (Bell DDS with DSU at 56 kbs), specify device identification 2168_{16} . The device identification number can be obtained by a main memory program through use of an IO (Input Device Identification Number) instruction. Use of this instruction allows the main memory program to verify that a given communications channel is serviced by the appropriate type of Communications-Pac.

PHYSICAL INTERFACE TO DATA COMMUNICATIONS EQUIPMENT AND DATA TERMINAL EQUIPMENT

The Synchronous Broadband Communications-Pac provides a physical interface for the communications line. This interface is designed to permit connection of data communications equipment or data terminal equipment (for Bell System 301 or equivalent, 303 or equivalent or a standard CCITT-V35 interface (Bell DDS with DSU at 56 kbs)).

The Synchronous Broadband Communications-Pac's physical interface comprises 12 signals plus ground per line. See Table E-1 for the interface supporting the Bell 301 and 303 and/or equivalent. See Table E-2 for the CCITT-V35 interface (supporting Bell DDS with DSU at 56 kbs).

TABLE E-1. BELL 301, 303 – COMPATIBLE INTERFACE

Bell 303 Pin	Function	Bell 301B Pin	To/From DCE
C	Clear to send	C	F
D	Send request	D	T
E	Send data	E	T
F (Note 1)	Data set ready	—	F
F (Note 2)	Ring indicator	—	F
—	Interlock	F	F
H	External serial clock transmit	H	T
J	Serial clock transmit	J	F
K	Receive data	K	F
L	Serial clock receive	L	F
M (Note 1)	AGC lock	—	F
M (Note 2)	Data terminal ready	—	T
	Carrier On/Off	M	F

NOTES: 1. Center conductor
2. Outer conductor

TABLE E-2. CCITT-V35 INTERFACE (INCLUDING BELL DDS AT 56 KBS)

Bell DDS DSU Pin	Function	CCITT V35 Pin	CCITT Circuit No.	Direction
A	Protective ground or earth	A	101	common
B	Common return (Signal Ground)	A	102	common
C	Request to send	C	105	from DTE
D	Ready for sending (Clear to Send)	D	106	to DTE
E	Data set ready	E	107	to DTE
F	Data channel received line signal detector	F	109	to DTE
-	Connect data set to line	H	108/1	from DTE
-	Data terminal ready	-	108/2	from DTE
-	Calling indicator (Ring)	J	125	to DTE
-	-	K (Note 1)	-	-
-	-	L (Note 1)	-	-
-	-	M (Note 1)	-	-
-	-	N (Note 1)	-	-
R	Received data A-wire	R	104	to DTE
T	Received data B-wire	T	104	to DTE
V	Receiver signal element timing A-wire	V	115	to DTE
X	Receiver signal element timing B-wire	X	115	to DTE
Y	Transmitter signal element timing A-wire	Y	114 (Note 2)	to DTE
a	Transmitter signal element timing B-wire	AA	114 (Note 2)	to DTE
P	Transmitted data A-wire	P	103	from DTE
S	Transmitted data B-wire	S	103	from DTE
-	Transmitter signal element timing A-wire	U	113	from DTE
-	-	Z (Note 1)	-	-
-	Transmitter signal element timing B-wire	W	113	from DTE
-	-	BB (Note 1)	-	-
-	-	CC (Note 1)	-	-
-	-	DD (Note 1)	-	-
-	-	EE (Note 1)	-	-
-	-	FF (Note 1)	-	-
-	-	HH (Note 3)	-	-
-	-	JJ (Note 3)	-	-
-	-	KK (Note 3)	-	-
-	-	LL (Note 3)	-	-
m (Note 4)	-	MM (Note 1)	-	-
-	-	NN (Note 1)	-	-

- NOTES: 1. Pin number reserved for future International Standard and should not be used for domestic use.
 2. When the transmit clock wraparound is enabled, CCITT circuit 114 will be wrapped around to CCITT circuit 113.
 3. Pin number permanently reserved for (domestic) U.S. use.
 4. Reserved for DSU testing.

Appendix F

DCM9110 Communications-Pac, Automatic Calling Feature

The DCM9110 Communications-Pac, makes possible the use of the automatic calling facility on Level 6 systems, eliminating the need for manual dial-up procedures in communications networks where switched telecommunication lines are involved. The DCM9110 Communications-Pac is attached to the Level 6 Multiline Communications Processor (MLCP) and is also physically connected to the automatic calling device.

CONFIGURATION INFORMATION

DCM9110 Configuration

Figure F-1 illustrates the attachment of an MLCP to a remote terminal via a switched autocal line. The data connection is made by any of the supported modems (e.g., Bell Type 103, 201, 202, 203, 208, 209 or equivalent) which necessitates an appropriate MLCP adapter. The attachment to the automatic calling device (e.g., Bell System 801A, 801C or equivalent) is made via the DCM9110. The connection between the data modem and the automatic calling equipment is made by the supplier of the two DCE equipments.

The DCM9110 Communications-Pac attaches to the Level 6 MLCP. Each Communications-Pac supports two automatic calling devices.

Automatic Calling Devices may be any devices meeting the Electronic Industries Association (EIA) RS-366 specification, for example, Bell System 801A and 801C units. The 801A unit or equivalent is used where the existing data set mode of communication uses rotary dialing. The 801C or equivalent is used where the data set mode of communication is parallel binary signals. Two different types of automatic calling equipment transfer to data mode are supported by the Communications-Pac – the use of the End-of-Number code and the receipt of answer code.




Figure F-1. DCM9110 Environment

DCM9110 Channel Number Assignments

In order to ease the process of properly associating the data channel and the autocal channel, the DCM9110 includes a special configuration switch. This is a decimal rotary switch, manually settable, which can be interrogated by the CCP. The switch can be set to identify the MLCP line which is paired with the DCM9110 channel.

<i>DCM9110 Channel</i>	<i>Automatic Calling Equipment Line</i>	<i>Direction</i>
0	0	Input from automatic calling unit
1	0	Output to automatic calling device
2	1	Input from automatic calling device
3	1	Output from automatic calling device

Device Identification Number

The device identification number of the DCM9110 is 2120₁₆. The device identification number is returned in response to an Input Device Identification (function code: 26) issued to either of the four MLCP channels containing the DCM9110.

Automatic Calling Device Configuration Options

When the automatic calling equipment is ordered from the communications common carrier, the following device type is required:

- o Bell System 801A Automatic Calling Unit with rotary dialing, or equivalent unit or
- o Bell System 801C Automatic Calling Unit with TOUCH-TONE^{®1} dialing or equivalent unit (preferred because of faster dialing possible)

Either type may be configured with the following (select one):

Call Termination:

- _____ by the DCM9110, turns off CRQ
- _____ by associated communications line adapter setting data set ready indicator (i.e., dropping DTR) in appropriate line register.²

Transfer to Data Mode:

- _____ Automatic calling device detects answer signal from the called station and returns line to the associated data set (Recommended).
- _____ Automatic calling device returns line to the associated data set upon detection of End-of-Number code, used where the associated data set detects the answer signal (e.g., Bell System 100 Series of data sets and some European models).

Abandon Call and Retry (ACR) Timer Turn-Off:

- _____ When associated data set goes into data mode (used with automatic calling device detection of answer signal)
- _____ Do not turn off but rather set ACR when preset time elapses (used with data set detection of answer signal)

Interval of Abandon Call and Retry Timer: (User-selected Option)

- _____ 7, 10, 15, 25, or 40 second.

NOTE: 25 seconds is recommended interval for domestic (U.S.) application.

¹ TOUCH-TONE[®] is a registered trademark of the American Telephone and Telegraph Company.

² Refer to the appropriate appendix of this manual for the Communications-Pac in question.

LINE REGISTERS

The CCP program to the MLCP from the Communications-Pac is via a set of registers. The CCP can access these registers via the IN/OUT or SEND/RECV instructions. By appropriate CCP programming, a dialog can be established with an automatic calling device which calls the designated number and then transfers control to an associated data set transmission/reception.

Note that the DCM9110 contains no storage on these signals, so that the condition of the bit read by the CCP always represents the condition of that specific line at the time the IN or SEND instruction is issued.

The DCM9110 has five visible registers. A one bit in one of these registers corresponds to a one bit for a digit or to on for a control or status signal at the automatic calling device interface. These registers are defined below.

Line Register 1 – Output Data




Figure F-2. Line Register 1 Output Data

This register (Figure F-2) is accessible on the odd channel via an OUT or a SEND instruction. This register may not be read by the CCP. The OUT instruction is recommended because of its increased speed. Bit definitions are as follows:

- NB1 Digit Signal Circuit, low order bit
- NB2 Digit Signal Circuit, second order bit
- NB4 Digit Signal Circuit, third order bit
- NB8 Digit Signal Circuit, high order bit

The information presented on these interchange circuits may either be transmitted (e.g., digits of the called number) or used locally as a control signal. An important use of these interchange circuits for control purposes is the passing of the End-of-Number code combination to the automatic calling equipment after the last digit of the number to be called has been passed. In response to End-of-Number, the automatic calling equipment transfers the communication channel to the data set immediately without waiting for an answer signal from the called data set.³

Table F-1 defines the digit signal character set.

³Reprinted with permission of Electronic Industries Association, *Interface Between Data Terminal Equipment and Automatic Calling Equipment for Data Communication*, RS-366, August 1969.

TABLE F-1. DIGITAL SIGNAL CHARACTER SET

Digital Signal Circuit States				
Digit	NB8	NB4	NB2	NB1
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
*	1	0	1	0
#	1	0	1	1
EON	1	1	0	0
Unassigned	1	1	0	1 (See Note)
Unassigned	1	1	1	0
Unassigned	1	1	1	1

NOTE: Used as the separation control character (SEP) in CCITT Recommendation V-24.

Line Register 1 – Input Data




Figure F-3. Line Register 1 Input Data

This register (Figure F-3) is accessible on the even channel via the IN or RECV instruction. The register may not be written by the CCP. The data bits are only present when the DCM9110 is in test mode which causes line register 1 output to be looped back to line register 1 input for test purposes.

Line Register 2 – Output Control




Figure F-4. Line Register 2 Output Control

This register (Figure F-4) may be accessed on both channels of the DCM9110 via the OUT instruction and may only be written. Bit definitions are as follows:

- CRQ⁴** Call Request to automatic calling device.
Signals on this circuit are generated by the data terminal equipment to request the automatic calling equipment to originate a call.
The on condition indicates a request to originate a call and must be maintained during call origination, until Circuit Call Origination Status (bit 0 of line register 5) is turned on, in order to hold the connection to the communication channel (remains off hook). The call is aborted if Call Request to ACU (bit 1 of line register 2) is turned off prior to turning on Call Origination Status.
The off condition indicates that the data terminal equipment is not using or has completed a prior use of the automatic calling equipment. Call Request must be turned off between calls or call attempts and shall not be turned on unless Data Line Occupied (bit 2 of line register 5) is in the off condition.
- DPR⁵** Digit Present to automatic calling device.
Signals on this circuit are generated by the data terminal equipment to indicate that the automatic calling equipment may read the code combination presented on the Digit Signal Circuits NB1, NB2, NB4, and NB8 (see line register 1 description). The off to on transition indicates that the data terminal equipment has set the status of the Digit Signal Circuits for the next digit.
Digit Present must not be turned on before a Present Next Digit signal from the ACU has occurred, that is, a channel request interrupt is generated by the DCM9110. Digit Present must not be turned off until *after* the CCP outputs the next digit. Refer to "Example 2, Transfer of Each Individual Digit," in the portion of the section entitled "Programming Considerations."
The status of the Digit Signal Circuits must not change when the Digit Present bit is in the on condition.
- SIM PND** Simulated Present Next Digit.
When in test mode, this bit supplies the Present Next Digit signal in lieu of the automatic calling device which has been logically disconnected.
- DIP** Dial-in-Progress.
This is a signal required by the DCM9110. When on, each transition of Present Next Digit cause a channel request interrupt to occur. When off, the channel request interrupts caused by the transitions of Present Next Digit are inhibited. The use of Dial-in-Progress is to prevent an additional channel request interrupt if the automatic calling device generates a Present Next Digit after the last digit has been received.

⁴FIA RS-366, op. cit.

⁵EIA RS-366, op. cit.

TEST Test mode.

When this bit is on, the following actions occur:

- o Line register 1 output is looped to line register 1 input
- o Output to the automatic calling device is inhibited
- o Input from the automatic calling device is inhibited
- o Simulated Present Next Digit may be set for test purposes

Line Register 5 – Input Status One




Figure F-5. Line Register 5 Input Status One

This register (Figure F-5) may be accessed on both channels of the DCM9110 via the IN instruction and may only be read. Bit definitions are as follows.

COS⁶ Call Originating Status from automatic calling device.

(NOTE: In the Bell System 801A and 801C manuals, this is called DSS (Dataset Status). Signals on this circuit are generated by the automatic calling equipment to indicate the status of automatic call origination procedures.)

The on condition presented during a call originated by the automatic calling equipment indicates that the automatic calling equipment has completed its call origination functions and that the control of the communication channel has been transferred from Call Request (bit 1 of line register 2) to Circuit CD (Data Terminal Ready)^{7,8} in the data set interface. When Call Originating Status is turned on, the data terminal equipment may turn Call Request off without causing a communication channel disconnect. Disconnection of the channel by the data terminal equipment is then possible only through the associated data set interface.

Once Call Originating Status is turned on, it shall remain on at least until Call Request is turned off by the data terminal equipment. Call Originating Status may come on at other times, e.g., during an incoming call or a manually originated call, but any on condition appearing at a time other than during automatic call origination by the automatic calling equipment should be disregarded.

This circuit should not be interpreted to convey information regarding the operational status or state of preparedness of the associated data set.⁹

⁶EIA RS-366, op. cit.

⁷This indication is present in the appropriate line register of the associated communications line adapter and must be examined by the communication (line) CCP.

⁸Refer also to the RS-232-C Specification.

⁹If call termination is by the associated communications line adapter setting data set ready indicator (i.e., dropping DTR) in appropriate line register. Otherwise, line is dropped.

PWI¹⁰ Power Indicator from ACU – Signals on this circuit are generated by the automatic calling equipment to indicate whether power is available within the automatic calling equipment.

The on condition indicates that power is available in the automatic calling equipment; the off condition indicates a loss of power in the automatic calling equipment. This circuit should not be interpreted to indicate the power status in any other equipment.

DLO¹¹ Data Line Occupied from automatic calling device – Signals on this circuit are used to indicate when the communication channel is in use for automatic calling, data communication, voice communication or for testing of the automatic calling or data communication equipment.

The on condition indicates that the communicator is in use.

The off condition indicates that the data terminal equipment may originate a call provided that Circuit PWI (Power Indication bit 1 of line register 5) is on.

The off condition of Data Line Occupied shall not be presented until all of the other interchange circuits from the automatic calling equipment are returned to their proper idle condition.

ACR¹² Abandon Call and Retry from automatic calling device – Signals on this circuit are used to indicate the probability of successful completion of the call attempt.

The on condition, when presented during the process of call origination, indicates that there is a high probability that the connection to a remote data station cannot be successfully established and is a suggestion to the data terminal equipment to abandon the call and to re-initiate the call at a later time. The automatic calling equipment does not determine that the call is to be abandoned. Action required to abandon the call must be initiated by the data terminal equipment.

When the answer signal mode of operation is used. Abandon Call and Retry remains in the off condition after Call Origination Status (bit 0 of the line register 5) is turned on. When the End-of-Number (EON) mode is used, ACR continues to function (i.e., the bit continues to be set) after Call Origination Status is turned on.

Line Register 7 – Input Status Two




Figure F-6. Line Register 7 – Input Status 2

¹⁰ EIA RS-366, op. cit.

¹¹ *Ibid.*

¹² *Ibid.*

This register (Figure F-6) may be accessed on both channels of the DCM9110 via the IN instruction and may only be read. Bits 0 through 3 represent the hexadecimal value of the channel number configuration switch on the DCM9110. This switch is manually settable and may contain the line number of the associated data set which is paired with this specific automatic calling device. The use of the information gathered from the switch is a function of the CCP and the driver software.

PROGRAMMING CONSIDERATIONS

The topics that follow discuss various programming aspects of the DCM9110. The reader should be familiar with the line register fields and their functions, discussed previously.

The timing sequence of call placement, how data transfers occur (i.e., how the digits of the call are transferred from the DCM9110 to the automatic calling device), and call termination of a (MLCP) DCM9110 CCP (and its relationship to a main memory program) are discussed below. It is important to note here that all "communication" between the DCM9110 and a communications line adapter (such as a Synchronous or Asynchronous Line Communications-Pac) takes place via the main memory program. The DCM9110 and the communications line adapter *do not ever* communicate directly.

Three examples of a program sequence are included.

Timing Sequence of Call Placement.

Figure F-7 is a typical diagram of the sequence which would occur during call placement. The occurrence of various signals all come about either because of specific CCP action or because of a response from the automatic calling device. To that extent, the (automatic calling) CCP has complete control over the situation. The DCM9110 hardware generates a channel request interrupt on each transition of the Present Next Digit signal from the automatic calling device as long as the Dial-in-Progress (bit 4 of




Figure F-7. Typical Automatic Calling Equipment/DCM9110/MLCP Timing Sequence

line register 2) is set. (Dial-in-Progress is an enable signal to the DCM9110 which causes the channel request interrupt.) The number of channel request interrupts is thus twice the number of digits to be sent.

Refer to Examples 1 and 3. Note that the automatic calling CCP is differentiated from the communications line adapter CCP.

Data Transfers

The data interface from the DCM9110 to the automatic calling device is a 4-bit wide path. Each transfer represents a single digit to the called station. In addition to the data, several control lines are supplied to the automatic calling device from the DCM9110. Each of the output signals (data and control) are buffered by a flip/flop (switch) in the DCM9110 so that the CCP need only set them in the correct condition and they will remain in that condition until specifically changed by the CCP or until the channel is initialized.

Signals from the automatic calling device to the DCM9110 are visible to the CCP as specific bits in specific registers, as previously detailed in the register descriptions. It is useful to repeat here that the DCM9110 contains no storage on these signals, so that the condition of the bit read by the CCP always represents the condition of that specific line at the time the IN instruction (or SEND) is issued.

Refer to Example 2 for the sequence of data transfer; then examine Example 3 for the channel request interrupt sequence. Keep in mind that the Present Next Digit signal from the automatic calling device generates a channel request interrupt in normal conditions (see the above paragraph on "Timing Sequence of Call Placement" for detail).

Call Termination

The automatic calling devices offer two methods of terminating a call. In the first case, after the transfer to the data set, as indicated by the Call Originating Status (bit 0 of line register 5) being turned on, the call is terminated by the automatic calling device's dropping the Call Request (resulting in bit 1 of line register 2 being turned off automatically by the DCM9110 hardware) at the end of the call.

In the second case, the call is terminated via the data set's dropping the Data Terminal Ready at the end of the call. The latter option is preferred because it makes possible the elimination of one CCP interrupt.

Refer to Examples 1 and 3.

Summary: Examples

The following examples illustrate the general sequence of a CCP for automatic calling. Example 1 illustrates a possible sequence for a CCP. Example 2 details the sequence of the data transfer (dial) procedure. Note that Example 1 provides a clue where the main memory program is involved. Example 2 is concerned strictly with the transfer of data between DCM9110 and automatic calling device. Example 3 complements the first two examples by illustrating the occurrences of the channel request interrupts and how they are handled by the automatic calling CCP.

Individual programs must take into consideration the type of automatic calling unit and its interface. It is suggested that readers also obtain a copy of the Electronic Industries Association (EIA) RS-366 document (refer to the Preface of this manual for the title and date of that publication) for specifications of the signals that have been defined in this DCM9110 appendix.

In the examples, the terms "automatic calling CCP" (present in the DCM9110) and "communications line CCP" (present in the communications line adapter) are used to reference the CCP in question. Abbreviations for the fields in the line register are used. Refer to the list below for appropriate meaning and bit position.

<i>Abbreviation</i>	<i>Meaning</i>	<i>Line Register and Bit Position</i>
ACR	Abandon Call and Retry	Bit 3 of line register 5
COS	Call Originating Status	Bit 0 of line register 5
CRQ	Call Request to Automatic Calling Device	Bit 1 of line register 2
DIP	Dial-in-Progress	Bit 4 of line register 2
DPR	Digit Present	Bit 2 of line register 2
DSR	Data Set Ready	In communications line adapter
DTR	Data Terminal Ready	In communications line adapter
PND	Present Next Digit	Signal of automatic calling device; automatically causes DCM9110 to generate channel request interrupt

Example 1: General Sequence of CCP and MMP Interface

1. Start automatic calling CCP to place call. When all dial digits have been sent, the automatic calling CCP then starts a Data Set Scan (defined in Section 5) to restart itself upon detecting the turn-on of either COS or ACR. The automatic calling CCP finally issues a WAIT.
2. The main memory program sets up CCBs for the associated communications line adapter. It starts the communications line CCP which then turns on DTR (bit 0 of line register 2, typically) of the communications line adapter. After turning on DTR, the communications line CCP starts a Data Set Scan to restart itself upon detecting the turn-on of DSR (Data Set Ready). The communications line CCP finally issues a WAIT.
3. As provided for in step 1, above, the automatic calling CCP is restarted upon detecting the turn-on of COS or ACR. If ACR is on, then the automatic calling CCP interrupts the main memory program, turns off CRQ, and issues a WAIT. If COS is on, and the termination method is by the automatic calling device dropping the CRQ at the end of the call, the automatic calling CCP issues a WAIT. If COS is on and the termination is by the associated communications line adapter dropping DTR at the end of the call, then the automatic calling CCP turns off CRQ and issues a WAIT.
4. As provided for in step 2, above, the associated communications line adapter CCP is restarted upon detecting the turn-on of DSR. Data transfer may now be started by the communications line CCP. Upon completion of the data transfer, the main memory program is interrupted by the communications line CCP. If the termination method is by the first method (automatic calling unit dropping CRQ) the associated communications line CCP must exit by issuing a WAIT and the main memory program must restart the automatic calling CCP to turn off CRQ. If the termination is by the second method (data set dropping DTR), the communications line CCP turns off DTR and exits with a WAIT.

Example 2: Transfer of Each Individual Digit

The transfer of each individual digit involves the following sequence of events:

- | | |
|--|--|
| 1. Automatic calling device (hardware) | Turns on PND |
| 2. DCM9110 (hardware) | Generates channel request interrupt |
| 3. Automatic calling CCP | Outputs digit to line register 1 |
| 4. Automatic calling CCP | Outputs line register 2 with DPR on ¹³ |
| 5. Automatic calling device | Turns off PND |
| 6. DCM9110 | Generates channel request interrupt |
| 7. Automatic calling CCP | Outputs line register 2 with DPR off ¹³ |

... Repeat for each digit. ...

Example 3: CCP and Channel Request Interrupt Sequence

1. Call Initiation
Set CRQ to 1 This signals automatic calling device that a call is to be originated.
Set SIP to 1
2. First Channel Request Interrupt and Every Other Odd-Numbered Channel Request Interrupt (e.g., 1, 3, 5, 7, 9, etc.)
Output Digit This signals the automatic calling device that a digit is available on the output lines.
Set DPR to 1
3. Second Channel Request Interrupt and Every Other Even-Numbered Channel Request Interrupt Except Last (2, 4, 6, 8, 10, etc.)
Set DPR to 0 This completes the handshaking with the automatic calling device for each digit.
4. Last Channel Request Interrupt
Set DPR to 0 Setting DIP to zero prevents the DCM9110 from generating further channel request interrupts.
Set DIP to 0

Status of Automatic Calling Device

Status of the automatic calling device is available in line register 5. The main memory program may read this status at any time via an Input Data Set Status (function code: 1C) command to either MLCP channel containing the DCM9110. Assuming that conditions were such that a call can be placed (Call Originating Status off, Power Indicator on, Data Line Occupied off), an automatic calling CCP can access line register 5 directly as the call proceeds. The Data Set Scan capability of the MLCP can also be used to either start the automatic calling CCP or interrupt the main memory program upon transition of any specific bit in line register 5. This facility may be used to reactivate the automatic calling CCP when Call Originating Status=1 (is on), indicating that the connection to the called station has been made.

Avoiding Possible Race Condition During Call Abort

If Call Request has been turned off prior to Call Originating Status coming on — for example during the abortion of a call attempt — a possible race condition could occur. To prevent this, Data Terminal Ready in the associated communications line adapter should be turned off.

¹³ In order to maintain the connection, CRQ and DIP must be output in the on condition each time an output command to line register 2 is issued.

PHYSICAL INTERFACE TO DATA COMMUNICATIONS EQUIPMENT AND DATA TERMINAL EQUIPMENT

The circuit interface of the Communications-Pac to the automatic calling device is in compliance with EIA RS-366. Data communications equipment using the CCITT V24 (line) and V25 (automatic calling) functional interfaces which are electrically compatible with EIA RS-366 (e.g., CCITT V28) may also attach. The signal interface and connector pin assignments of the Communications-Pac cable at the connector which connects to the automatic calling equipment are defined in Table F-2.

TABLE F-2. AUTOMATIC CALLING EQUIPMENT/DCM9110 INTERFACE SIGNALS

EIA Pin No.	To/From DCE	Function	EIA RS-366	CCITT Equivalent
2	T	Digit Present	DPR	211
3	F	Abandon Call and Retry	ACR	205
4	T	Call Request	CRQ	202
5	F	Present Next Digit	PND	210
6	F	Power Indication	PWI	213
7	—	Signal Ground	AB	201
13	F	Call Origination Status	COS	204 (See Note)
14	T	Digit Lead (LR1 bit 7)	NB1	206
15	T	Digit Lead (LR1 bit 6)	NB2	207
16	T	Digit Lead (LR1 bit 5)	NB4	208
17	T	Digit Lead (LR1 bit 4)	NB8	209
22	F	Data Line Occupied	DLO	203
1	—	Protective Ground	AA	212

LR = Line Register

NOTE: CCITT Circuit 204 (Distant Station Connected) is defined differently but used in a similar manner.

COMPUTER GENERATED INDEX

12/44 LCT BYTES 12/44 AND 13/45-RETURN CHANNEL NUMBER AND INTERRUPT LEVEL. 5-7

13/45-RETURN LCT BYTES 12/44 AND 13/45-RETURN CHANNEL NUMBER AND INTERRUPT LEVEL. 5-7

14/46-DATA LCT BYTE 14/46-DATA SET AND ADAPTER STATUS. 5-7

15/47-MASK LCT BYTE 15/47-MASK FOR DATA SET AND ADAPTER STATUS. 5-9

16/48 LCT BYTES 16/48 AND 17/49-LCT STATUS. 5-10

17/49-LCT LCT BYTES 16/48 AND 17/49-LCT STATUS. 5-10

20-DATA LCT BYTE 20-DATA SET AND ADAPTER CONTROL. 5-12

23 DLCP ATTACHMENT TO LEVEL 6 MODEL 23 BUS. 1-3

2/34-CHARACTER LCT BYTE 2/34-CHARACTER CONFIGURATION. 5-3

301 BELL 301, 303- COMPATIBLE INTERFACE. E-16

303 BELL 301, 303- COMPATIBLE INTERFACE. E-16

3/35 LCT BYTES 3/35 AND 4/36-CYCLIC REDUNDANCY CHECK RESIDUE. 5-4

4/36-CYCLIC LCT BYTES 3/35 AND 4/36-CYCLIC REDUNDANCY CHECK RESIDUE. 5-4

56 CCITT-V35 INTERFACE (INCLUDING BELL DDS AT 56 KBS). E-17

64-BYTE PROGRAMMING FOR EFFECTIVE USE OF THE 64-BYTE BUFFER. E-10

6/38 LCT BYTES 6/38 AND 7/39-CCP POINTER. 5-5

7/39-CCP LCT BYTES 6/38 AND 7/39-CCP POINTER. 5-5

8/40-CHANGE LCT BYTE 8/40-CHANGE CONTROL FOR DATA SET AND ADAPTER STATUS. 5-6

ABNORMAL ABNORMAL CCP TERMINATION. A-17

ABORT AVOIDING POSSIBLE RACE CONDITION DURING CALL ABORT. F-11

ACCESS ACCESS TO LINE REGISTERS. A-2
INABILITY OF ONE LINE TO ACCESS ANOTHER. A-13

ACCESSIBLE CCB AREA ONLY IMPLICITLY ACCESSIBLE. A-13

ACTIVE PROCESSING OF AN ACTIVE CCB. 3-10

ADAPTER ADAPTER SETUP. A-2
DATA TRANSFER RELATED TO ADAPTER TYPE AND OPERATION MODE. 6-7
INTERFACE PROVIDED BY ASYNCHRONOUS LINE ADAPTER (DLCP). C-3
INTERFACE PROVIDED BY SYNCHRONOUS LINE ADAPTER (DLCP). D-3
LCT BYTE 14/46-DATA SET AND ADAPTER STATUS. 5-7
LCT BYTE 15/47-MASK FOR DATA SET AND ADAPTER STATUS. 5-9
LCT BYTE 20-DATA SET AND ADAPTER CONTROL. 5-12
LCT BYTE 8/40-CHANGE CONTROL FOR DATA SET AND ADAPTER STATUS. 5-6
PRIORITIES FOR SERVICING ADAPTER CHANNEL REQUEST INTERRUPTS - DLCP. 1-10
PROCESSOR MONITORING OF DATA SET AND ADAPTER STATUS. 6-3
SAMPLE PROGRAM FOR RECEIVE ON ASYNCHRONOUS LINE ADAPTER (MLCP AND DLCP). C-11

ADAPTERS COMMUNICATIONS-PACS AND ADAPTERS ATTACHABLE TO MLCP/DLCP. B-1
DLCP ADAPTERS. E-2
PROCESSOR CONTROL OF DATA SETS AND LINE ADAPTERS. 6-3

ADDRESS ADDRESSING LIMITS. A-13
CCB ADDRESS FIELD. 3-3
DLCP CHANNEL NUMBER ADDRESSING. 6-2
I/O (OUTPUT CCB ADDRESS AND RANGE) INSTRUCTION. 2-7
MLCP CHANNEL NUMBER ADDRESSING. 6-2
PROCESSOR CHANNEL NUMBER ADDRESSING FROM MAIN MEMORY PROGRAM. 6-1

ALTERNATE TWO-WAY ALTERNATE OPERATION. A-14

AREA

AREA (CONT)
CCB AREA ONLY IMPLICITLY ACCESSIBLE. A-13
PROGRAMMING WORK AREA. 5-14

ASSEMBLY MACRO PREPROCESSOR AND ASSEMBLY OPERATION. 4-5

ASSIGNMENT DCM9110 CHANNEL NUMBER ASSIGNMENTS. F-1
LINE/CHANNEL NUMBER ASSIGNMENT. C-14 D-14 E-15

ASYNCHRONOUS ASYNCHRONOUS LINE COMMUNICATIONS-PACS/ADAPTERS. C-1
CONFIGURABLE SPEEDS FOR ASYNCHRONOUS LINE COMMUNICATIONS-PAC/ADAPTER. C-6
INTERFACE PROVIDED BY ASYNCHRONOUS LINE ADAPTER (DLCP). C-3
INTERFACE PROVIDED BY ASYNCHRONOUS LINE COMMUNICATIONS-PAC (MLCP). C-2
PHYSICAL INTERFACE OF ASYNCHRONOUS LINE COMMUNICATIONS-PAC/ADAPTER. C-15
REGISTERS OF ASYNCHRONOUS LINE COMMUNICATIONS-PAC/ADAPTER. C-4
SAMPLE PROGRAM FOR RECEIVE ON ASYNCHRONOUS LINE ADAPTER (MLCP AND DLCP). C-11

ATTACHABLE COMMUNICATIONS-PAC ATTACHABLE TO MLCP. B-1
COMMUNICATIONS-PACS AND ADAPTERS ATTACHABLE TO MLCP/DLCP. B-1

ATTACHMENT DLCP ATTACHMENT TO LEVEL 6 MODEL 23 BUS. 1-3
MLCP ATTACHMENT TO MEGABUS. 1-2

AVOIDING AVOIDING POSSIBLE RACE CONDITION DURING CALL ABORT. F-11

BACKGROUND BACKGROUND FIRMWARE SCANNING. 1-11

BELL BELL 301, 303- COMPATIBLE INTERFACE. E-16
CCITT-V35 INTERFACE (INCLUDING BELL DDS AT 56 KBS). E-17

BIT MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< CP CODE WORDS - RECEIVE MODE. 4-14
MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< CP CODE WORDS - TRANSMIT MODE. 4-15
STOP BITS. C-13

BLBF BLBT, BLBF INSTRUCTIONS. A-4

BLBT BLBT, BLBF INSTRUCTIONS. A-4

BLCF BLCT, BLCF INSTRUCTIONS. A-5

BLCT BLCT, BLCF INSTRUCTIONS. A-5

BLCKX BLOCK MODE READ. A-17
BLOCK MODE WRITE. 7-4
CCB STATUS FIELD AFTER BLOCK MODE WRITE. 7-6
COMMUNICATIONS CONTROL BLOCKS. 1-12 3-1
CONTROL OF COMMUNICATIONS CONTROL BLOCKS. 2-3
CONTROL OF COMMUNICATIONS DATA BLOCKS. 2-3
FORMAT OF CCB FOR BLOCK MODE WRITE (DLCP). 7-5
FORMAT OF CCB FOR BLOCK MODE WRITE (MLCP). 7-5
FORMAT OF CCB FOR BLOCK MODE WRITE. 7-5
FORMAT OF LOAD CONTROL BLOCK. 7-3
LOAD CONTROL BLOCK. 7-2

BRANCH BRANCH INSTRUCTIONS. 4-16
TIMINGS FOR BRANCH INSTRUCTIONS. 4-11

BRADBAND INTERFACE PROVIDED BY SYNCHRONOUS BROADBAND COMMUNICATIONS-PAC. E-2
REGISTERS OF SYNCHRONOUS BROADBAND COMMUNICATIONS-PAC. E-3
SYNCHRONOUS BROADBAND COMMUNICATIONS-PACS. E-1

BUFFER PRELOADING THE TRANSMIT BUFFER. E-12 E-12
PROGRAMMING FOR EFFECTIVE USE OF THE 64-BYTE BUFFER. E-10

BUS DLCP ATTACHMENT TO LEVEL 6 MODEL 23 BUS. 1-3

BYTE CCB STATUS BYTES. A-16
DLCP CCB STATUS BYTES 1 AND 2. 3-7
I/O (INPUT LCT BYTE) INSTRUCTION. 2-6
I/O (OUTPUT LCT BYTE) INSTRUCTION. 2-10
LAYOUT OF LCT BYTES. 5-14
LCT BYTE 14/46-DATA SET AND ADAPTER STATUS. 5-7
LCT BYTE 15/47-MASK FOR DATA SET AND ADAPTER STATUS. 5-9
LCT BYTE 20-DATA SET AND ADAPTER CONTROL. 5-12
LCT BYTE 2/34-CHARACTER CONFIGURATION. 5-3
LCT BYTE 8/40-CHANGE CONTROL FOR DATA SET AND ADAPTER STATUS. 5-6

COMPUTER GENERATED INDEX

BYTE (CONT)

LCT BYTES 12/44 AND 13/45-RETURN CHANNEL NUMBER AND INTERRUPT LEVEL, 5-7
 LCT BYTES 16/48 AND 17/49-LCT STATUS, 5-10
 LCT BYTES 3/35 AND 4/36-CYCLIC REDUNDANCY CHECK RESIDUE, 5-4
 LCT BYTES 6/38 AND 7/39-CCP POINTER, 5-5
 LCT STATUS BYTES 1 AND 2 (DLCP), 5-11
 LCT STATUS BYTES 1 AND 2 (MLCP), 5-10
 LCT STATUS BYTES, A-15
 MLCP CCB STATUS BYTES 1 AND 2, 3-7
 MLCP LCT BYTES USED BY FIRMWARE, A-17
 SUMMARY OF LINE CONTROL TABLE BYTES, 5-1

CALL

AUTOMATIC CALLING DEVICE CONFIGURATION OPTIONS, F-2
 AVOIDING POSSIBLE RACE CONDITION DURING CALL ABORT, F-11
 CALL TERMINATION, F-9
 DCM9110 COMMUNICATIONS-PAC, AUTOMATIC CALLING FEATURE, F-1
 FORMAT OF MACRC CALLS FOR CCP EXECUTABLE INSTRUCTIONS, 4-10
 FORMAT OF MACRC CALLS FOR CCP GENERATION CONTROL STATEMENTS, 4-5
 STATUS OF AUTOMATIC CALLING DEVICE, F-11
 TIMING SEQUENCE OF CALL PLACEMENT, F-8
 TYPICAL AUTOMATIC CALLING EQUIPMENT/DCM9110/MLCP TIMING SEQUENCE, F-8

CCB

CCB ADDRESS FIELD, 3-3
 CCB AREA ONLY IMPLICITLY ACCESSIBLE, A-13
 CCB COMPLETION CONDITIONS, 3-11
 CCB CONTROL FIELD, 3-5
 CCB DESCRIPTIONS OF A CCB, 3-9
 CCB FORMAT, 3-3
 CCB RANGE FIELD, 3-5
 CCB STATUS BYTES, A-16
 CCB STATUS FIELD AFTER BLOCK MODE WRITE, 7-6
 CCB STATUS FIELD, 3-6
 CCBs AS CAUSE OF CPU INTERRUPTS, A-11
 COMPLETION OF A CCB, 3-10
 DLCP CCB STATUS BYTES 1 AND 2, 3-7
 FORMAT OF A CCB FOR DLCP, 3-4
 FORMAT OF A CCB FOR MLCP, 3-4
 FORMAT OF CCB FOR BLOCK MODE WRITE (DLCP), 7-5
 FORMAT OF CCB FOR BLOCK MODE WRITE (MLCP), 7-5
 FORMAT OF CCB FOR BLOCK MODE WRITE, 7-5
 IO (OUTPUT CCB CONTROL) INSTRUCTION, 2-7
 IO (OUTPUT CCB ADDRESS AND RANGE) INSTRUCTION, 2-7
 IO (INPUT CCB RANGE) INSTRUCTION, 2-5
 IO (INPUT CCB STATUS) INSTRUCTION, 2-5
 IO (INPUT NEXT CCB STATUS) INSTRUCTION, 2-6
 MLCP CCB STATUS BYTES 1 AND 2, 3-7
 PROCESSING OF AN ACTIVE CCB, 3-10
 VALID CCBs, A-9
 WRITING A CCB, 3-9

CCITT_V35

CCITT_V35 INTERFACE (INCLUDING BELL DDS AT 56 KBS), E-17

CCP

ABNORMAL CCP TERMINATION, A-17
 CCP EXECUTABLE INSTRUCTIONS, 4-7 4-8
 CCP GENERATION CONTROL STATEMENTS, 4-5
 CCP INSTRUCTIONS, A-3
 CCP SETUP, 4-1
 CCP STRUCTURE AND COMPONENTS, 4-1
 COMBINATION OF CCP INTERRUPTS AND INTR IN DEBUG, A-12
 DLCP CCP EXECUTION, 4-2
 DLCP REGISTERS AND PROGRAM INDICATORS USED BY CCP, 4-3
 FORMAT OF MACRC CALLS FOR CCP EXECUTABLE INSTRUCTIONS, 4-10
 FORMAT OF MACRC CALLS FOR CCP GENERATION CONTROL STATEMENTS, 4-5
 MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< OP CODE WORDS - RECEIVE MODE, 4-14
 MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< OP CODE WORDS - TRANSMIT MODE, 4-15
 MLCP CCP EXECUTION, 4-2
 MLCP REGISTERS AND PROGRAM INDICATORS USED BY CCP, 4-3
 STARTING CCP, 4-1
 USING CCP GENERATION CONTROL STATEMENTS AND EXECUTABLE INSTRUCTIONS, 4-4

CDB

CCB DESCRIPTIONS OF A CDB, 3-9

CHANGES

DETECTION OF ERRORS AND STATUS CHANGES RELATED TO DATA COMMUNICATIONS EQUIPMENT AND DATA TERMINAL EQUIPMENT, 2-3

CHANNEL

CHANNEL CONTROL PROGRAM, 1-12 4-1
 CHANNEL REQUEST INTERRUPTS, C-9 D-10
 CONTROL OF CHANNEL CONTROL PROGRAMS, 2-3

CHANNEL (CONT)

DCM9110 CHANNEL NUMBER ASSIGNMENTS, F-1
 DLCP CHANNEL NUMBER ADDRESSING, 6-2
 IO (OUTPUT CHANNEL CONTROL) INSTRUCTION, 2-8
 LCT BYTES 12/44 AND 13/45-RETURN CHANNEL NUMBER AND INTERRUPT LEVEL, 5-7
 LINE REGISTER 1 FOR RECEIVE CHANNEL, E-4
 LINE REGISTER 1 FOR TRANSMIT CHANNEL, E-7
 LINE REGISTER 2 FOR RECEIVE CHANNEL, E-5
 LINE REGISTER 2 FOR TRANSMIT CHANNEL, E-8
 LINE REGISTER 4 FOR RECEIVE CHANNEL, E-5
 LINE REGISTER 4 FOR TRANSMIT CHANNEL, E-8
 LINE REGISTER 5 FOR RECEIVE CHANNEL, E-6
 LINE REGISTER 5 FOR TRANSMIT CHANNEL, E-9
 LINE REGISTER 6 FOR RECEIVE CHANNEL, E-7
 LINE REGISTER 6 FOR TRANSMIT CHANNEL, E-10
 LINE REGISTERS FOR RECEIVE CHANNEL, C-5 D-5 E-4
 LINE REGISTERS FOR TRANSMIT CHANNEL, C-7 D-7 E-7
 MLCP CHANNEL NUMBER ADDRESSING, 6-2
 PRIORITIES FOR SERVICING ADAPTER CHANNEL REQUEST INTERRUPTS - DLCP, 1-10
 PRIORITIES FOR SERVING COMMUNICATIONS-PAC CHANNEL REQUEST INTERRUPTS - MLCP, 1-11
 PROCESSOR CHANNEL NUMBER ADDRESSING FROM MAIN MEMORY PROGRAM, 6-1
 SERVICING COMMUNICATIONS-PAC/ADAPTER CHANNEL REQUEST INTERRUPTS, 1-8

CHARACTER

CHARACTER LENGTH, C-13 D-13 E-14
 DIGITAL SIGNAL CHARACTER SET, F-4
 RECEIVE CHARACTER SYNCHRONIZATION, D-11 E-13

CHARACTERS

NEED FOR PAD CHARACTERS, A-13

CHECK

CYCLIC REDUNDANCY CHECK INFORMATION, 6-5
 CYCLIC REDUNDANCY CHECK, C-13 E-14
 LCT BYTES 3/35 AND 4/36-CYCLIC REDUNDANCY CHECK RESIDUE, 5-4
 PROCESSOR CYCLIC REDUNDANCY CHECKING, 6-5
 PROCESSOR PARITY CHECKING AND GENERATION, 6-4

CLEAR

CLEAR TO SEND, C-10 D-12 E-13
 MASTER CLEAR, C-14 D-14 E-15

CLCK

DATA TRANSFER CLOCKS, D-14 E-15
 POSSIBLE SETTINGS FOR DLCP<5 SWITCH-SETTABLE CLOCKS (1 PER LINE), 6-7
 POSSIBLE SETTINGS FOR MLCP<5 FIXED-RATE CLOCK, 6-7

CCDE

MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< CP CODE WORDS - RECEIVE MODE, 4-14
 MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< CP CODE WORDS - TRANSMIT MODE, 4-15
 UNDEFINED FUNCTION CODES, A-12
 UNDEFINED OP CODES, A-12

COMBINATION

COMBINATION OF CCP INTERRUPTS AND INTR IN DEBUG, A-12

COMMUNICATIONS

COMMUNICATIONS CONTROL BLOCKS, 1-12 3-1
 CONTROL OF COMMUNICATIONS CONTROL BLOCKS, 2-3
 CONTROL OF COMMUNICATIONS DATA BLOCKS, 2-3
 DATA TRANSFER RATES FOR PROCESSOR COMMUNICATIONS LINES, 6-6
 DETECTION OF ERRORS AND STATUS CHANGES RELATED TO DATA COMMUNICATIONS EQUIPMENT AND DATA TERMINAL EQUIPMENT, 2-3
 INTRODUCTION TO LEVEL 6 COMMUNICATIONS, 1-1
 PHYSICAL INTERFACE TO DATA COMMUNICATIONS EQUIPMENT AND DATA TERMINAL EQUIPMENT, C-14 D-15 E-15 F-12

COMMUNICATIONS-PAC

COMMUNICATIONS-PAC ATTACHABLE TO MLCP, B-1
 DCM9110 COMMUNICATIONS-PAC, AUTOMATIC CALLING FEATURE, F-1
 INTERFACE PROVIDED BY ASYNCHRONOUS LINE COMMUNICATIONS-PAC (MLCP), C-2
 INTERFACE PROVIDED BY SYNCHRONOUS BROADBAND COMMUNICATIONS-PAC, E-2
 INTERFACE PROVIDED BY SYNCHRONOUS LINE COMMUNICATIONS-PAC (MLCP), D-2
 PRIORITIES FOR SERVING COMMUNICATIONS-PAC CHANNEL REQUEST INTERRUPTS - MLCP, 1-11
 REGISTERS OF SYNCHRONOUS BROADBAND COMMUNICATIONS-PAC, E-3

COMMUNICATIONS-PAC/ADAPTER

CONFIGURABLE SPEEDS FOR ASYNCHRONOUS LINE COMMUNICATIONS-PAC/ADAPTER, C-6
 PHYSICAL INTERFACE OF ASYNCHRONOUS LINE COMMUNICATIONS-PAC/ADAPTER, C-15
 PHYSICAL INTERFACE OF SYNCHRONOUS LINE COMMUNICATIONS-PAC/ADAPTER, D-15
 REGISTERS OF ASYNCHRONOUS LINE COMMUNICATIONS-PAC/ADAPTER, C-4

COMPUTER GENERATED INDEX

COMMUNICATIONS-PAC/ADAPTER (CONT)
 REGISTERS OF SYNCHRONOUS LINE COMMUNICATIONS-PAC/ADAPTER. D-4
 SERVICING COMMUNICATIONS-PAC/ADAPTER CHANNEL REQUEST INTERRUPTS. 1-8
 COMMUNICATIONS-PACS
 COMMUNICATIONS-PACS AND ADAPTERS ATTACHABLE TO MLCP/DLCP. B-1
 SYNCHRONOUS BROADBAND COMMUNICATIONS-PACS. E-1
 COMMUNICATIONS-PACS/ADAPTERS
 ASYNCHRONOUS LINE COMMUNICATIONS-PACS/ADAPTERS. C-1
 SYNCHRONOUS LINE COMMUNICATIONS-PACS/ADAPTERS. D-1
 COMPATIBLE
 BELL 301, 303- COMPATIBLE INTERFACE. E-16
 COMPONENTS
 CCP STRUCTURE AND COMPONENTS. 4-1
 CONDITION
 AVOIDING POSSIBLE RACE CONDITION DURING CALL ABORT. F-11
 CCB COMPLETION CONDITIONS. 3-11
 CONDITIONS UNDER WHICH PROCESSOR WILL ISSUE A NAK. A-15
 CONFIGURABLE
 CONFIGURABLE SPEEDS FOR ASYNCHRONOUS LINE COMMUNICATIONS-PAC/ADAPTER. C-6
 CONFIGURATION
 AUTOMATIC CALLING DEVICE CONFIGURATION OPTIONS. F-2
 CONFIGURATION INFORMATION. F-1
 DCM9110 CONFIGURATION. F-1
 LCT BYTE 2/34-CHARACTER CONFIGURATION. 5-3
 CONSIDERATIONS
 PROGRAMMING CONSIDERATIONS. C-9 D-9 E-10 F-8
 CONTROL
 CCB CONTROL FIELD. 3-5
 CCP GENERATION CONTROL STATEMENTS. 4-5
 CHANNEL CONTROL PROGRAM. 1-12 4-1
 COMMUNICATIONS CONTROL BLOCKS. 1-12 3-1
 CONTROL OF CHANNEL CONTROL PROGRAMS. 2-3
 CONTROL OF COMMUNICATIONS CONTROL BLOCKS. 2-3
 CONTROL OF COMMUNICATIONS DATA BLOCKS. 2-3
 FORMAT OF LOAD CONTROL BLOCK. 7-3
 FORMAT OF MACRO CALLS FOR CCP GENERATION CONTROL STATEMENTS. 4-5
 IO (OUTPUT CCB CONTROL) INSTRUCTION. 2-7
 IO(OUTPUT CHANNEL CONTROL) INSTRUCTION. 2-8
 IO(OUTPUT INTERRUPT CONTROL) INSTRUCTION. 2-10
 IO(OUTPUT MLCP/DLCP CONTROL) INSTRUCTION. 2-11
 LCT BYTE 20- DATA SET AND ADAPTER CONTROL. 5-12
 LCT BYTE 8/40-CHANGE CONTROL FOR DATA SET AND ADAPTER STATUS. 5-6
 LINE CONTROL TABLES. 1-13 5-1
 LINE REGISTER 2 - OUTPUT CONTROL. F-4
 LINE REGISTER 2 OUTPUT CONTROL. F-4
 LOAD CONTROL BLOCK. 7-2
 PROCESSOR CONTROL OF DATA SETS AND LINE ADAPTERS. 6-3
 SUMMARY OF LINE CONTROL TABLE BYTES. 5-1
 USING CCP GENERATION CONTROL STATEMENTS AND EXECUTABLE INSTRUCTIONS. 4-4
 CPU
 CCBS AS CAUSE OF CPU INTERRUPTS. A-11
 CPU INTERRUPTS. A-11
 DATA SET SCAN AS SOURCE OF CPU INTERRUPTS. A-11
 CYCLIC
 CYCLIC REDUNDANCY CHECK INFORMATION. 6-5
 CYCLIC REDUNDANCY CHECK. C-13 E-14
 PROCESSOR CYCLIC REDUNDANCY CHECKING. 6-5
 DATA
 CONTROL OF COMMUNICATIONS DATA BLOCKS. 2-3
 DATA SET SCAN AS SOURCE OF CPU INTERRUPTS. A-11
 DATA SET SCAN. A-10
 DATA STATEMENT. 4-7
 DATA TRANSFER CLOCKS. D-14 E-15
 DATA TRANSFER RATES FOR PROCESSOR COMMUNICATIONS LINES. 6-6
 DATA TRANSFER RELATED TO ADAPTER TYPE AND OPERATION MODE. 6-7
 DATA TRANSFERS: RECEIVE. E-11
 DATA TRANSFERS: TRANSMIT. E-11
 DATA TRANSFERS. C-9 D-9 F-9
 DETECTION OF ERRORS AND STATUS CHANGES RELATED TO DATA COMMUNICATIONS EQUIPMENT AND DATA TERMINAL EQUIPMENT. 2-3
 IO(INPUT DATA SET STATUS) INSTRUCTION. 2-5
 LCT BYTE 15/47-MASK FOR DATA SET AND ADAPTER STATUS. 5-9
 LCT BYTE 8/40-CHANGE CONTROL FOR DATA SET AND ADAPTER STATUS. 5-6
 LINE REGISTER 1 INPUT DATA. F-4
 LINE REGISTER 1 - INPUT DATA. F-4
 LINE REGISTER 1 - OUTPUT DATA. F-3
 LINE REGISTER 1 OUTPUT DATA. F-3
 PHYSICAL INTERFACE TO DATA COMMUNICATIONS EQUIPMENT AND DATA TERMINAL EQUIPMENT. C-14 D-15 E-15 F-12

DATA (CONT)
 PROCESSOR CONTROL OF DATA SETS AND LINE ADAPTERS. 6-3
 PROCESSOR MONITORING OF DATA SET AND ADAPTER STATUS. 6-3
 RECEIVING DATA. 1-15
 SETTING UP THE PROCESSOR-RECEIVING AND TRANSMITTING DATA. 1-13
 TRANSMITTING DATA. 1-16
 DCM9110
 DCM9110 CHANNEL NUMBER ASSIGNMENTS. F-1
 DCM9110 COMMUNICATIONS-PAC, AUTOMATIC CALLING FEATURE. F-1
 DCM9110 CONFIGURATION. F-1
 DCM9110 ENVIRONMENT. F-1
 DDS
 CCITT-V35 INTERFACE (INCLUDING BELL DDS AT 56 KBS). E-17
 DEBUG
 COMBINATION OF CCP INTERRUPTS AND INTR IN DEBUG. A-12
 DEFERRED
 DEFERRED INTERRUPT QUEUE. A-12
 DELIMITING
 MESSAGE DELIMITING. 1-3
 DESCRIPTION
 CCB DESCRIPTIONS OF A CDB. 3-9
 DETAILED DESCRIPTION OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS RELATED TO PROCESSOR. 2-4
 DETECTION
 DETECTION OF ERRORS AND STATUS CHANGES RELATED TO DATA COMMUNICATIONS EQUIPMENT AND DATA TERMINAL EQUIPMENT. 2-3
 DEVELOPMENT
 PROGRAM DEVELOPMENT TOOLS. 4-4
 DEVICE
 AUTOMATIC CALLING DEVICE CONFIGURATION OPTIONS. F-2
 DEVICE IDENTIFICATION NUMBER. C-14 D-14 E-15 F-2
 IO(INPUT DEVICE IDENTIFICATION NUMBER) INSTRUCTION. 2-5
 STATUS OF AUTOMATIC CALLING DEVICE. F-11
 DIGITAL
 DIGITAL SIGNAL CHARACTER SET. F-4
 DIRECT
 DIRECT CONNECT. D-10 E-12
 DISPLACEMENT
 LONG DISPLACEMENT INSTRUCTION. 4-19
 SHORT DISPLACEMENT INSTRUCTIONS. 4-16
 DLCP
 DLCP ADAPTERS. B-2
 DLCP ATTACHMENT TO LEVEL 6 MODEL 23 BUS. 1-3
 DLCP CCB STATUS BYTES 1 AND 2. 3-7
 DLCP CCP EXECUTION. 4-2
 DLCP CHANNEL NUMBER ADDRESSING. 6-2
 DLCP MEMORY MAP. 1-5
 DLCP REGISTERS AND PROGRAM INDICATORS USED BY CCP. 4-3
 DLCP. 1-1 3-5 3-9
 FORMAT OF A CCB FOR DLCP. 3-4
 FORMAT OF CCB FOR BLOCK MODE WRITE (DLCP). 7-5
 INTERFACE PROVIDED BY ASYNCHRONOUS LINE ADAPTER (DLCP). C-3
 INTERFACE PROVIDED BY SYNCHRONOUS LINE ADAPTER (DLCP). D-3
 LCT STATUS BYTES 1 AND 2 (DLCP). 5-11
 PRIORITIES FOR SERVICING ADAPTER CHANNEL REQUEST INTERRUPTS - DLCP. 1-10
 SAMPLE PROGRAM FOR RECEIVE ON ASYNCHRONOUS LINE ADAPTER (MLCP AND DLCP). C-11
 SAMPLE PROGRAM SHOWING STARTUP WITHOUT CAUSING UNDERRUN ERROR (MLCP AND DLCP). D-13
 DLCP<5
 POSSIBLE SETTINGS FOR DLCP<5 SWITCH-SETTABLE CLOCKS (1 PER LINE). 6-7
 DCLELE
 DOUBLE OPERAND INSTRUCTIONS. 4-20
 TIMINGS FOR DOUBLE OPERAND INSTRUCTIONS. 4-11
 EFFECTIVE
 PROGRAMMING FOR EFFECTIVE USE OF THE 64-BYTE BUFFER. E-10
 ENVIRONMENT
 DCM9110 ENVIRONMENT. F-1
 EQUIPMENT
 DETECTION OF ERRORS AND STATUS CHANGES RELATED TO DATA COMMUNICATIONS EQUIPMENT AND DATA TERMINAL EQUIPMENT. 2-3
 PHYSICAL INTERFACE TO DATA COMMUNICATIONS EQUIPMENT AND DATA TERMINAL EQUIPMENT. C-14 D-15 E-15 F-12
 EQUIPMENT/DCM9110/MLCP
 TYPICAL AUTOMATIC CALLING EQUIPMENT/DCM9110/MLCP TIMING SEQUENCE. F-8
 ERROR
 DETECTION OF ERRORS AND STATUS CHANGES RELATED TO DATA COMMUNICATIONS EQUIPMENT AND DATA TERMINAL EQUIPMENT. 2-3
 ERROR HANDLING. A-15

ERROR (CONT)
 FRAMING ERROR, C-13
 SAMPLE PROGRAM SHCING STARTUP WITHOUT CAUSING UNDERRUN ERROR (MLCP AND DLCP), D-13

EXAMPLE
 SUMMARY, EXAMPLES, F-9
 TABLE LOOK-UP INSTRUCTION PROGRAMMING EXAMPLE, A-5

EXECUTABLE
 CCP EXECUTABLE INSTRUCTIONS, 4-7 4-8
 FORMAT OF MACRC CALLS FOR CCP EXECUTABLE INSTRUCTIONS, 4-10
 MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< OP CODE WORDS - RECEIVE MODE, 4-14
 MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< OP CODE WORDS - TRANSMIT MODE, 4-15
 USING CCP GENERATION CONTROL STATEMENTS AND EXECUTABLE INSTRUCTIONS, 4-4

EXECUTION
 DLCP CCP EXECUTION, 4-2
 MLCP CCP EXECUTION, 4-2

EXTENDED
 IO(INPUT EXTENDED IDENTIFICATION NUMBER)INSTRUCTION, 2-6

FEATURE
 DCM9110 COMMUNICATIONS-PAC, AUTOMATIC CALLING FEATURE, F-1
 PROGRAMMING GUIDELINES FOR SELECTED MLCP/DLCP FEATURES, A-1
 SUMMARY OF MAJCR FEATURES, 1-8

FIELD
 CCB ADDRESS FIELD, 3-3
 CCB CONTROL FIELD, 3-5
 CCB RANGE FIELD, 3-5
 CCB STATUS FIELD AFTER BLOCK MODE WRITE, 7-6
 CCB STATUS FIELD, 3-6

FIRMWARE
 BACKGROUND FIRMWARE SCANNING, 1-11
 MLCP LCT BYTES USED BY FIRMWARE, A-17

FIXED-RATE
 POSSIBLE SETTINGS FOR MLCP<S FIXED-RATE CLOCK, 6-7

FORBIDDEN
 FORBIDDEN OPERATIONS, A-12

FORMAT
 CCB FORMAT, 3-3
 FORMAT 1, 4-20
 FORMAT 2, 4-21
 FORMAT 3, 4-23
 FORMAT OF A CCB FCR DLCP, 3-4
 FORMAT OF A CCB FCR MLCP, 3-4
 FORMAT OF CCB FCR BLOCK MODE WRITE (DLCP), 7-5
 FORMAT OF CCB FCR BLOCK MODE WRITE (MLCP), 7-5
 FORMAT OF CCB FCR BLOCK MODE WRITE, 7-5
 FORMAT OF LOAD CONTROL BLOCK, 7-3
 FORMAT OF MACRC CALLS FOR CCP EXECUTABLE INSTRUCTIONS, 4-10
 FORMAT OF MACRC CALLS FOR CCP GENERATION CONTROL STATEMENTS, 4-5
 INTERNAL FORMATS, 4-5

FRAMING
 FRAMING ERROR, C-13

FUNCTION
 UNDEFINED FUNCTION CODES, A-12

GENERATION
 CCP GENERATION CONTROL STATEMENTS, 4-5
 FORMAT OF MACRC CALLS FOR CCP GENERATION CONTROL STATEMENTS, 4-5
 PROCESSOR PARITY CHECKING AND GENERATION, 6-4
 USING CCP GENERATION CONTROL STATEMENTS AND EXECUTABLE INSTRUCTIONS, 4-4

GENERIC
 GENERIC INSTRUCTIONS, 4-27

GUIDELINES
 PROGRAMMING GUIDELINES FOR SELECTED MLCP/DLCP FEATURES, A-1

HARDWARE
 HARDWARE OVERVIEW, 1-1
 HARDWARE SUMMARY, 1-9

IDENTIFICATION
 DEVICE IDENTIFICATION NUMBER, C-14 D-14 E-15 F-2
 IO(INPUT DEVICE IDENTIFICATION NUMBER)INSTRUCTION, 2-5
 IO(INPUT EXTENDED IDENTIFICATION NUMBER)INSTRUCTION, 2-6

IMPLICITLY
 CCB AREA ONLY IMPLICITLY ACCESSIBLE, A-13

INABILITY
 INABILITY OF ONE LINE TO ACCESS ANOTHER, A-13

INDICATORS
 DLCP REGISTERS AND PROGRAM INDICATORS USED BY CCP, 4-3
 MLCP REGISTERS AND PROGRAM INDICATORS USED BY CCP, 4-3

INFORMATION
 CONFIGURATION INFCRMATION, F-1
 CYCLIC REDUNDANCY CHECK INFCRMATION, 6-5

INITIALIZATION
 INITIALIZATION, A-1

INITIALIZE
 SOFT INITIALIZE, 2-11

INPLT
 LINE REGISTER 1 INPUT DATA, F-4
 LINE REGISTER 1 - INPUT DATA, F-4
 LINE REGISTER 5 INPUT STATUS ONE, F-6
 LINE REGISTER 5 - INPUT STATUS ONE, F-6
 LINE REGISTER 7 - INPUT STATUS 2, F-7
 LINE REGISTER 7 - INPUT STATUS TWO, F-7

INPUT/OUTPUT
 DETAILED DESCRIPTION OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS RELATED TO PROCESSOR, 2-4
 INPUT/OUTPUT INSTRUCTIONS, 4-24
 SERVICING MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS, 1-8
 SUMMARY OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS RELATED TO PROCESSOR, 2-1 2-1
 TIMINGS FOR INPUT/OUTPUT INSTRUCTIONS, 4-12

INSTRUCTION
 BLBT, BLBF INSTRUCTIONS, A-4
 BLCT, BLCF INSTRUCTIONS, A-5
 BRANCH INSTRUCTIONS, 4-16
 CCP EXECUTABLE INSTRUCTIONS, 4-7 4-8
 CCP INSTRUCTIONS, A-3
 DETAILED DESCRIPTION OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS RELATED TO PROCESSOR, 2-4
 DOUBLE OPERAND INSTRUCTIONS, 4-20
 FORMAT OF MACRO CALLS FOR CCP EXECUTABLE INSTRUCTIONS, 4-10
 GENERIC INSTRUCTIONS, 4-27
 IN LRI INSTRUCTION, A-4
 INPUT/OUTPUT INSTRUCTIONS, 4-24
 INTR INSTRUCTION (MLCP ONLY), A-5
 IO (OUTPUT CCB CONTROL)INSTRUCTION, 2-7
 IOLD(OUTPUT CCB ADDRESS AND RANGE)INSTRUCTION, 2-7
 IO(INPUT CCB RANGE)INSTRUCTION, 2-5
 IO(INPUT CCB STATUS)INSTRUCTION, 2-5
 IO(INPUT DATA SET STATUS)INSTRUCTION, 2-5
 IO(INPUT DEVICE IDENTIFICATION NUMBER)INSTRUCTION, 2-5
 IO(INPUT EXTENDED IDENTIFICATION NUMBER)INSTRUCTION, 2-6
 IO(INPUT LCT BYTE)INSTRUCTION, 2-6
 IO(INPUT NEXT CCB STATUS)INSTRUCTION, 2-6
 IO(OUTPUT CHANNEL CONTROL)INSTRUCTION, 2-8
 IO(OUTPUT INTERRUPT CONTROL)INSTRUCTION, 2-10
 IO(OUTPUT LCT BYTE)INSTRUCTION, 2-10
 IO(OUTPUT MLCP/DLCP CONTROL)INSTRUCTION, 2-11
 LD INSTRUCTION, A-4
 LONG DISPLACEMENT INSTRUCTION, 4-19
 OUT LRI INSTRUCTION, A-3
 RECV INSTRUCTION, A-3
 SEND INSTRUCTION, A-3
 SEND/RECEIVE INSTRUCTIONS, 4-25
 SERVICING MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS, 1-8
 SFS INSTRUCTION, A-4
 SHORT DISPLACEMENT INSTRUCTIONS, 4-16
 SUMMARY OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS RELATED TO PROCESSOR, 2-1 2-1
 TABLE LOOK-UP INSTRUCTION PROGRAMMING EXAMPLE, A-5
 TIMINGS FOR BRANCH INSTRUCTIONS, 4-11
 TIMINGS FOR DOUBLE OPERAND INSTRUCTIONS, 4-11
 TIMINGS FOR INPUT/OUTPUT INSTRUCTIONS, 4-12
 TIMINGS FOR SEND/RECEIVE INSTRUCTIONS, 4-13
 USING CCP GENERATION CONTROL STATEMENTS AND EXECUTABLE INSTRUCTIONS, 4-4
 WAIT INSTRUCTION, A-4

INSTRUCTIONS<
 MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< CP CODE WORDS - RECEIVE MODE, 4-14
 MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< CP CODE WORDS - TRANSMIT MODE, 4-15

INTERFACE
 BELL 301, 303- COMPATIBLE INTERFACE, E-16
 CCITT-V35 INTERFACE (INCLUDING BELL DDS AT 56 KBS), E-17
 INTERFACE PROVIDED BY ASYNCHRONOUS LINE ADAPTER (DLCP), C-3
 INTERFACE PROVIDED BY ASYNCHRONOUS LINE COMMUNICATIONS-PAC (MLCP), C-2
 INTERFACE PROVIDED BY SYNCHRONOUS BROADBAND COMMUNICATIONS-PAC, E-2
 INTERFACE PROVIDED BY SYNCHRONOUS LINE ADAPTER (DLCP), D-3
 INTERFACE PROVIDED BY SYNCHRONOUS LINE COMMUNICATIONS-PAC (MLCP), D-2
 PHYSICAL INTERFACE OF ASYNCHRONOUS LINE COMMUNICATIONS-PAC/ADAPTER, C-15
 PHYSICAL INTERFACE OF SYNCHRONOUS LINE COMMUNICATIONS-PAC/ADAPTER, D-15

INTERFACE (CONT)
 PHYSICAL INTERFACE TO DATA COMMUNICATIONS EQUIPMENT AND DATA TERMINAL EQUIPMENT, C-14 D-15 E-15 F-12
 PROCESSOR INTERFACES, 6-1

INTERNAL
 INTERNAL FORMATS, 4-5

INTERRUPT
 CCBS AS CAUSE OF CPU INTERRUPTS, A-11
 CHANNEL REQUEST INTERRUPTS, C-9 D-10
 COMBINATION OF CCP INTERRUPTS AND INTR IN DEBUG, A-12
 CPU INTERRUPTS, A-11
 DATA SET SCAN AS SOURCE OF CPU INTERRUPTS, A-11
 DEFERRED INTERRUPT QUEUE, A-12
 IO(OUTPUT INTERRUPT CONTROL) INSTRUCTION, 2-10
 LCT BYTES 12/44 AND 13/45-RETURN CHANNEL NUMBER AND INTERRUPT LEVEL, 5-7
 PRIORITIES FOR SERVICING ADAPTER CHANNEL REQUEST INTERRUPTS - DLCP, 1-10
 PRIORITIES FOR SERVICING COMMUNICATIONS-PAC CHANNEL REQUEST INTERRUPTS - MLCP, 1-11
 PROCESSOR INTERRUPTS TO MAIN MEMORY PROGRAM, 6-1
 SERVICING COMMUNICATIONS-PAC/ADAPTER CHANNEL REQUEST INTERRUPTS, 1-8

INTR
 COMBINATION OF CCP INTERRUPTS AND INTR IN DEBUG, A-12
 INTR INSTRUCTION (MLCP ONLY), A-5

INTRODUCTION
 INTRODUCTION TO LEVEL 6 COMMUNICATIONS, 1-1

IO
 IO (OUTPUT CCB CONTROL) INSTRUCTION, 2-7

IOINPUT
 IO(INPUT CCB RANGE) INSTRUCTION, 2-5
 IO(INPUT CCB STATUS) INSTRUCTION, 2-5
 IO(INPUT DATA SET STATUS) INSTRUCTION, 2-5
 IO(INPUT DEVICE IDENTIFICATION NUMBER) INSTRUCTION, 2-5
 IO(INPUT EXTENDED IDENTIFICATION NUMBER) INSTRUCTION, 2-6
 IO(INPUT LCT BYTE) INSTRUCTION, 2-6
 IO(INPUT NEXT CCB STATUS) INSTRUCTION, 2-6

IOOUTPUT
 IO(OUTPUT CCB ADDRESS AND RANGE) INSTRUCTION, 2-7

IOOUTPUT
 IO(OUTPUT CHANNEL CONTROL) INSTRUCTION, 2-8
 IO(OUTPUT INTERRUPT CONTROL) INSTRUCTION, 2-10
 IO(OUTPUT LCT BYTE) INSTRUCTION, 2-10
 IO(OUTPUT MLCP/DLCP CONTROL) INSTRUCTION, 2-11

ISSUE
 CONDITIONS UNDER WHICH PROCESSOR WILL ISSUE A NAK, A-15

KBS
 CCITT_V35 INTERFACE (INCLUDING BELL DDS AT 56 KBS), E-17

LAYOUT
 LAYOUT OF LCT BYTES, 5-14
 LCT LAYOUT, 5-16
 RAM LAYOUT, 1-3

LCT
 IO(INPUT LCT BYTE) INSTRUCTION, 2-6
 IO(OUTPUT LCT BYTE) INSTRUCTION, 2-10
 LAYOUT OF LCT BYTES, 5-14
 LCT BYTE 14/46-DATA SET AND ADAPTER STATUS, 5-7
 LCT BYTE 15/47-MASK FOR DATA SET AND ADAPTER STATUS, 5-9
 LCT BYTE 20-DATA SET AND ADAPTER CONTROL, 5-12
 LCT BYTE 2/34-CHARACTER CONFIGURATION, 5-3
 LCT BYTE 8/40-CHANGE CONTROL FOR DATA SET AND ADAPTER STATUS, 5-6
 LCT BYTES 12/44 AND 13/45-RETURN CHANNEL NUMBER AND INTERRUPT LEVEL, 5-7
 LCT BYTES 16/48 AND 17/49-LCT STATUS, 5-10
 LCT BYTES 3/35 AND 4/36-CYCLIC REDUNDANCY CHECK RESIDUE, 5-4
 LCT BYTES 6/38 AND 7/39-CCP POINTER, 5-5
 LCT LAYOUT, 5-16
 LCT STATUS BYTES 1 AND 2 (DLCP), 5-11
 LCT STATUS BYTES 1 AND 2 (MLCP), 5-10
 LCT STATUS BYTES, A-15
 MLCP LCT BYTES USED BY FIRMWARE, A-17
 MLCP LCT LOCATIONS, A-19
 MLCP LCT WORKSHEET, A-22

LD
 LD INSTRUCTION, A-4

LENGTH
 CHARACTER LENGTH, C-13 D-13 E-14

LEVEL
 DLCP ATTACHMENT TO LEVEL 6 MODEL 23 BUS, 1-3
 INTRODUCTION TO LEVEL 6 COMMUNICATIONS, 1-1
 LCT BYTES 12/44 AND 13/45-RETURN CHANNEL NUMBER AND INTERRUPT LEVEL, 5-7

LIMITS
 ADDRESSING LIMITS, A-13

LINE
 ACCESS TO LINE REGISTERS, A-2

LINE (CONT)
 ASYNCHRONOUS LINE COMMUNICATIONS-PACS/ADAPTERS, C-1
 CONFIGURABLE SPEEDS FOR ASYNCHRONOUS LINE COMMUNICATIONS-PAC/ADAPTER, C-6
 INABILITY OF ONE LINE TO ACCESS ANOTHER, A-13
 INTERFACE PROVIDED BY ASYNCHRONOUS LINE ADAPTER (DLCP), C-3
 INTERFACE PROVIDED BY ASYNCHRONOUS LINE COMMUNICATIONS-PAC (MLCP), C-2
 INTERFACE PROVIDED BY SYNCHRONOUS LINE ADAPTER (DLCP), D-3
 INTERFACE PROVIDED BY SYNCHRONOUS LINE COMMUNICATIONS-PAC (MLCP), D-2
 LINE CONTROL TABLES, 1-13 5-1
 LINE REGISTER 1 FOR RECEIVE CHANNEL, E-4
 LINE REGISTER 1 FOR TRANSMIT CHANNEL, E-7
 LINE REGISTER 1 INPUT DATA, F-4
 LINE REGISTER 1 - INPUT DATA, F-4
 LINE REGISTER 1 - OUTPUT DATA, F-3
 LINE REGISTER 1 OUTPUT DATA, F-3
 LINE REGISTER 2 FOR RECEIVE CHANNEL, E-5
 LINE REGISTER 2 FOR TRANSMIT CHANNEL, E-8
 LINE REGISTER 2 - OUTPUT CONTROL, F-4
 LINE REGISTER 2 OUTPUT CONTROL, F-4
 LINE REGISTER 4 FOR RECEIVE CHANNEL, E-5
 LINE REGISTER 4 FOR TRANSMIT CHANNEL, E-8
 LINE REGISTER 5 FOR RECEIVE CHANNEL, E-6
 LINE REGISTER 5 FOR TRANSMIT CHANNEL, E-9
 LINE REGISTER 5 INPUT STATUS ONE, F-6
 LINE REGISTER 5 - INPUT STATUS ONE, F-6
 LINE REGISTER 6 FOR RECEIVE CHANNEL, E-7
 LINE REGISTER 6 FOR TRANSMIT CHANNEL, E-10
 LINE REGISTER 7 - INPUT STATUS TWO, F-7
 LINE REGISTER 7 - INPUT STATUS TWO, F-7
 LINE REGISTERS FOR RECEIVE CHANNEL, C-5 D-5 E-4
 LINE REGISTERS FOR TRANSMIT CHANNEL, C-7 D-7 E-7
 LINE REGISTERS, C-1 D-1 E-1 F-3
 LINE SPEED, C-10
 PHYSICAL INTERFACE OF ASYNCHRONOUS LINE COMMUNICATIONS-PAC/ADAPTER, C-15
 PHYSICAL INTERFACE OF SYNCHRONOUS LINE COMMUNICATIONS-PAC/ADAPTER, D-15
 POSSIBLE SETTINGS FOR DLCP<5 SWITCH-SETTABLE CLOCKS (1 PER LINE), 6-7
 PROCESSOR CONTROL OF DATA SETS AND LINE ADAPTERS, 6-3
 REGISTERS OF ASYNCHRONOUS LINE COMMUNICATIONS-PAC/ADAPTER, C-4
 REGISTERS OF SYNCHRONOUS LINE COMMUNICATIONS-PAC/ADAPTER, D-4
 SAMPLE PROGRAM FOR RECEIVE ON ASYNCHRONOUS LINE ADAPTER (MLCP AND DLCP), C-11
 SUMMARY OF LINE CONTROL TABLE BYTES, 5-1
 SYNCHRONOUS LINE COMMUNICATIONS-PACS/ADAPTERS, D-1

LINE/CHANNEL
 LINE/CHANNEL NUMBER ASSIGNMENT, C-14 D-14 E-15

LINES
 DATA TRANSFER RATES FOR PROCESSOR COMMUNICATIONS LINES, 6-6

LOAD
 FORMAT OF LOAD CONTROL BLOCK, 7-3
 LOAD CONTROL BLOCK, 7-2
 MLCP LOADER, 4-5 7-1
 PROGRAM PREPARATION AND LOADING, 7-1

LOC
 LOC STATEMENT, 4-6

LOCATIONS
 MLCP LCT LOCATIONS, A-19

LOOK-UP
 SAMPLE TABLE LOOK-UP PROGRAM (MLCP ONLY), A-7
 TABLE LOOK-UP INSTRUCTION PROGRAMMING EXAMPLE, A-5

LOOP
 RECEIVE LOOP, E-12
 TRANSMIT LOOP, E-11

LOOP-BACK
 LOOP-BACK TEST, C-10 D-11 E-13

LR1
 IN LR1 INSTRUCTION, A-4
 OUT LR1 INSTRUCTION, A-3

MACRO
 FORMAT OF MACRO CALLS FOR CCP EXECUTABLE INSTRUCTIONS, 4-10
 FORMAT OF MACRO CALLS FOR CCP GENERATION CONTROL STATEMENTS, 4-5
 MACRO PREPROCESSOR AND ASSEMBLY OPERATION, 4-5

MAIN
 DETAILED DESCRIPTION OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS RELATED TO PROCESSOR, 2-4
 MAIN MEMORY PROGRAM, 1-12 2-1
 PROCESSOR CHANNEL NUMBER ADDRESSING FROM MAIN MEMORY PROGRAM, 6-1
 PROCESSOR INTERRUPTS TO MAIN MEMORY PROGRAM, 6-1
 SERVICING MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS,

COMPUTER GENERATED INDEX

MAIN (CONT)

1-8
SUMMARY OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS RELATED TO PROCESSOR, 2-1 2-1

MAJOR
SUMMARY OF MAJOR FEATURES, 1-8

MAP
DLCP MEMORY MAP, 1-5
MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< OP CODE WORDS - RECEIVE MODE, 4-14
MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< OP CODE WORDS - TRANSMIT MODE, 4-15
MLCP MEMORY MAP, 1-4

MASTER
MASTER CLEAR, C-14 D-14 E-15

MEGABUS
MLCP ATTACHMENT TO MEGABUS, 1-2

MEMORY
DETAILED DESCRIPTION OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS RELATED TO PROCESSOR, 2-4
DLCP MEMORY MAP, 1-5
MAIN MEMORY PROGRAM, 1-12 2-1
MLCP MEMORY MAP, 1-4
PROCESSOR CHANNEL NUMBER ADDRESSING FROM MAIN MEMORY PROGRAM, 6-1
PROCESSOR INTERRUPTS TO MAIN MEMORY PROGRAM, 6-1
SERVICING MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS, 1-8
SUMMARY OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS RELATED TO PROCESSOR, 2-1 2-1
UNPROTECTED MLCP/DLCP MEMORY, A-12

MESSAGE
MESSAGE DELIMITING, 1-3

MLCP
COMMUNICATIONS_PAC ATTACHABLE TO MLCP, B-1
FORMAT OF A CCB FOR MLCP, 3-4
FORMAT OF CCB FOR BLOCK MODE WRITE (MLCP), 7-5
INTERFACE PROVIDED BY ASYNCHRONOUS LINE COMMUNICATIONS_PAC (MLCP), C-2
INTERFACE PROVIDED BY SYNCHRONOUS LINE COMMUNICATIONS_PAC (MLCP), D-2
INTR INSTRUCTION (MLCP ONLY), A-5
LCT STATUS BYTES 1 AND 2 (MLCP), 5-10
MLCP ATTACHMENT TO MEGABUS, 1-2
MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< OP CODE WORDS - RECEIVE MODE, 4-14
MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< OP CODE WORDS - TRANSMIT MODE, 4-15
MLCP CCB STATUS BYTES 1 AND 2, 3-7
MLCP CCP EXECUTION, 4-2
MLCP CHANNEL NUMBER ADDRESSING, 6-2
MLCP LCT BYTES USED BY FIRMWARE, A-17
MLCP LCT LOCATIONS, A-19
MLCP LCT WORKSHEET, A-22
MLCP LOADER, 4-5 7-1
MLCP MEMORY MAP, 1-4
MLCP REGISTERS AND PROGRAM INDICATORS USED BY CCP, 4-3
MLCP, 1-1 3-3 3-9
PRIORITIES FOR SERVING COMMUNICATIONS_PAC CHANNEL REQUEST INTERRUPTS - MLCP, 1-11
SAMPLE PROGRAM FOR RECEIVE ON ASYNCHRONOUS LINE ADAPTER (MLCP AND DLCP), C-11
SAMPLE PROGRAM SHOWING STARTUP WITHOUT CAUSING UNDERRUN ERROR (MLCP AND DLCP), D-13
SAMPLE TABLE LOCK-UP PROGRAM (MLCP ONLY), A-7
WORKSHEET FOR MLCP ONLY, A-22

MLCP<S
POSSIBLE SETTINGS FOR MLCP<S FIXED-RATE CLOCK, 6-7

MLCP/DLCP
COMMUNICATIONS_PACS AND ADAPTERS ATTACHABLE TO MLCP/DLCP, B-1
IO(OUTPUT MLCP/DLCP CONTROL)INSTRUCTION, 2-11
PROGRAMMING GUIDELINES FOR SELECTED MLCP/DLCP FEATURES, A-1
SETTING UP THE MLCP/DLCP, 1-14
UNPROTECTED MLCP/DLCP MEMORY, A-12

MODE
BLOCK MODE READ, A-17
BLOCK MODE WRITE, 7-4
CCB STATUS FIELD AFTER BLOCK MODE WRITE, 7-6
DATA TRANSFER RELATED TO ADAPTER TYPE AND OPERATION MODE, 6-7
FORMAT OF CCB FOR BLOCK MODE WRITE (DLCP), 7-5
FORMAT OF CCB FOR BLOCK MODE WRITE (MLCP), 7-5
FORMAT OF CCB FOR BLOCK MODE WRITE, 7-5
MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< OP CODE WORDS - RECEIVE MODE, 4-14
MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< OP CODE WORDS - TRANSMIT MODE, 4-15

MODEL
DLCP ATTACHMENT TO LEVEL 6 MODEL 23 BUS, 1-3

MONITORING

MONITORING (CONT)

PROCESSOR MONITORING OF DATA SET AND ADAPTER STATUS, 6-3

MORG
MORG STATEMENT, 4-6

NAK
CONDITIONS UNDER WHICH PROCESSOR WILL ISSUE A NAK, A-15

NUMBER
DCM9110 CHANNEL NUMBER ASSIGNMENTS, F-1
DEVICE IDENTIFICATION NUMBER, C-14 D-14 E-15 F-2
DLCP CHANNEL NUMBER ADDRESSING, 6-2
IO(INPUT DEVICE IDENTIFICATION NUMBER)INSTRUCTION, 2-5
IO(INPUT EXTENDED IDENTIFICATION NUMBER)INSTRUCTION, 2-6
LCT BYTES 12/44 AND 13/45-RETURN CHANNEL NUMBER AND INTERRUPT LEVEL, 5-7
LINE/CHANNEL NUMBER ASSIGNMENT, C-14 D-14 E-15
MLCP CHANNEL NUMBER ADDRESSING, 6-2
PROCESSOR CHANNEL NUMBER ADDRESSING FROM MAIN MEMORY PROGRAM, 6-1

OP
MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< CP CODE WORDS - RECEIVE MODE, 4-14
MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< CP CODE WORDS - TRANSMIT MODE, 4-15
UNDEFINED OP CODES, A-12

OPERAND
DOUBLE OPERAND INSTRUCTIONS, 4-20
TIMINGS FOR DOUBLE OPERAND INSTRUCTIONS, 4-11

OPERATION
DATA TRANSFER RELATED TO ADAPTER TYPE AND OPERATION MODE, 6-7
FORBIDDEN OPERATIONS, A-12
MACRO PREPROCESSOR AND ASSEMBLY OPERATION, 4-5
OPERATION, 1-2
TWO-WAY ALTERNATE OPERATION, A-14

OPTIONS
AUTOMATIC CALLING DEVICE CONFIGURATION OPTIONS, F-2

ORG
ORG STATEMENT, 4-6

OUTPUT
IO (OUTPUT CCB CONTROL)INSTRUCTION, 2-7
LINE REGISTER 1 - OUTPUT DATA, F-3
LINE REGISTER 1 OUTPUT DATA, F-3
LINE REGISTER 2 - OUTPUT CONTROL, F-4
LINE REGISTER 2 OUTPUT CONTROL, F-4

OVERRUN
RECEIVE OVERRUN, C-11 D-12 E-13

OVERVIEW
HARDWARE OVERVIEW, 1-1
PROGRAMMING OVERVIEW, 1-11

PAD
NEED FOR PAD CHARACTERS, A-13

PARITY
PARITY, C-13 D-13 E-14
PROCESSOR PARITY CHECKING AND GENERATION, 6-4

PHYSICAL
PHYSICAL INTERFACE OF ASYNCHRONOUS LINE COMMUNICATIONS_PAC/ADAPTER, C-15
PHYSICAL INTERFACE OF SYNCHRONOUS LINE COMMUNICATIONS_PAC/ADAPTER, D-15
PHYSICAL INTERFACE TO DATA COMMUNICATIONS EQUIPMENT AND DATA TERMINAL EQUIPMENT, C-14 D-15 E-15 F-12

PLACEMENT
TIMING SEQUENCE OF CALL PLACEMENT, F-8

PCINTER
LCT BYTES 6/38 AND 7/39-CCP POINTER, 5-5

PRELOADING
PRELOADING THE TRANSMIT BUFFER, E-12 E-12

PREPARATION
PROGRAM PREPARATION AND LOADING, 7-1

PREPROCESSOR
MACRO PREPROCESSOR AND ASSEMBLY OPERATION, 4-5

PRIORITIES
PRIORITIES FOR SERVING ADAPTER CHANNEL REQUEST INTERRUPTS - DLCP, 1-10
PRIORITIES FOR SERVING COMMUNICATIONS_PAC CHANNEL REQUEST INTERRUPTS - MLCP, 1-11
PROCESSING PRIORITIES, 1-8

PROCESSING
PROCESSING OF AN ACTIVE CCB, 3-10
PROCESSING PRIORITIES, 1-8

PROCESSOR
CONDITIONS UNDER WHICH PROCESSOR WILL ISSUE A NAK, A-15
DATA TRANSFER RATES FOR PROCESSOR COMMUNICATIONS LINES, 6-6
DETAILED DESCRIPTION OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS RELATED TO PROCESSOR, 2-4
PROCESSOR CHANNEL NUMBER ADDRESSING FROM MAIN MEMORY PROGRAM, 6-1
PROCESSOR CONTROL OF DATA SETS AND LINE ADAPTERS, 6-3
PROCESSOR CYCLIC REDUNDANCY CHECKING, 6-5

COMPUTER GENERATED INDEX

PROCESSOR (CONT)

PROCESSOR INTERFACES, 6-1
 PROCESSOR INTERRUPTS TO MAIN MEMORY PROGRAM, 6-1
 PROCESSOR MONITORING OF DATA SET AND ADAPTER STATUS, 6-3
 PROCESSOR PARITY CHECKING AND GENERATION, 6-4
 SUMMARY OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS RELATED TO PROCESSOR, 2-1 2-1

PROCESSOR/RECEIVING
 SETTING UP THE PROCESSOR/RECEIVING AND TRANSMITTING DATA, 1-13

PROGRAM
 CHANNEL CONTROL PROGRAM, 1-12 4-1
 DETAILED DESCRIPTION OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS RELATED TO PROCESSOR, 2-4
 DLCP REGISTERS AND PROGRAM INDICATORS USED BY CCP, 4-3
 MAIN MEMORY PROGRAM, 1-12 2-1
 MLCP REGISTERS AND PROGRAM INDICATORS USED BY CCP, 4-3
 PROCESSOR CHANNEL NUMBER ADDRESSING FROM MAIN MEMORY PROGRAM, 6-1
 PROCESSOR INTERRUPTS TO MAIN MEMORY PROGRAM, 6-1
 PROGRAM DEVELOPMENT TOOLS, 4-4
 PROGRAM PREPARATION AND LOADING, 7-1
 SAMPLE PROGRAM FOR RECEIVE ON ASYNCHRONOUS LINE ADAPTER (MLCP AND DLCP), C-11
 SAMPLE PROGRAM SHOWING STARTUP WITHOUT CAUSING UNDERRUN ERROR (MLCP AND DLCP), D-13
 SAMPLE PROGRAM, 7-2
 SAMPLE TABLE LOCK-UP PROGRAM (MLCP ONLY), A-7
 SERVICING MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS, 1-8
 SUMMARY OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS RELATED TO PROCESSOR, 2-1 2-1

PROGRAMMING
 PROGRAMMING CONSIDERATIONS, C-9 D-9 E-10 F-8
 PROGRAMMING FOR EFFECTIVE USE OF THE 64-BYTE BUFFER, E-10
 PROGRAMMING GUIDELINES FOR SELECTED MLCP/DLCP FEATURES, A-1
 PROGRAMMING OVERVIEW, 1-11
 PROGRAMMING RULES, 4-4
 PROGRAMMING WORK AREA, 5-14
 TABLE LOCK-UP INSTRUCTION PROGRAMMING EXAMPLE, A-5

PROGRAMS
 CONTROL OF CHANNEL CONTROL PROGRAMS, 2-3

QUEUE
 DEFERRED INTERRUPT QUEUE, A-12

RACE
 AVOIDING POSSIBLE RACE CONDITION DURING CALL ABORT, F-11

M
 RAM LAYOUT, 1-3

RANGE
 CCB RANGE FIELD, 3-5
 IOLD (OUTPUT CCB ADDRESS AND RANGE) INSTRUCTION, 2-7
 IO (INPUT CCB RANGE) INSTRUCTION, 2-5

RATES
 DATA TRANSFER RATES FOR PROCESSOR COMMUNICATIONS LINES, 6-6

READ
 BLOCK MODE READ, A-17

RECEIVE
 DATA TRANSFERS: RECEIVE, E-11
 LINE REGISTER 1 FOR RECEIVE CHANNEL, E-4
 LINE REGISTER 2 FOR RECEIVE CHANNEL, E-5
 LINE REGISTER 4 FOR RECEIVE CHANNEL, E-5
 LINE REGISTER 5 FOR RECEIVE CHANNEL, E-6
 LINE REGISTER 6 FOR RECEIVE CHANNEL, E-7
 LINE REGISTERS FOR RECEIVE CHANNEL, C-5 D-5 E-4
 MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS < OP CODE WORDS - RECEIVE MCDE, 4-14
 RECEIVE CHARACTER SYNCHRONIZATION, D-11 E-13
 RECEIVE LOOP, E-12
 RECEIVE OVERRUN, C-11 D-12 E-13
 RECEIVE, 1-6
 SAMPLE PROGRAM FOR RECEIVE ON ASYNCHRONOUS LINE ADAPTER (MLCP AND DLCP), C-11
 TRANSMIT AND RECEIVE, 1-8

RECEIVE/TRANSMIT
 RECEIVE/TRANSMIT CN, C-10 D-11 E-10

RECEIVING
 RECEIVING DATA, 1-15

RECV
 RECV INSTRUCTION, A-3

REDUNDANCY
 CYCLIC REDUNDANCY CHECK INFORMATION, 6-5
 CYCLIC REDUNDANCY CHECK, C-13 E-14
 LCT BYTES 3/35 AND 4/36-CYCLIC REDUNDANCY CHECK RESIDUE, 5-4
 PROCESSOR CYCLIC REDUNDANCY CHECKING, 6-5

REGISTER
 LINE REGISTER 1 FOR RECEIVE CHANNEL, E-4

REGISTER (CONT)

LINE REGISTER 1 FOR TRANSMIT CHANNEL, E-7
 LINE REGISTER 1 INPUT DATA, F-4
 LINE REGISTER 1 - INPUT DATA, F-4
 LINE REGISTER 1 - OUTPUT DATA, F-3
 LINE REGISTER 1 OUTPUT DATA, F-3
 LINE REGISTER 2 FOR RECEIVE CHANNEL, E-5
 LINE REGISTER 2 FOR TRANSMIT CHANNEL, E-8
 LINE REGISTER 2 - OUTPUT CONTROL, F-4
 LINE REGISTER 2 OUTPUT CONTROL, F-4
 LINE REGISTER 4 FOR RECEIVE CHANNEL, E-5
 LINE REGISTER 4 FOR TRANSMIT CHANNEL, E-8
 LINE REGISTER 5 FOR RECEIVE CHANNEL, E-6
 LINE REGISTER 5 FOR TRANSMIT CHANNEL, E-9
 LINE REGISTER 5 INPUT STATUS ONE, F-6
 LINE REGISTER 5 - INPUT STATUS ONE, F-6
 LINE REGISTER 6 FOR RECEIVE CHANNEL, E-7
 LINE REGISTER 6 FOR TRANSMIT CHANNEL, E-10
 LINE REGISTER 7 - INPUT STATUS 2, F-7
 LINE REGISTER 7 - INPUT STATUS TWO, F-7

REGISTERS
 ACCESS TO LINE REGISTERS, A-2
 DLCP REGISTERS AND PROGRAM INDICATORS USED BY CCP, 4-3
 LINE REGISTERS FOR RECEIVE CHANNEL, C-5 D-5 E-4
 LINE REGISTERS FOR TRANSMIT CHANNEL, C-7 D-7 E-7
 LINE REGISTERS, C-1 D-1 E-1 F-3
 MLCP REGISTERS AND PROGRAM INDICATORS USED BY CCP, 4-3
 REGISTERS OF ASYNCHRONOUS LINE COMMUNICATIONS-PAC/ADAPTER, C-4
 REGISTERS OF SYNCHRONOUS BROADBAND COMMUNICATIONS-PAC, E-3
 REGISTERS OF SYNCHRONOUS LINE COMMUNICATIONS-PAC/ADAPTER, D-4

RELATED
 DATA TRANSFER RELATED TO ADAPTER TYPE AND OPERATION MODE, 6-7
 DETAILED DESCRIPTION OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS RELATED TO PROCESSOR, 2-4
 DETECTION OF ERRORS AND STATUS CHANGES RELATED TO DATA COMMUNICATIONS EQUIPMENT AND DATA TERMINAL EQUIPMENT, 2-3
 SUMMARY OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS RELATED TO PROCESSOR, 2-1 2-1

REQUEST
 CHANNEL REQUEST INTERRUPTS, C-9 D-10
 PRIORITIES FOR SERVICING ADAPTER CHANNEL REQUEST INTERRUPTS - DLCP, 1-10
 PRIORITIES FOR SERVICING COMMUNICATIONS-PAC CHANNEL REQUEST INTERRUPTS - MLCP, 1-11
 SERVICING COMMUNICATIONS-PAC/ADAPTER CHANNEL REQUEST INTERRUPTS, 1-8

RESIDUE
 LCT BYTES 3/35 AND 4/36-CYCLIC REDUNDANCY CHECK RESIDUE, 5-4

RULES
 PROGRAMMING RULES, 4-4

SAMPLE
 SAMPLE PROGRAM FOR RECEIVE ON ASYNCHRONOUS LINE ADAPTER (MLCP AND DLCP), C-11
 SAMPLE PROGRAM SHOWING STARTUP WITHOUT CAUSING UNDERRUN ERROR (MLCP AND DLCP), D-13
 SAMPLE PROGRAM, 7-2
 SAMPLE TABLE LOOK-UP PROGRAM (MLCP ONLY), A-7

SCAN
 DATA SET SCAN AS SOURCE OF CPU INTERRUPTS, A-11
 DATA SET SCAN, A-10

SCANNING
 BACKGROUND FIRMWARE SCANNING, 1-11

SELECTION
 SPEED SELECTION, D-10

SEND
 CLEAR TO SEND, C-10 D-12 E-13
 SEND INSTRUCTION, A-3

SEND/RECEIVE
 SEND/RECEIVE INSTRUCTIONS, 4-25
 TIMINGS FOR SEND/RECEIVE INSTRUCTIONS, 4-13

SEQUENCE
 TIMING SEQUENCE OF CALL PLACEMENT, F-8
 TYPICAL AUTOMATIC CALLING EQUIPMENT/DCM9110/MLCP TIMING SEQUENCE, F-8

SERVICING
 PRIORITIES FOR SERVICING ADAPTER CHANNEL REQUEST INTERRUPTS - DLCP, 1-10
 SERVICING COMMUNICATIONS-PAC/ADAPTER CHANNEL REQUEST INTERRUPTS, 1-8
 SERVICING MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS, 1-8

SERVING
 PRIORITIES FOR SERVICING COMMUNICATIONS-PAC CHANNEL REQUEST INTERRUPTS - MLCP, 1-11

SET
 DATA SET SCAN AS SOURCE OF CPU INTERRUPTS, A-11

SET (CONT)
 DATA SET SCAN, A-10
 DIGITAL SIGNAL CHARACTER SET, F-4
 IO(INPUT DATA SET STATUS)INSTRUCTION, 2-5
 LCT BYTE 14/46-DATA SET AND ADAPTER STATUS, 5-7
 LCT BYTE 15/47-MASK FOR DATA SET AND ADAPTER STATUS,
 5-9
 LCT BYTE 20-DATA SET AND ADAPTER CONTROL, 5-12
 LCT BYTE 8/40-CHANGE CONTROL FOR DATA SET AND ADAPTER
 STATUS, 5-6
 PROCESSOR CONTRCL OF DATA SETS AND LINE ADAPTERS, 6-3
 PROCESSOR MONITCRING OF DATA SET AND ADAPTER STATUS,
 6-3

SETTING
 SETTING UP THE MLCP/DLCP, 1-14
 SETTING UP THE PRCESSOR#RECEIVING AND TRANSMITTING DATA,
 1-13

SETTINGS
 POSSIBLE SETTINGS FOR DLCP<S SWITCH-SETTABLE CLOCKS (1
 PER LINE), 6-7
 POSSIBLE SETTINGS FOR MLCP<S FIXED-RATE CLOCK, 6-7

SETUP
 ADAPTER SETUP, A-2
 CCP SETUP, 4-1

SFS
 SFS INSTRUCTION, A-4

SHORT
 SHORT DISPLACEMENT INSTRUCTIONS, 4-16

SIGNAL
 DIGITAL SIGNAL CHARACTER SFT, F-4

SOFT
 SOFT INITIALIZE, 2-11

SOURCE
 DATA SET SCAN AS SOURCE OF CPU INTERRUPTS, A-11

SPACE/MARK
 TRANSMIT SPACE/MARK, C-10

SPEED
 LINE SPEED, C-10
 SPEED SELECTION, D-10

SPEEDS
 CONFIGURABLE SPEEDS FOR ASYNCHRONOUS LINE
 COMMUNICATIONS-PAC/ADAPTER, C-6

STARTING
 STARTING CCP, 4-1

STARTUP
 SAMPLE PROGRAM SHCWING STARTUP WITHOUT CAUSING UNDERRUN
 ERROR (MLCP AND DLCP), D-13

STATEMENT
 CCP GENERATION CONTROL STATEMENTS, 4-5
 DATA STATEMENT, 4-7
 FORMAT OF MACRO CALLS FOR CCP GENERATION CONTROL
 STATEMENTS, 4-5
 LOC STATEMENT, 4-6
 MORG STATEMENT, 4-6
 ORG STATEMENT, 4-6
 USING CCP GENERATION CONTROL STATEMENTS AND EXECUTABLE
 INSTRUCTIONS, 4-4

STATUS
 CCB STATUS BYTES, A-16
 CCB STATUS FIELD AFTER BLOCK MODE WRITE, 7-6
 CCB STATUS FIELD, 3-6
 DETECTION OF ERRORS AND STATUS CHANGES RELATED TO DATA
 COMMUNICATIONS EQUIPMENT AND DATA TERMINAL EQUIPMENT,
 2-3
 DLCP CCB STATUS BYTES 1 AND 2, 3-7
 IO(INPUT CCB STATUS)INSTRUCTION, 2-5
 IO(INPUT DATA SET STATUS)INSTRUCTION, 2-5
 IO(INPUT NEXT CCB STATUS)INSTRUCTION, 2-6
 LCT BYTE 14/46-DATA SET AND ADAPTER STATUS, 5-7
 LCT BYTE 15/47-MASK FOR DATA SET AND ADAPTER STATUS,
 5-9
 LCT BYTE 8/40-CHANGE CONTROL FOR DATA SET AND ADAPTER
 STATUS, 5-6
 LCT BYTES 16/48 AND 17/49-LCT STATUS, 5-10
 LCT STATUS BYTES 1 AND 2 (DLCP), 5-11
 LCT STATUS BYTES 1 AND 2 (MLCP), 5-10
 LCT STATUS BYTES, A-15
 LINE REGISTER 5 INPUT STATUS ONE, F-6
 LINE REGISTER 5 - INPUT STATUS ONE, F-6
 LINE REGISTER 7 - INPUT STATUS 2, F-7
 LINE REGISTER 7 - INPUT STATUS TWO, F-7
 MLCP CCB STATUS BYTES 1 AND 2, 3-7
 PROCESSOR MONITCRING OF DATA SET AND ADAPTER STATUS,
 6-3
 STATUS OF AUTOMATIC CALLING DEVICE, F-11

STOP
 STOP BITS, C-13

STRUCTURE
 CCP STRUCTURE AND COMPONENTS, 4-1

SUMMARY
 SUMMARY, EXAMPLES, F-9

SUMMARY

SUMMARY (CONT)
 HARDWARE SUMMARY, 1-9
 SUMMARY OF LINE CONTROL TABLE BYTES, 5-1
 SUMMARY OF MAIN MEMORY PROGRAM INPUT/OUTPUT INSTRUCTIONS
 RELATED TO PROCESSOR, 2-1 2-1
 SUMMARY OF MAJOR FEATURES, 1-8

SWITCH-SETTABLE
 POSSIBLE SETTINGS FOR DLCP<S SWITCH-SETTABLE CLOCKS (1
 PER LINE), 6-7

SYNCHRONIZATION
 RECEIVE CHARACTER SYNCHRONIZATION, D-11 E-13

SYNCHRONOUS
 INTERFACE PROVIDED BY SYNCHRONOUS BROADBAND
 COMMUNICATIONS-PAC, E-2
 INTERFACE PROVIDED BY SYNCHRONOUS LINE ADAPTER (DLCP),
 D-3
 INTERFACE PROVIDED BY SYNCHRONOUS LINE COMMUNICATIONS-PAC
 (MLCP), D-2
 PHYSICAL INTERFACE OF SYNCHRONOUS LINE
 COMMUNICATIONS-PAC/ADAPTER, D-15
 REGISTERS OF SYNCHRONOUS BROADBAND COMMUNICATIONS-PAC,
 E-3
 REGISTERS OF SYNCHRONOUS LINE COMMUNICATIONS-FAC/ADAPTER,
 D-4
 SYNCHRONOUS BROADBAND COMMUNICATIONS-PACS, E-1
 SYNCHRONOUS LINE COMMUNICATIONS-PACS/ADAPTERS, D-1

TABLE
 LINE CONTROL TABLES, 1-13 5-1
 SAMPLE TABLE LOOK-UP PROGRAM (MLCP ONLY), A-7
 SUMMARY OF LINE CONTROL TABLE BYTES, 5-1
 TABLE LOOK-UP INSTRUCTION PROGRAMMING EXAMPLE, A-5

TERMINAL
 DETECTION OF ERRORS AND STATUS CHANGES RELATED TO DATA
 COMMUNICATIONS EQUIPMENT AND DATA TERMINAL EQUIPMENT,
 2-3
 PHYSICAL INTERFACE TO DATA COMMUNICATIONS EQUIPMENT AND
 DATA TERMINAL EQUIPMENT, C-14 D-15 E-15 F-12

TERMINATION
 ABNORMAL CCP TERMINATION, A-17
 CALL TERMINATION, F-9

TEST
 LOOP-BACK TEST, C-10 D-11 E-13

TIMEOUTS
 TIMEOUTS, A-13

TIMING
 TIMING SEQUENCE OF CALL PLACEMENT, F-8
 TYPICAL AUTOMATIC CALLING EQUIPMENT/DCM9110/MLCP TIMING
 SEQUENCE, F-8

TIMINGS
 TIMINGS FOR BRANCH INSTRUCTIONS, 4-11
 TIMINGS FOR DOUBLE OPERAND INSTRUCTIONS, 4-11
 TIMINGS FOR INPUT/OUTPUT INSTRUCTIONS, 4-12
 TIMINGS FOR SEND/RECEIVE INSTRUCTIONS, 4-13

TCCLS
 PROGRAM DEVELOPMENT TOOLS, 4-4

TRANSFER
 DATA TRANSFER CLOCKS, D-14 E-15
 DATA TRANSFER RATES FOR PROCESSOR COMMUNICATONS LINES,
 6-6
 DATA TRANSFER RELATED TO ADAPTER TYPE AND OPERATION MODE,
 6-7

TRANSFERS
 DATA TRANSFERS: RECEIVE, E-11
 DATA TRANSFERS: TRANSMIT, E-11

TRANSFERS
 DATA TRANSFERS, C-9 D-9 F-9

TRANSMIT
 DATA TRANSFERS: TRANSMIT, E-11
 LINE REGISTER 1 FOR TRANSMIT CHANNEL, E-7
 LINE REGISTER 2 FOR TRANSMIT CHANNEL, E-8
 LINE REGISTER 4 FOR TRANSMIT CHANNEL, E-8
 LINE REGISTER 5 FOR TRANSMIT CHANNEL, E-9
 LINE REGISTER 6 FOR TRANSMIT CHANNEL, E-10
 LINE REGISTERS FOR TRANSMIT CHANNEL, C-7 D-7 E-7
 MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< CP CODE
 WORDS -TRANSMIT MODE, 4-15
 PRELOADING THE TRANSMIT BUFFER, E-12 E-12
 TRANSMIT AND RECEIVE, 1-8
 TRANSMIT LOOP, E-11
 TRANSMIT SPACE/MARK, C-10
 TRANSMIT UNDERRUN, D-12 E-14
 TRANSMIT, 1-7

TRANSMITTING
 SETTING UP THE PROCESSOR#RECEIVING AND TRANSMITTING DATA,
 1-13
 TRANSMITTING DATA, 1-16

TWC-WAY
 TWO-WAY ALTERNATE OPERATION, A-14

TYPE
 DATA TRANSFER RELATED TO ADAPTER TYPE AND OPERATION MODE,
 6-7

TYPICAL

COMPUTER GENERATED INDEX

TYPICAL (CONT)
 TYPICAL AUTOMATIC CALLING EQUIPMENT/DCM9110/MLCP TIMING SEQUENCE, F-8
 UNDEFINED
 UNDEFINED FUNCTION CODES, A-12
 UNDEFINED OP CCDES, A-12
 UNDERRUN
 SAMPLE PROGRAM SHOWING STARTUP WITHOUT CAUSING UNDERRUN ERROR (MLCP AND DLCP), D-13
 TRANSMIT UNDERRUN, D-12 E-14
 UNPROTECTED
 UNPROTECTED MLCP/DLCP MEMORY, A-12
 VALID
 VALID CCBS, A-9
 WAIT
 WAIT INSTRUCTION, A-4
 WORDS

WORDS (CONT)
 MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< CP CODE
 WORDS - RECEIVE MODE, 4-14
 MLCP BIT MAP OF CCP EXECUTABLE INSTRUCTIONS< CP CODE
 WORDS - TRANSMIT MODE, 4-15
 WORK
 PROGRAMMING WORK AREA, 5-14
 WORKSHEET
 MLCP LCT WORKSHEET, A-22
 WORKSHEET FOR MLCP ONLY, A-22
 WRITE
 BLOCK MODE WRITE, 7-4
 CCB STATUS FIELD AFTER BLOCK MODE WRITE, 7-6
 FORMAT OF CCB FOR BLOCK MODE WRITE (DLCP), 7-5
 FORMAT OF CCB FOR BLOCK MODE WRITE (MLCP), 7-5
 FORMAT OF CCB FOR BLOCK MODE WRITE, 7-5
 WRITING A CCB, 3-9



HONEYWELL INFORMATION SYSTEMS
Technical Publications Remarks Form

TITLE

DPS 6 & LEVEL 6
COMMUNICATIONS HANDBOOK

ORDER NO.

AT97-02

DATED

OCTOBER 1978

ERRORS IN PUBLICATION

Empty box for reporting errors in the publication.

SUGGESTIONS FOR IMPROVEMENT TO PUBLICATION

Empty box for providing suggestions for improvement to the publication.



Your comments will be investigated by appropriate technical personnel and action will be taken as required. Receipt of all forms will be acknowledged; however, if you require a detailed reply, check here.

FROM: NAME _____

DATE _____

TITLE _____

COMPANY _____

ADDRESS _____

CUT ALONG LINE

PLEASE FOLD AND TAPE--
NOTE: U. S. Postal Service will not deliver stapled forms



NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES

BUSINESS REPLY MAIL
FIRST CLASS PERMIT NO. 39531 WALTHAM, MA02154

POSTAGE WILL BE PAID BY ADDRESSEE

HONEYWELL INFORMATION SYSTEMS
200 SMITH STREET
WALTHAM, MA 02154



ATTN: PUBLICATIONS, MS486

Honeywell

CUT ALONG LINE

FOLD ALONG LINE

FOLD ALONG LINE

C

C

C

Honeywell

Honeywell Information Systems

In the U.S.A.: 200 Smith Street, MS 486, Waltham, Massachusetts 02154
In Canada: 155 Gordon Baker Road, Willowdale, Ontario M2H 3N7
In the U.K.: Great West Road, Brentford, Middlesex TW8 9DH
In Australia: 124 Walker Street, North Sydney, N.S.W. 2060
In Mexico: Avenida Nuevo Leon 250, Mexico 11, D.F.

33299, 3.5C1181, Printed in U.S.A.

AT97-02