HP 12892A MEMORY PROTECT

THEORY OF OPERATION

NOTE

This document is part of the HP 1000 M, E, and F-Series Computers Engineering and Reference Documentation and is not available separately.

CONTENTS

Paragraph		Page
1.0	Introduction	5
2.0	General Description	5
2.1	Basic Block Diagram	5
2.1.1	Indirect Level Logic	5
2.1.2	Parity Error Logic	5
2.1.3	Memory and I/O Violation Detection Logic	5
2.1.4	Interrupt and Control Logic	5
2.1.5	Violation Register	
2.2	Interface Signal Definitions	6
2.2.1	Input Signals	6
2.2.2	Output Signals	7
3.0	Programming	9
3.1	Memory Protect Feature	9
3.1.1	Feature Programming	9
3.1.2	Feature Operation	9
3.1.3	Protection Boundaries	10
3.1.4	Indirect Addressing	10
3.1.5	Obtaining Violation Address	10
3.1.6	Memory Expansion Unit Memory Protection	10
3.2	I/O Violation Feature	
3.2.1	Feature Programming	
3.2.2	Feature Operation	
3.2.3	Obtaining Violating Address	
3.3	Indirect Level Logic	11
3.4	Parity Error Interrupt Feature	
3.4.1	Feature Programming	
3.4.2	Obtaining the Error Address	
4.0	Detailed Operation	
4.1	Indirect Level Logic	
4.2	Parity Error Logic	
4.2.1	Parity Enable Flip-Flop	
4.2.2	Violation Register 15 Flip-Flop	
4.2.3	Parity Error Interrupts	
4.3	Memory Protect and I/O Violation Detect Logic	
4.3.1	Fence Register and Comparator	
4.3.2	Protected Memory Lower Bounds	
4.3.3	Memory Protect Violation Detection	
4.3.4	Memory Management Violation Logic	
4.3.5	I/O Violation Logic	
4.3.6	Violation Detection	
4.4	I/O Interrupt and Control Logic	
4.4.1	I/O Priority	16
4.4.2	Parity Error Interrupt Generation	
4.4.3	Memory Protect and I/O Interrupt Generation	
4.4.4	Interrupt Handling	
4.5	Violation Register	
4.6	Power-On or Preset	21

THEORY OF OPERATION

1.0 INTRODUCTION

This Document provides the theory of operation for the 12892 Memory Protect/Parity option for the 2108 and 2112 computers. Discussion is conducted on the functional block, programming, and detailed operation levels. Block diagrams, generalized logic diagrams, and timing diagrams are used to show operation. Understanding of this document is essential when performing maintenance or trouble shooting on the 12892 option.

2.0 GENERAL DESCRIPTION

The following paragraphs describe the basic block diagram and define signals which interface with other computer system components.

2.1 Basic Block Diagram

Refer to Figure 1 for the following discussions.

- 2.1.1 Indirect Level Logic
 - This logic consists primarily of a counter which generates a signal to allow normal I/O interrupts in the CPU during indirect addressing routines, after three levels of indirection.
- 2.1.2 Parity Error Logic

This block of logic is used to enable and disable the 12892 option to interrupt on occurrence of a parity error. When a parity error occurs, bit 15 of the Violation Register is set high by this logic.

- 2.1.3 Memory and I/O Violation Detection Logic This block consists of the logic necessary to determine if an I/O instruction has been fetched into the Instruction Register in the CPU, what bounds to allow on protected memory, and whether a reference to protected memory is imminent.
- 2.1.4 Interrupt and Control Logic This block receives and decodes timing signals and I/O commands from the CPU and controls the other logical blocks. It also controls generation and handling of interrupts.

2.1.5 Violation Register

The Violation Register is loaded from the M-Bus with the address of the current instruction. When a 12892 option interrupt condition is imminent, it is disabled, saving this address. Occurrence of a parity error at any time will load it with the offending address.

2.2 Interface Signal Definitions

This section describes the main signals which interface the 12892 option board to other elements of the computer. Standard busses and I/O signals are not included. The reader is referred to the signal definitions and cross-references for the 2108A and 2112A for signals not included here. All signals are TTL compatible, ground true unless otherwise specified.

2.2.1 Input Signals

FTCH "Fetch". From the microinstruction Special field on the CPU. Indicates that an instruction has been fetched and that its address is present on the M-Bus. Causes resetting of violation detect logic and indirect counter, and loads the Violation Register.

"Halt on Parity Error". From the parity option switch on the CPU. Indicates the CPU is set to halt on parity errors, and disables parity interrupts. Remains in one state until switch is manually changed.

"Increment indirect counter". From the microinstruction Special field on the CPU. Signals another level of indirect to the indirect level logic. Occurs during one unfrozen P5 period.

"I/O group special". From the microinstruction
Special field on the CPU. Indicates that the I/O
group signals will be enabled on the next T2 period.
Lasts one T-period plus the number of T-periods to
the nearest T2 (freeze time): 1 to 5 T-periods in
length.

IRSTF "Instruction Register Store, freezable". From microinstruction store field on CPU. Indicates that data is being loaded into the Instruction Register on the CPU, and is currently present on the S-BUS. Used to set up error-detection logic for the current instruction. Lasts one T-period, broken up by freeze time.

"Memory Expansion Violation". Generated by Memory
Management Unit (MMU), Indicates violation of protected
memory in that unit. Occurs during P5 of imminent
violation in the MEU.

MPCK "Memory Protect Check". From microinstruction Special field on the CPU. Causes check for possible protected memory bounds violation. Occurs for one T period plus freeze time, if any.

PE "Parity Error". From the Memory controller. Indicates occurrence of parity error during memory reference.

Consists of a pulse generated when data is valid during a Read operation.

DMAFRZ "DMA freeze condition". From the DMA board. Indicates that DMA is using the S-BUS and the CPU is frozen.

Prevents error-checking the S-Bus until the CPU has control of it again.

2.2.2 Output Signals

"Control 5". Signal to Memory Management to show state of control flip-flop.

FIG5 "Flag 5". Signal to CPU indicating state of Flag flip-flop. Used to disable the I/O priority chain and to generate a Special interrupt request.

MPCND "Memory Protect Conditional". Signal to Memory

Management Unit. Indicates a memory protect check

is in progress so the MEU can check for violations.

MPINTON "Memory Protect interrupt on". Signal to CPU.

Indicates more than three levels of indirection have occurred, and enables normal I/O interrups to occur during further indirect levels.

"Memory Protect Violation". Generated when the control is set and violations other than parity errors occur.

Prevents CPU or Memory from altering protected memory or registers and disables I/O signals.

RESPE "Reset parity error". Signal to CPU which clears the parity error light on servicing of a 12892 option interrupt request.

"Skip flag". Positive true. True when the skip condition is met for a SFS5 or SFC5 instruction.

Responds to state of the Memory Expansion Flag flip flop (whether viclation occurred in the Memory Management Unit).




Figure 1
12892 Option Block Diagram

3.0 PROGRAMMING

The 12892 option interfaces with the CPU as a standard I/O device, except with regard to interrupt generation and handling. It is accessed as select code 5 in the I/O system. It performs the function described below.

3.1 Memory Protect Feature

This feature prevents certain instructions from altering memory below a programmed fence, and from jumping into protected memory. The check for possible violations is initiated by a microcode instruction field, so operation of this feature is very instruction-dependent. The programmer should consult the microprogramming manual and the specifications for the extra firmware packages installed in his computer to determine the extent of memory protection for his available instructions. The following discussions apply to Base Set and Extended Arithmetic Unit instructions.

3.1.1 Feature Programming

Memory Protection is enabled by a STC 5 instruction. It is disabled at power-up or by pressing the Preset button in the HALT mode, or by executing a trap cell instruction during an interrupt which is a Halt or a non-I/O instruction.

3.1.2 Feature Operation

If Memory Protection is enabled, and the interrupt system is enabled by a previous STFØ command, then an interrupt to trap cell 5 will be generated if any of the following instructions attempt to access protected memory:

- a) ISZ
- b) JSB
- c) STA
- d) STB
- e) DST
- f) JMP
- g) Any other instruction, not in the base set, which provides memory protection.

NOTE

The interrupt system should always be enabled before enabling Memory Protection. If the interrupt system is off and Memory Protect is on and a violation occurs the CPU will permanently freeze and can recover only by going to reset.

3.1.3 Protection Boundaries

The upper address bound of protected memory is loaded from the A or B register into the Fence Register in the 12892 option by an OTA5/OTB5 command. Memory addresses below this Fence are protected.

The lower address bound depends on the instruction being executed. For any instruction with a JMP format in the Instruction Register at the time of a Memory Protect Check in microcode, the lower bound of protection is address \emptyset (the A-register). For all other instructions, the lower bound is address 2. Addresses equal to or above the lower bound are protected.

3.1.4 Indirect Addressing

Indirect addressing is permitted through protected memory for protected instructions, but the final effective address must be in unprotected memory.

3.1.5 Obtaining Violation Address

After a Memory Protect interrupt has occurred, the address of the violating Instruction may be obtained by a LIA5/LIB5 command. If a parity error occurs after the Memory Protect violation, the address loaded by LIA5/LIB5 will be that of the parity error. BIT 15 is low if the address was related to Memory Protection.

3.1.6 Memory Expansion Unit Memory Protection

The reader is referred to the Memory Expansion Unit (MEU) specifications for programming Memory Protect for that option. The 12892 option generates interrupts when notified by the MEU that a violation has occurred.

3.2 I/O Violation Feature

This feature provides protection of the system from illegal I/O instructions by causing an interrupt when an illegal I/O instruction is attempted.

3.2.1 Feature Programming

I/O Protection is enabled and disabled simultaneous with Memory Protection.

3.2.2 Feature Operation

The definition of an illegal I/O instruction is controlled by jumper W1. Instructions referencing select code 1 (front panel display register or Overflow flip-flop) are always legal. The jumper positions have the following meanings:

Wl-A: All other I/O instructions are illegal.

W1-B: Only Halt instructions are illegal.

If this feature is enabled, and the interrupt system is enabled by a previous STFO, an interrupt to location 5 is generated if an illegal I/O instruction is attempted. Whether or not the interrupt system is enabled, the illegal instruction is treated as a NOP.

3.2.3 Obtaining Violating Address

After an interrupt occurs, the address of the violating instruction may be obtained by a LIA5/LIB5 instruction. Bit 15 will be low. Parity errors occurring subsequent to a violating I/O instruction will cause the address of the parity error plus bit 15 high to be loaded into the Violation Register.

3.3 Indirect Level Logic

Each time a level of indirect addressing is executed in the base set routines, the Indirect Counter on the 12892 option is incremented, until the third level. Then any pending interrupts are allowed to cause termination of indirect addressing, resetting of the P-counter to the start of the current instruction, and servicing of the interrupt before attempting the indirect-addressing instruction again. This prevents indirect addressing from holding off critical interrupt requests.

3.4 Parity Error Interrupt Feature

If the HALT/INTERRUPT feature is switch-selected on the CPU, the Parity Error Logic is enabled on the 12892 option, and the priority chain is high to the 12892 option board, then a parity error will cause an interrupt to trap cell 5. This will occur whether or not the interrupt system has been enabled by a previous STFØ command.

3.4.1 Feature Programming

This feature is enabled by the following:

- a) STF5 instruction
- b) Power turn-on
- c) Pressing the PRESET button in the Halt mode.

The following occurrences disable the Parity Interrupt feature:

- a) A memory parity error occurs during a Read operation.
- b) A CLF5 command is performed.
- c) The Halt-on-Parity option is switch-selected on the CPU.

3.4.2 Obtaining the Error Address

After occurrence of a parity error interrupt, the address on the M-Bus at the time of the parity error may be obtained by a LIA5/LIB5 instruction. BIT 15 will be a one.

4.0 DETAILED OPERATION

This section contains a detailed theory of operation for the 12892 Memory Protect Option. The reader should refer to the detailed schematic for this option, as well as the figures and diagrams referred to in this discussion. IC pack numbers are given in parentheses.

4.1 Indirect Level Logic

This consists of the two J-K flip-flops INDIFF and IND2FF (U92) and their associated logic. Refer to Figures 2 and 3. The flip-flops form a simple counter, clocked by INCI, which occurs at P5 (freezable) of a microinstruction which specifies INCI in its Special field.

This occurs in the indirect addressing routine. The counter increments are shown in Figure 2, at each occurrence of INCI. MPINTON will go low until the counter is reset by FTCH at the next instruction fetch, or by IAK. This insures that each instruction, including interrupt trap cells, is allowed no more than 3 levels of indirect before checking for interrupts.

MPINTON directly sets the Interrupt

Enable flip-flop (INTENFF) on the CPU, allowing normal interrupts to be sensed during indirect addressing.

4.2 Parity Error Logic

This logic consists of the Parity Enable flip-flop (PARENFF), Violation Register 15 flip-flop (VIO15FF), and their associated gates. Refer to Figure 4.

4.2.1 Parity Enable Flip-Flop

A STF5 or POPIO will cause this flip-flop (U96A) to be reset on the next P5, setting PARENFF high. If HLTPE is low (HALT on Parity option), then PARENFF will be set low on the next P5. PARENFF will oscillate if STF5 or POPIO occur simultaneously with HLTPE. But HLTPE will set PARENFF low on the next P5. The parity interrupt feature is enabled when PARENFF is high.

4.2.2 Violation Register 15 Flip-Flop

This flip-flop (U86A) is set low at the same time that PARENFF is set high, and is set high immediately on occurrence of a parity error if the priority chain is intact to the 12892 option (PRH5 is high).

4.2.3 Parity Error Interrupts

The PER signal initiates an interrupt if a parity error occurs, PRH5 is high, and PARENFF is high. PER will perform the following actions:

- a) Direct-set PARENFF low, disabling future parity interrupts.
- b) Set VIO15FF high, indicating occurrence of a parity error.
- c) Set the 12892 option flag buffer in the interrupt logic.
- d) Clock the contents of the M-Bus into the Violation Register.
- e) Direct-reset EVRFF+Ø to prevent further clocking of the VIOLATION REGISTER.

FLG5 and IRQ5 will be generated, and the interrupt will be serviced regardless of the state of the interrupt system (enabled by STFØ). See Section 4.4 for discussion of interrupts.

4.3 Memory Protect and I/O Violation Detect Logic

This logic consists of buffers, a comparator, flip-flops, the Fence Register, and associated logic necessary to decode the various violation conditions. Refer to Figure 6.

4.3.1 Fence Register and Comparator

An OTA5/OTB5 instruction will cause generation of IOO and SEL5 (select code 5) signals, which will load the buffered contents of the S-BUS into the Fence Register (Ul4, U56). The Fence Register and buffered S-Bus are inputs to the comparator logic (U34, U12, U54, U46, U44) which constantly performs the subtraction "S-BUS MINUS FENCE". ADR CARRY is high if the Fence is greater than the S-Bus. Thus, if an address is present on the S-Bus, ADR CARRY indicates if it is below the upper bound of protected memory. If an indirect address (bit 15 high) is on the S-Bus, it will be compared as being above the fence, and hence will not cause ADR CARRY to be high.

4.3.2 Protected Memory Lower Bounds

The lower bound of protected memory is determined by the presence or absence of a JMP instruction in the IR on the CPU. UllA and U65C cause setting high of the JUMP flip-flop (U96). (JMPFF goes low) if a JMP instruction is present on the S-Bus when a STORE into the IR is performed (IRSTF). JMPFF and U22, 42 and U52

decode violation of the lower bounds of protected memory, the output of U52 is high if the instruction is a JMP, or if the S-BUS is not \emptyset or 1. If either of these conditions is true, then if ADRCARRY is high, a violation condition is present.

4.3.3 Memory Protect Violation Detection

The 4-input NAND gate UllB decodes memory violation conditions. One microinstruction before a STORE into memory is initiated, the memory address is placed into the S-Bus, and MPCK is specified in the Special field. MPCK is then sent to the 12892 option. The address is checked for violation by the logic of sections 4.3.1 and 4.3.2 above. If there is a violation, then during the next P5, MEMVIO (U31) is low.

MEMVIO = BMPCK · P5NF · ADRCARRY · (ADRØ + 1 + JMPFF)

4.3.4 Memory Management Violation Logic

The Memory Management package has its own protection logic. It is sent information from the 12892 option to allow it to perform this function. CTL5 notifies Memory Management of the state of the memory protect feature. MPCND = BMPCK · (ADRØ + 1 + JMPFF), which is low if a STORE address is not below the lower bound of protected memory. MEV is sent by Memory Management at P5 if a violation occurs there. The MEFLAG flip-flop (MEFLGFF) is set high on occurrence of MEV with setting of the Flag Buffer. It is reset whenever CNTRLFF is SET, and is tested with SFS5 and SFC5 commands (U103).

4.3.5 I/O Violation Logic

If at occurrence of IRSTF the S-Bus contains a HALT instruction, as decoded by gate U21A, then at the following P5, the Halt instruction flip-flop will be set (HLTIRFF will go high). It will be reset on the next IRSTF. Also during an IRSTF, the low-order six bits of the S-Bus are decoded by U32B, U32C, and U65B. If they decode to a value of $\emptyset1_8$, then I/O Select Code 1 flip-flop is set on P5 (IOSELIFF goes low).

IOGSP is low at the start of execution of I/O instructions, and comes from the Special field of microcode. If HLTIRFF or IOSELIFF

is low during IOGSP, then an illegal I/O instruction is being performed (HALT, or Select CODE \neq 1). U76C and U52D decode I/O violations (IOVIO). IOVIO is low during P5 of IOGSP for violations.

U84C and U61C detect attempted execution of a HALT. HLTVIO is low during P5 of TOGSP if HLTIRFF is high.

4.3.6 Violation Detection

U73A and W1 send a high pulse to the Interrupt Logic during P5 if any violating condition is met. Jumper W1 selects whether any I/O violation, or just HALTS are considered illegal I/O instructions, so the output of U73 is high during MEMVIO or MEV or either IOVIO or HLTVIO.

4.4 I/O Interrupt and Control Logic

This part of the 12892 option consists of I/O signal buffers, I/O command decoding logic, and interrupt generation and response logic.

4.4.1 I/O Priority

The 12892 option occupies select code 5 in the I/O system. Hence, it has higher priority than any device except power fail. Priority chaining is not done on the 12892 board, but on the CPU in order to maintain it in the absence of the option.

On the CPU (refer to Figure 5), IEN5 is high to the 12892 option if the interrupt system is enabled. If power fail control is set (CONT4FF low), PRH5 is high and the priority chain is enabled. When the FLAG is set on the 12892 board, FLG5 is low, which goes to the CPU to disable the priority chain to higher select code devices.

4.4.2 Parity Error Interrupt Generation

Two methods of interrupt requesting are performed. Parity errors generate different requests than other violations. Refer to Figure 7. Parity errors cause setting of the Flag Buffer flip-flop in U95 whether or not the interrupt system is enabled. Hence, parity errors will result in an I/O interrupt whether or not the system is enabled by STFØ.

When PE occurs, and PARENFF and PRH5 are high, then PER goes low, setting FLGBFF. At the next T2 period, the FLAG (FLAGFF) is set, and FLG5 goes low. FLG5 generates a special interrupt request in the CPU and disables the priority to other devices. So at conclusion of the current instruction, the interrupt will be serviced, whether IRQ has been generated or not. At the next T5 (SIR), IRQFF goes high. IRQFF goes high each T5 and low each T2 until the interrupt is acknowledged. NOTE that FLG5 goes low to request a special interrupt early (T2) to provide parity error interrupts preferential servicing. IRQ5 need not be high until T6, when it is needed to load the Central Interrupt Register on the CPU.

Note that if a CLF5 instruction begins the fetch phase before FLG5 goes low, then CLF5 will reset the Flag and Flag Buffer, and prevent the interrupt request, unless CNTRLFF is high, which would result in an I/O violation.

4.4.3 Memory Protect and I/O Interrupt Generation

Refer to Figures 7, 8, 10 and 11 for the following discussion.

Most of the time, Memory Protect and I/O violations interrupt before the next machine language instruction has entered the fetch cycle. However, if MPCK occurs at T2 or T3, and the next microinstruction specifies a return to the fetch routine, then there is not enough time to generate IRQ5 and FLG5 by the time the CPU is ready to read the CIR. To overcome this problem,

if the CPU reads Ø from the CIR, then it will go back and read it again, allowing time for IRQ5 to be asserted. If any other I/O device sends its IRQ before MPIOVIO can set FLG5, then servicing of the Memory Protect violation interrupt will be postponed until the first opportunity it has to interrupt again. Unless the I/O interrupt routine performs a CLF5 command, there is no danger in postponing the Memory Protect interrupt servicing in this manner. The violating program will not be allowed to perform illegal machine operations in any event.

If the Control flip-flop CNTRLFF, is set, then when MPIOVIO goes high, the output of gate U84B direct-sets the MPV flip-flop. (Refer to Figure 7.) MPV goes to the CPU and the Memory Controller to perform the following functions:

- a. Inhibit alteration of the Program Counter and S-register on the CPU.
- b. Inhibit storing into the memory address specified in the M-register of the CPU. DMA \underline{may} store into protected memory.
- c. Clear the I/O Group Enable flip-flop on the CPU, to inhibit I/O signals from the CPU.
- d. If IEN5 and PRH5 are asserted, generate a Special Interrupt Request (refer to Figure 8). This allows MPV interrupts to occur before the next instruction is fetched.

MPV is returned to high state by either of two occurrences:

- a. IAK: An interrupt is being serviced, so protection from illegal operations is not required any longer.
- b. FETCH: This would not occur with MPV low, unless the interrupt system was not enabled, or the computer was in the Halt mode. In either case, the next instruction is to be allowed to execute freely until an illegal operation is attempted.

If MPIOVIO, CNTRLFF, IEN5, and PRH5 are all high, then the Flag Buffer, FLGBFF, is set high. FLAGFF is set on the next T2, which sends FLG5 to the CPU to disable the priority chain. As long as FLAGFF is set, IRQ5 will be high only during T5 and T6 until the interrupt is granted. When IAK occurs and IRQ5 is asserted, the FLAGFF and FLAGBFF are cleared, and IRQ5 will no longer occur.

4.4.4 Interrupt Handling

When the CPU services a Memory Protect, Parity, or I/O interrupt, IAK is high during the last half of T6. IAK performs the following functions (refer to Figures 7, 9).

- a. In conjunction with IRQ5, direct-clears the Flag and Flag Buffer flip-flops
- b. In conjunction with IRQ5, sends a low level on RESPE to the CPU to reset the Parity Error LED on the front panel.
- c. Resets MPV high at the end of P5
- d. Unconditionally sets the Interrupt flip-flop (INT1FF) on P5, indicating occurrence of any interrupt (Figure 9).
- e. Clears the Indirect Counter.

The Interrupt flip-flop (INT1FF, U94), Interrupt 2 flip-flop (INT2FF, U94) and the control flip-flop (CNTRLFF) and their associated logic (Figure 9) determine enabling and disabling of the Memory Protect features. Recall that Memory and I/O Protection are to be disabled on occurrence of any interrupt, unless the interrupt trap cell contains an I/O instruction other than HALT.

Refer to Figures 9, 12, 13 for the following discussion.

Unconditionally, INTIFF is set high at the trailing edge of
P5 during IAK. If CNTRLFF is already low, then at the following
T2, INTIFF is set low again, preventing CNTRLFF from being set
high, except by a succeeding STC5 instruction.

If CNTRLFF is high when INTlFF is high, then at the next T5, CNTRLFF is set low, disabling the Memory Protect and I/O Protect features. If IOGSP does not go low by T2 following CNTRLFF going low, then there was no I/O instruction in the trap cell, and INTlFF is set low, and CNTRLFF is left cleared.

However, if there is an I/O instruction in the trap cell, then TOGSP will be low at T2, then INT1FF will be set high at the end of T2 and INT1FF will go low if the instruction is not a HALT. One T-period later, CNTRLFF will be set high. The second Interrupt flip-flop, INT2FF, introduces a delay prior to setting of CNTRLFF to allow unprotected execution of the trap cell instruction.

If IRQ5 is not generated by the time the CPU sends IAK and no other I/O device is interrupting, then the CIR becomes Ø.

Interrupt microcode tests for this, and attempts to load the CIR again if it is Ø. By this time, IRQ5 will be present, and the interrupt will be serviced. If INTIFF is high upon receiving IAK, it is due to this condition. So this condition direct-sets CNTRLFF again. This recreates the initial interrupt conditions described in the first two paragraphs above. The sequence will proceed normally from here (Figures 12, 13, case 2).

4.5 Violation Register

The Violation Register (Figure 14) monitors the M-Bus (15 bits). When a parity error occurs, PER clocks the M-Bus into the Violation Register, which will then contain the address of the parity error.

An STC5 instruction causes setting of the Enable Violation Register flip-flop (EVRFF), U72. As long as EVRFF is high, the Violation Register is clocked during FTCH, while the address of the current instruction is on the M-Bus. When any violation causes setting of FLGBFF, EVRFF is set low, locking the offending address into the Violation Register (unless clocked by a subsequent parity error).

EVRFF may not be re-enabled until after the current violation interrupt has been serviced. (FLG5 must be high before STC5 will re-enable the EVRFF.)

The Violation Register is buffered onto the S-Bus during an LI*5 or MI*5 instruction. VIOL5FF is used as the high order bit to indicate occurrence of a parity error.

4.6 Power-On or Preset

If power is being turned on, or the Preset button is pressed in the HALT mode, the following actions occur:

- a. IOSELIFF is set high (reset state)
- b. JMPFF is set high (reset state)
- c. PARENFF is set high, enabling parity error logic
- d. VIO15FF is set low (reset state)
- e. EVRFF is set high (allow clocking of Violation Register)
- f. INTlFF is set low (reset state)
- q. INT2FF is set low (reset state)
- i. FLGBFF, FLAGFF, IRQFF, CNTRLFF are set low (Memory Protect and I/O protect shut off)
- j. MEFLGFF is set low (reset state)
- k. HLTIRFF is set low (reset state)
- 1. MPV flip-flop is set low (reset state, MPV high).




Figure 3
INDIRECT LOGIC TIMING
DURING MULTIPLE (4 LEVELS) INDIRECTS




Figure 4
PARITY ERROR LOGIC




Figure 5
PRIORITY CHAIN LOGIC
INVOLVING THE 12892 OPTION




Figure 6
VIOLATION DETECT LOGIC




Figure 7 INTERRUPT AND MPV LOGIC




Figure 9
INTERRUPT RESPONSE LOGIC

IVA -26

MPV


FLG5


IRQ4FF


PRH5 -


SPECINT

Figure 8 SPECIAL INTERRUPT LOGIC ON THE CPU













Figure 14
VIOLATION REGISTER LOGIC





12892A Memory Protect Assembly Parts List (12892-60001) Sht. 1 of 2


ITEM NO.	REFERENCE DESIGNATOR (FIRST SIX)	PART DESCRIPTION	PARENT OPTION	PART NUMBER	COMP. OPTION	r 0	QUANTITY PER
3 5	DIV. DIV.	33		7 7 7			
1	C4,5,1	CAP 0.1UF 0,13		0150-0121		U	4
1 3	C1-3,6	CAP .01UF -8,11,12,		0160-2055		U	18
	C25	CAP 820PF 5%		0160-3539		U	1
	C9,24	CAP 10UF 10%		0180-0374		U	2
	E 1	STUD SOLDER TERM		0360-0294		U	1
	R5	RES 1K 1%.125		0757-0280		U	1
	R6	RES 1.5K 1%.125		0757-0427		U	1
		PIN GRV .062X.25		1480-0116		U	2
	R3,4	RES NET 7X1.5K		1810-0020		υ	2
	R1,2	RES NET 7X1K		1810-0030		U	2
1		IC MC3001P ,91,106		1820-0141		υ	4
	U52	IC MC3003P		1820-0205		υ	1
	U66	IC SN7402N		1820-0328		U	1
1	U82,87	IC SN74H00N ,101		1820-0370		υ	3
1	U32,67	IC SN74H10N		1820-0371		υ	2
	U105	IC SN74H2ON		1820-0373		U	1
	011	IC SN74H21N		1820-0374		υ	1
1	U2 1, 22	IC SN74H30N ,42		1820-0375		U	3
1	U71,10	IC SN74H04N 7		1820-0424		U	2
1	U12,34	IC SN74181N ,46,54		1820-0606		U	4
	U44	IC SN74182N		1820-0611		u	1
	U95	IC 9314PC		1820-0626		U	1

12892A Memory Protect Assembly Parts List (12892-60001) Sht. 2 of 2

NO.	REFERENCE DESIGNATOR (FIRST SIX)		PART DESCRIPTION	PARENT	PART NUMBER	COMP. L OPTION O C	QUANTITY PER
	J84	IC	SN74500N		1820-0681	u	1
11	U 31, 97	IC	SN74S04N		1820-0683	u	2
	-	IC	SN74S10N		1820-0685	U	2
	J 72,81 96		SN74H106N ,92,94,		1820-0715	u	6
11	J14 , 17		9308PC • 56		1820-0742	u	4
11	J16,37	IC	HP147A		1820-0755	U	2
1	126,57	IC	HP106A		1820-0759	U	2
1	J36 , 47	IC ,77	HP106B		1820-0760	U	3
L	103	IC	8T13 B		1820-1080	U	1
H	11	WIR	E JUMPERS	į	8159-0005	U	1
		EXT	RACTOR-PC		5040-6001	W	1
		EXTI	RACTOR-BLAC	K	5040-6068	W	1
		BOAF	RD-ETCHED		12892-80001		1







HP 12892B MEMORY PROTECT

THEORY OF OPERATION

NOTE

This document is part of the HP 1000 M, E, and F-Series Computers Engineering and Reference Documentation and is not available separately.

CONTENTS

Paragraph	Page
1.0	Introduction
2.0	General Description
2.1	Basic Block Diagram3
2.1.1	Indirect Level Logic
2.1.2	Parity Error Logic
2.1.3	Memory and I/O Violation Detection Logic
2.1.4	Interrupt and Control Logic
2.1.5	Memory Protect Violation Register
2.1.6	Parity Violation Register4
2.2	Interface Signal Definitions4
2.2.1	Input Signals4
2.2.2	Output Signals
3.0	Programming
3.1	Memory Protect Feature
3.1.1	Feature Programming
3.1.2	Feature Operation
3.1.3	Protection Boundaries8
3.1.4	Indirect Addressing
3.1.5	Obtaining Violation Address
3.1.6	Memory Expansion Unit Memory Protection8
3.2	I/O Violation Feature
3.2.1	Feature Programming8
3.2.2	Feature Operation9
3.2.3	Obtaining Violating Address9
3.3	Indirect Level Logic9
3.4	Parity Error Interrupt Feature9
3.4.1	Feature Programming
3.4.2	Obtaining the Error Address
4.0	Detailed Operation
4.1	Indirect Level Logic
4.2	Parity Error Logic
4.2.1	Parity Enable Flip-Flop (PARENFF-U51B)
4.2.2	Parity Error Flip-Flop (PARERRFF U51A)
4.2.3	Parity Error Interrupts
4.3	Memory Protect and I/O Violation Detect Logic
4.3.1	Fence Register and Comparator
4.3.2	Protect Memory Lower Bounds
4.3.3	Memory Protect Violation Detection
4.3.4	Memory Management Violation Logic
4.3.5	I/O Violation Logic
4.3.6	I/O Violation Detection
4.4	I/O Interrupt and Control Logic
4.4.1	I/O Priority
4.4.2	Parity Error Interrupt Generation
4.4.3	Memory Protect and I/O Interrupt Generation
4.4.4	Interrupt Handling
4.5	Violation Registers
4.5.1	Parity Violation Register17
4.5.2	Memory Protect Violation Register
4.6	Power-On or Preset

12892B MEMORY PROTECT OPTION THEORY OF OPERATION

1.0 INTRODUCTION

This Document provides the theory of operation for the 12892B Memory Protect/Parity option for the 21MX computers. Discussion is conducted on the functional block, programming, and detailed operation levels. Block diagrams, generalized logic diagrams, and timing diagrams are used to show operation. Understanding of this document is essential when performing maintenance or trouble shooting on the 12892B option.

2.0 GENERAL DESCRIPTION

The following paragraphs describe the basic block diagram and define signals which interface with other computer system components.

2.1 Basic Block Diagram

Refer to Figure 1 for the following discussions.

- 2.1.1 Indirect Level Logic This logic consists primarily of a counter which generates a signal to allow normal I/O interrupts in the CPU during indirect addressing routines, after three levels of indirection.
- 2.1.2 Parity Error Logic
 This block of logic is used to enable and disable the 12892E option to interrupt on occurrence of a parity error. When a parity error occurs, bit 15 of the Violation Register is set high by this logic.
- 2.1.3 Memory and I/O Violation Detection Logic
 This block consists of the logic necessary to determine
 if an I/O instruction has been fetched into the Instruction
 Register in the CPU, what bounds to allow on protected
 memory, and whether a reference to protected memory is
 imminent.
- 2.1.4 Interrupt and Control Logic
 This block receives and decodes timing signals and I/o
 commands from the CPU and controls the other logical blocks.
 It also controls generation and handling of interrupts.
- 2.1.5 Memory Protect Violation Register
 The Memory Protect Violation Register is loaded from the
 M-Bus with the address of the current instruction. When a
 12892B option interrupt condition is imminent, it is
 disabled, saving this address.

2.1.6 Parity Violation Register
The Parity Violation Register is loaded from the M-Bus on
the trailing edge of every memory read command. The
occurance of a parity error inhibits subsequent
clocking of this register.

2.2 Interface Signal Definitions

This section describes the main signals which interface the 12892B option board to other elements of the computer. Standard busses and I/O signals are not included. All signals are TTL compatible, ground true unless otherwise specified.

2.2.1 Input Signals

"Fetch". From the microinstruction Special field on the CPU. Indicates that an instruction has been fetched and that its address is present on the M-Bus. Causes resetting of violation detect logic and indirect counter, and loads the Memory Protect Violation Register.

"Halt on Parity Error". From the parity option switch on the CPU. Indicates the CPU is set to nalt on parity errors, and disables parity interrupts. Remains in one state until switch is manually changed.

"Increment indirect counter". From the microinstruction Special field on the CPU. Signals another level of indirect to the indirect level logic. Occurs during one unfrozen P5 period.

"I/O group special". From the microinstruction special field on the CPU. Indicates that the I/O group signals will be enabled on the next T2 period. Lasts one T-period plus the number of T-periods to the nearest T2 (freeze time): 1 to 5 T-periods in length.

"Instruction Register Store, freezable". From microinstruction store field on CPU. Indicates that data is being loaded into the Instruction Register on the CPU, and is currently present on the S-BUS. Used to set up error-detection logic for the current instruction. Lasts one T-period, broken up by freeze time.

"Memory Expansion Violation" Generated by Memory Management Unit (MMU). Indicates violation of protected memory in that unit. Occurs during P4 of imminent violation in the MEU.

"MPCK" "Memory Protect Check". From microinstruction Special field on CPU. Causes check for possible protected memory bounds violation. Occurs for one T-period plus freeze time, if any.

"Parity Error". From the Memory Controller.
Indicates occurrence of parity error during memory reference. Consists of a pulse generated when data is valid during a Read operation.

DMAFRZ "DMA freeze condition". From the DMA board.
Indicates that DMA is using the S-BUS and the CPU is frozen. Prevents error-checking the S-Bus until the CPU has control of it again.

2.2.2 Output Signals

"Control 5". Signal to Memory Management to show state of control flip-flop.

"Flag 5". Signal to CPU indicating state of Flag flip-flop. Used to disable the I/O priority chain and to generate a Special interrupt request.

MPCND "Memory Protect Conditional". Signal to Memory Management Unit. Indicates a memory protect check is in progress so the MEU can check for violations.

MPINTON "Memory Protect interrupt on". Signal to CPU. Indicates more than three levels of indirection have occurred, and enables normal I/O interrupts to occur during further indirect levels.

"Memory Protect Violation". Generated when the control is set and violations other than parity errors occur. Prevents CPU from altering protected memory or registers and disables I/O signals.

RESPE "Reset parity error". Signal to CPU which clears the parity error light on servicing of a 12892B option interrupt request.

"Skip flag". Positive true. True when the skip condition is met for a SFS5 or SFC5 instruction. Responds to state of the Memory Expansion Flag flip flop (whether violation occurred in the Memory Management Unit).




Figure 1
12892 Option Block Diagram

² 0 PROGRAMMING

The 12892B option interfaces with the CPU as a standard I/O device, except with regard to interrupt generation and handling. It is accessed as select code 5 in the I/O system. It performs the function described below.

3.1 Memory Protect Feature

This feature prevents certain instructions from altering memory below a programmed fence, and from jumping into protected memory. The check for possible violations is initiated by a microcode instruction field, so operation of this feature is very instruction dependent. The programmer should consult the microprogramming manual and the specifications for the extra firmware packages installed in his computer to determine the extent of memory protection for his available instructions. The following discussions apply to Base Set and Extended Arithmetic Unit Instructions.

3.1.1 Feature Programming Memory Protection is enabled by a STC 5 instruction. It is disabled at power-up or by pressing the Preset button in the HALT mode, or by executing a trap cell instruction during an interrupt which is a Halt or a non-I/O instruction.

3.1.2 Feature Operation

If Memory Protection is enabled, and the interrupt system is enabled by a previous STFO command, then an interrupt to trap cell 5 will be generated if any of the following instructions attempt to access protected memory:

- a. ISZ
- b. JSB
- c. STA
- d. STB
- e. DST
- f. JMP
- g. Any other instruction, not in the base set, which provides memory protection.

The interrupt system must always be enabled before enabling Memory Protection. If the interrupt system is off and Memory Protect is on and a violation occurs the CPU will permanently freeze and can recover only by going to reset.

3.1.3 Protection Boundaries

The upper address bound of protected memory is loaded from the A or B register into the Fence Register in the 12892B option by an OTA5/OTB5 command. Memory addresses below this Fence are protected.

The lower address bound depends on the instruction being executed. For any instruction with a JSB format in the Instruction Register at the time of a memory protect check in microcode, the lower bound of protection is address 0 (the A-register). For all other instructions, the lower bound is address 2. Addresses equal to or above the lower bound are protected.

3.1.4 Indirect Addressing

Indirect addressing is permitted through protected memory for protected instructions, but the final effective address must be in unprotected memory.

3.1.5 Obtaining violation Address

After a Memory Protect interrupt has occurred, the address of the violating Instruction may be obtained by a LIA5/LIB5 command. If a parity error occurs after the Memory Protect violation, the address loaded by LIA5/LIB5 will be that of the parity error. BIT 15 is low if the address was related to Memory Protection.

3.1.6 Memory Expansion Unit Memory Protection

The reader is referred to the Memory Expansion Unit (MEU) specifications for programming Memory Protect for that option. The 12892B option generates interrupts when notified by the MEU that a violation has occurred.

3.2 I/O Violation Feature

This feature provides protection of the system from illegal I/O instructions by causing an interrupt when an illegal I/O instruction is attempted.

3.2.1 Feature Programming

I/O protection is enabled and disabled simultaneous with Memory Protection.

3.2.2 Feature Operation

The definition of an illegal T/O instruction is controlled by jumper W7. Instructions referencing select code 1 (front panel display register or Overflow flip-flop) are always legal. The jumper positions have the following meanings:

W7-OUT: All other I/O instructions are illegal. W7-IN: Only Halt instructions are illegal. If this feature is enabled, and the interrupt system is enabled by a previous STFO, an interrupt to location 5 is generated if an illegal I/O instruction is attempted. Whether or not the interrupt system is enabled, the illegal instruction is treated as a NOP.

3.2.3 Obtaining Violating Address

After an interrupt occurs, the address of the violating instruction may be obtained from the memory protect violation register by a LTA5/LTB5 instruction. Bit 15 will be low. Parity errors occurring subsequent to a violating I/O instruction will cause the address of the parity error plus bit 15 high to be loaded into the Parity Violation Register.

3.3 Indirect Level Logic

Each time a level of indirect addressing is executed in the base set routines, the Indirect Counter on the 128928 option is incremented, until the third level. Then any pending interrupts are allowed to cause termination of indirect addressing, resetting of the P-counter to the start of the current instruction, and servicing of the interrupt before attempting the indirect addressing again. This prevents indirect addressing from holding off critical interrupt requests.

3.4 Parity Error Interrupt Feature

If the INTERRUPT/IGNORE feature is switch-selected on the CPU, the Parity Error Logic is enabled on the 128928 option, and the priority chain is high to the 128928 option board, then a parity error will cause an interrupt to trap cell 5. This interrupt will occur whether or not the interrupt system has been enabled (by a previous STFU). An LIA5/LIB5 will fetch the address of the parity error plus bit 15 high.

If the HALT ON PARITY feature is switch-selected on the CPU and jumper w3 is installed, no interrupt will be generated. An LIA5/LIB5 will return meaningless data. If jumper w3 is not installed, the 12892B will interrupt following the HALT if RUN is pressed before PRESET. If PRESET is not pressed an LIA5/LIB5 will fetch the address of the parity error with bit 15 nign.

3.4.1 Feature Programming

This feature is enabled by the following:

- a. STF5 instruction
- b. Power turn-on
- c. Pressing the PRESET button in the Halt mode.

The following occurrences disable the Parity Interrupt feature:

- a. A memory parity error occurs during a Read operation.
- b. A CLF5 command is performed.
- c. The Halt-on-Parity option is switch-selected on the CPU and W3 installed.

3.4.2 Optaining the Error Address

After occurrence of a parity error interrupt, the address on the M-Bus at the time of the parity error may be obtained by a LIA5/LIB5 instruction unless Halt-On-Parity selected and W3 installed. BIT 15 will be a one.

4.0 DETAILED OPERATION

This section contains a detailed theory of operation for the 12892B Memory Protect Option. The reader should refer to the detailed schematic for this option, as well as the figures and diagrams referred to in this discussion. IC pack numbers are given in parentheses.

4.1 Indirect Level Logic

This consists of the two J-K flip-flops ICA, ICB (U42), and their associated logic. Refer to Figures 2 and 3. The flipflops form a simple counter, clocked by INCI, which occurs at P5 (M-Series) or P3 (E-Series) of a microinstruction which specifies INCI in its Special field. This occurs in the indirect addressing routine. The counter increments are shown in Figure 2, at each occurrence of \overline{INCI} . When ICA=0 and ICB=1 the counter will not increment further, and MPINTON will go low until the counter is reset by $\overline{\text{FTCH}}$ at the next instruction fetch, or by IAK. This insures that each instruction, including interrupt trap cells, is allowed no more than 3 levels of indirect before checking for interrupts. MPINTON directly sets the Interrupt Enable flip-flop (INTENFF) on the CPU, allowing normal interrupts to be sensed during indirect addressing.

4.2 Parity Error Logic

This logic consists of the Parity Enable flip-flop (PARENFF), the Parity Error flip-flop (PARERFF), the Parity Violation Register, and their associated gates.

4.2.1 Parity Enable flip-flop (PARENFF-U51B)

A STF5 or POPIO will set this flip-flop setting PARENFF (U51-9) high, enabling clocking of the parity violation register and parity interrupts.

A CLF5 or a Parity interrupt will reset PARENFF (U51-9) low, inhibiting parity violation register clocking.

4.2.2 Parity Error flip-flop (PARERRFF U51A)

A STC5 or POPIO will reset this flip-flop setting PARERRFF (U51-5) low, selecting the memory protect violation register on the next LTA5/LIB5.

A parity error will set this flip-flop causing PARERRFF (U51-5) to go high, selecting the parity violation register on the next LIA5/LIB5.

4.2.3 Parity Error Interrupts

The PE signal initiates an interrupt if a parity error occurs, PRH5 is high, PARENFF is high, and INTERRUPT/IGNORE is selected or HALT ON PARITY is selected and jumper w3 is not installed. PE will perform the following actions:

- Direct set PARERRFF selecting Parity Violation register.
- b. Reset PARENFF, disabling future parity interrupts.
- c. Set the FLGBFRFF in the interrupt logic.
- d. Reset EVRFF, preventing further clocking of the Memory Protect Violation register.

4.3 Memory Protect and I/O Violation Detect Logic

This logic consists of buffers, a comparator, flip-flops, the fence register, and associated logic necessary to decode the various violation conditions. Refer to Figure 6.

4.3.1 Fence Register and Comparator

An OTA5/OTB5 instruction will cause generation of 100 and SEL5 (select code 5) signals, which will load the buffered contents of the S-Bus into the Fence Register (U34, U74). The Fence Register and buffered S-Bus are inputs to the comparator logic (U24, U14, U54, U84, U44) which constantly performs the subtraction "M-BUS MINUS FENCE". MPCARRY is high if the fence is greater than the M-Bus. Thus, if an address is present on the M-Bus, MPCARRY indicates if it is below the upper bound of protected memory.

4.3.2 Protected Memory Lower Bounds

The lower bound of protected memory is determined by the presence or absence of a JMP instruction in the IR on the CPU. U86 causes setting low of the JUMP flip-flop (U93). U93-15 goes low if a JMP instruction is present on the S-Bus when a STORE into the IR is performed (IRSTF). U93-15, U94, and U83D decode violation of the lower bounds of protected memory, the output of U83D is high if the instruction is a JMP, or if the M-Bus is not 0 or 1. If either of these conditions is true, then if MPCARRY is high, a violation condition is present.

4.3.3 Memory Protect Violation Detection

UllA decodes memory violation conditions. One microinstruction before a STORE into memory is initiated, the memory address is placed on the S-Bus (M-Series only, the E-Series checks on the M-Bus) and MPCK is specified in the special field. MPCK is sent to the 12892B and the address is checked for a violation by the logic of sections 4.3.1 and 4.3.2 above. If there is a violation, then during the next P5, MPVIO (Ull-12) is low.

4.3.4 Memory Management Violation Logic

The Memory Management package has its own protection logic. It is sent information from the 12892B to allow it to perform this function. CTL5 notifies Memory Management of the state of the memory protect feature. MPCND=MPCK • (A01 + JMP) which is low if a STORE address is above the lower bound of protected memory. If Memory Management detects a violation, it will assert MEV at the next P4, setting the Memory Expansion Violation flip-flop (MEVFF U81B), and the FLGBFR flip-flop. MEVFF is reset by POPIO or STC5. The state of MEVFF may be tested with SFS5 and SFC5.

4.3.5 I/O Violation Logic

If at occurrence of IRSTF the S-Bus contains a HALT instruction, as decoded by gate U95, then at the following P5, the Halt instruction flip-flop will be set (U93-10 will go low). It will be reset on the next IRSTF. Also during an IRSTF, the low-order six bits of the S-Bus are decoded by U73D and U85. If they decode to a value of 01 octal, then I/O Select Code 1 flip-flop is set on P5 (u93-6 goes low).

 $\overline{\text{IOGSP}}$ is low at the start of execution of I/O instructions, and comes from the special field of microcode. If U93-10 or U93-6 is low during IOGSP, then an illegal I/O instruction is being performed (HALT or select code $\frac{1}{2}$ 1). U92A and U32B decode I/O violations ($\overline{\text{IOVIO}}$). $\overline{\text{IOVIO}}$ is low during P5 of IOGSP for violations.

4.3.6 I/O Violation Detection

HALT instructions are always illegal. Jumper W7 selects the action to be taken for all other I/O instructions. If W7 is installed, I/O instructions to any select code are legal. With W7 out, only I/O instructions to select code l are permitted.

4.4 I/O Interrupt and Control Logic

This part of the $128\,92B$ option consists of I/O signal buffers, I/O command decoding logic, and interrupt generation and response logic.

4.4.1 I/O Priority

The 12892B option occupies select code 5 in the I/O system. Hence, it has higher priority than any device except power fail. Priority chaining is not done on the 12892B board, but on the CPU in order to maintain it in the absence of the option.

On the CPU (refer to Figure 5), IEN5 is high to the 12092B option if the interrupt system is enabled. If power fail control is set (CONT4FF low), PRH5 is nigh and the priority chain in enabled. When the FLAG is set on the 12892B board, FLG5 is low, which goes to the CPU to disable the priority chain to nigher select code devices.

4.4.2 Parity Error Interrupt Generation

Two methods of interrupt requesting are performed. Parity errors generate different requests than other violations. Refer to Figure 7. Parity errors cause setting of the Flag Buffer flip-flop in U81 whether or not the interrupt system is enabled. Hence, parity errors will result in an I/O interrupt whether or not the system is enabled by STFO.

If PARENFF, PRH5 and HLTPE are high and PE occurs, then U52-8 goes low, setting the PARERRFF and the FLGBFRFF. At the next ENF (T2) period, the FLGFF will set and FLG5 will go low. FLG5 generates a special interrupt request in the CPU and disables the priority to select codes 6 and above. At the next STR (T5), the IRQFF will set asserting IRQ5 to the CPU. IRQFF will go high each T5 and low each T2 until the interrupt is acknowkedged Note that FLG5 goes low to request a special interrupt early (T2) to provide parity error interrupts preferential servicing. IRQ5 need not be high until T6, when it is needed to load the Central Interrupt Register (CIR) on the CPU.

Note that if a CLF5 instruction begins the fetch phase before $\overline{\text{FLG5}}$ goes low, then CLF5 will reset the Flag and Flag Buffer, and prevent the interrupt request, unless CNTRLFF is nigh, which would result in an 1/0 violation.

4.4.3 Memory Protect and I/O Interrupt Generation

Refer to Figures 7, 8, 10, and 11 for the following discussion.

Most of the time, Memory Protect and I/O violations interrupt before the next machine language instruction has entered the fetch cycle. However, if MPCK occurs at T2 or T3, and the next microinstruction specifies a return to the fetch routine, then there is not enough time to generate IRQ5 and FLG5 by the time the CPU is ready to read the CIR. To overcome this problem if the CPU reads 0 from the CIR, then it will go back and read it again, allowing time for IRQ5 to be asserted. If any other I/O device sends its IRQ before MPIOVIO can set FLG5, then servicing of the Memory Protect violation interrupt will be postponed until the first opportunity it has to interrupt again. Unless the I/O interrupt routine performs a CLF5 command, there is no danger in postponing the Memory Protect interrupt servicing in this manner. The violating program will not be allowed to perform illegal machine operations in any event.

If the Control flip-flop (CNTRLFF), is set, then when MPIOVIO goes high, the output of gate U92D sets the MPV flip-flop on the next P5. (Refer to Figure 7). MPV goes to the CPU and the Memory Controller to perform the following functions:

- a. Inhibit alteration of the Program Counter and S-register on the CPU.
- b. Inhibit storing into the memory address specified in the M-register of the CPU. DMA may store into protected memory.
- c. Clear the I/O Group Enable flip-flop on the CPU, to innibit I/O signals from the CPU.
- d. If IEN5 and PRH5 are asserted, generate a Special Interrupt Request (refer to Figure 8). This allows MPV interrupts to occur before the next instruction is fetched.

MPV is returned to the high state by IAK. An interrupt is being serviced, so protection from illegal operations is not required any longer.

If MPIOVIO, CNTRLFF, IEN5, and PRH5 are all high, then the Flag Buffer, FLGBFRFF, is set high. FLAGFF is set on the next T2, which sends FLG5 to the CPU to disable the priority chain. As long as FLAGFF is set, IRQ5 will be high only during T5 and T6 until the interrupt is granted. When IAK occurs and IRQ5 is asserted, the FLAGBFF is cleared, FLGFF clocked off at next T2, and IRQ5 will no longer occur.

4.4.4 Interrupt Handling

when the CPU services a Memory Protect, Parity, or I/O interrupt, IAK is high during the last half of T6. IAK performs the following functions (refer to Figures 7, 9).

- a. In conjunction with IRQ5, clears the flag Bufter flip-flop.
- p. In conjunction with IRQ5, sends a low level on RESPE to the CPU to reset the Parity Error LED on the front panel.
- c. Resets MPV nign at P5.
- d. unconditionally sets the Interrupt flip-flop (INTPTFF) indicating occurence of any interrupt (Figure 9).
- e. Clears the indirect counter.

The Interrupt flip-flop (INTPTFF, U31B) and the control flip-flop (CNTRLFF) and their associated logic (Figure 9) determine enabling and disabling of the Memory Protect features. Recall that Memory and I/O Protection are to be disabled on occurrence of any interrupt, unless the interrupt trap cell contains an I/O instruction other than HALT.

The interrupt flip-flop (INTPTFF) is set high during TAK if CTLFF is high. At P5, during TAK, the CTLFF is direct cleared disabling the Memory Protect and I/O Protect feature. If the trap cell contains an I/O instruction, TOGSP is asserted before the next FTCH and if the trap cell instruction is not a HLT, the CTLFF is set high at P5 during the LOGSP, thus re-enabling Memory Protect and I/O Protect features.

If the trap cell does not contain an I/O instruction (or it contains a HLT) the CTLFF remains low.

In either case, the next FTCH clears the INTPTFF preventing a subsequent IOGSP from setting the CTLFF.

4.5 Violation Registers

4.5.1 Parity Violation Register

The M-Bus is clocked into the PVR on the trailing edge of every READ (Read command from the CPU or DMA to memory) as long as the PARENFF (U51B) is set. When a parity error occurs, the PARENFF is reset inhibiting the PVR clock thus holding the address of the parity error in the PVR.

The PVR is buffered onto the S-Bus during an L1* 5 or M1* 5 instruction. Bit 15 of the PVR is always a one.

4.5.2 Memory Protect Violation Register

An STC5 instruction causes setting of the Enable Violation Register flip-flop (EVRFF), U33B. As long as EVRFF is high the Memory Protect Violation Register is clocked during FTCH, while the address of the current instruction is on the M-bus. When any violation causes setting of FLGBFF, EVRFF is set low locking the offending address into the violation register.


EVRFF may not be re-enabled until after the current violation interrupt has been serviced.

The MP Violation Register is buffered onto the S-Bus during an LI*5 or MI*5 instruction. Bit 15 of the MPVR is always a zero.

4.6 Power-On or Preset

If power is being turned on, or the Preset button is pressed in the HALT mode, the following actions occur:

- a. TOSELIFF is set high (reset state)
- b. JMPFF is set high (reset state)
- c. PARENFF is set high, enabling parity error logic
- a. EVRFF is set high (allow clocking of Violation Register)
- e. INTPTFF is set low (reset state)
- f. FLGBFF, FLAGFF, IRQFF, CNTRLFF are set low (Memory Protect and I/O protect shut off)
- g. MEVFLGFF is set low (reset state)
- n. HLTFF is set high (reset state)
- i. MPV flip-flop is set low (reset state, MPV high).







Figure 3
INDIRECT LOGIC TIMING
DURING MULTIPLE (4 LEVELS) INDIRECTS



Parity Error Logic




Figure 5
PRIORITY CHAIN LOGIC
INVOLVING THE 12892 OPTION




Figure 6
Violation Detection Logic




Figure 7 Interrupt and MPV Logic




Figure 8 SPECIAL INTERRUPT LOGIC ON THE CPU




Figure 9

Interrupt Response Logic




Figure 10 INTERRUPT TIMING FOR I/O VIOLATIONS





Figure 11 INTERRUPT TIMING FOR FENCE VIOLATIONS DURING A ST* INSTRUCTION







Figure 14
Violation Register Logic



12892B Memory Protect Assembly Parts List (12892-60003) Sht. 1 of 3

ITEM NO	REFERENCE DESIGNATOR FIRST SIX1	PART DESCRIPTION	PARENT OPTION	PART NUMBER	COMP. OPTION	ο Γ	QUANTITY PER
01	C1-3,5	CAP .01UF		0160-2055		u	1 0
υα	C13	CAP 820PF 5%		0160-3539		u	1
0.0	C4,7	CAP 15UF 10%		0180-1746		O	5
0.0	F 1 = 3	STUD SOLDER TER∾		0360-0474		u	3
		SUCKET 16 DIP LO)	1200-0482		u	1
0.0	N4-6	JMPR PLUG .3"C-0		1258-0124		u	3
		PIN GRV .062X.25	į	1480-0116		u	5
0.0	P1-3	NETWORK-RES SIP		1810-0164		u	3
0.1	U33,51	TC SN74S112N	į	1820-0629		u	3
no	1153	IC SN748000		1820-0681		u	1
იე	U4 3	IC SN74804N		1820-0683		Ų	1
00	011	IC SN74S10M		1820-0685		u	1
Oα	U14	IC \$N74564N		1820-0691		u	i
00	U82	IC 81138		1820-1080		u	1
00	U4 1	IC SN74851N		1820-1158		J	1
nα	U93	TC \$N748175N		1820-1191		u	1
01	U72,92	IC SN74LS00N		1820-1197		u	2
		IC SN74LS04N		1820-1199		u	1

12892B Memory Protect Assembly Parts List (12892-60003) Sht. 2 of 3 $\,$

ITEM NO.	REFERENCE DESIGNATOR (FIRST SIX)	PART DESCRIPTION	PARENT OPTION	PART NUMBER	COMP. OPTION	5 r	QUANTITY PER
0.0	U 91			1820-1199			
	U 71	IC SN74LS08N	i	1820-1201		u	1
0.0	U5 2	IC SN74LS10N		1820-1202		u	1
0 0	u2	IC SN74LS11N		1820-1203		u	1
0 0	U 32	IC SN74LS20N		1820-1204		u	1
01	U85 , 94	IC SN74LS30N ,95		1820-1207		1,4	3
0.0	U8 3	IC SN74LS32N		1820-1208		u	1
0 1	U31,42	IC SN74LS112N		1820-1212		u	3
0.0	U86	IC SN74LS 55		1820-1284		U	1
01	U15,25	IC \$N748257N ,45,55		1820-1301		u	4
0.0	113	IC SN74S132N		1820-1307		u	1
0.1	U35,73	IC SN74802N		1820-1322		U	5
01	U23,61	IC SN74508N		1820-1367		IJ	3
01	U24,44	IC SN74LS85N ,54,84		1820-1419		u	4
0 1	U 36, 46	IC SN74LS158N ,75,76		1820-1428		U	4
60	U12	IC SN74S32N		1820-1449		U	1
0 1 0 3		IC SN74273N ,34,56		1820-1461		u	6
		LAREL-USA		7120-6830		L	1
		EXTRACTOR-PC		5040-6001		W	1

12892B Memory Protect Assembly Parts List (12892-60003) Sht. 3 of 3 $\,$

EM IO.	REFERENCE DESIGNATOR (FIRST SIX)	PART DESCRIPTION	PARENT OPTION		COMP. OPTION	QUANTITY PER
1		EXTRACTOR-BLACK		5040-6068		w 1
1						
١						
١						
١						
l						
ł						
			İ			

