


# HP 1000 A600/A600+ Computer

Engineering and Reference Documentation — Vol. 1



## MANUAL UPDATE

MANUAL IDENTIFICATION

**UPDATE IDENTIFICATION** 

**Update Number:** 

Title:

HP 1000 A600/A600+ Computer

Engineering and Reference Documentation

1 (June 1984)

Part Number:

02156-90003

THIS UPDATE GOES WITH:

First Edition (March 1983)

#### THE PURPOSE OF THIS MANUAL UPDATE

is to provide new information for your manual to bring it up to date. This is important because it ensures that your manual accurately documents the current version of the product.

#### THIS UPDATE CONSISTS OF

this cover sheet, a printing history page, all replacement pages, and write-in instructions (if any). Replacement pages are identified by the update number at the bottom of the page. A vertical line (change bar) in the margin indicates new or changed text material. The change bar is not used for typographical or editorial changes that do not affect the text. New pages to be added do not contain change bars.

#### TO UPDATE YOUR MANUAL

identify the latest Update (if any) already contained in your manual by referring to the Printing History Page (page ii). Incorporate only the Updates from this packet not already included in your manual. Following the instructions on the back of this page, replace existing pages with the Update pages and insert new pages as indicated. If any page is changed in two or more Updates, such as the Printing History Page which is furnished new for each Update, only the latest page will be included in the Update package. Destroy all replaced pages. If "write-in" instructions are included they are listed on the back of this page.



## TECHNICAL MANUAL UPDATE (02156-90003)

Note that "\*" indicates a changed page.

#### **UPDATE**

#### **DESCRIPTION**

1

A. Replace the following pages with the pages supplied:

#### **VOLUME 1**

Title Page*/ii*	xvii*/xviii*	6-9*/6-10*
v*/vi*	xix*/Blank	6-11*/6-12
vii*/viii*	6-1*/6-2*	6-71/6-72*
ix*/x*	6-3*/6-4*	6-73*/6-74*
xi*/xii*	6-5*/6-6*	
xiii*/xiv*	6-7*/6-8*	
xv*/xvi*		

B. Add the following new pages supplied:

6-75/6-76	6-85/6-86
6-77/6-78	6-87/6-88
6-79/6-80	6-89/6-90
6-81/6-82	6-91/6-92
6-83/6-84	Index
0 00/0-04	Index-1 through Index-15/Blank

C. Replace the following pages with the pages supplied:

#### **VOLUME 2**

Title Page\*/ii\*
iii\*/iv\*
v\*/Blank

D. Remove original Appendix A and replace with new Appendix A:

Pages A-1 through A-73/A-74

E. For A600+ only, remove Appendix D (Pages D-1 thru D-167), and replace with Update 1, Appendix D. For A600, retain the present Appendix D.

# HP 1000 A600/A600+ Computer

**Engineering and Reference Documentation** 

Volume 1



## PRINTING HISTORY

The Printing History below identifies the Edition of this Manual and any Updates that are included. Periodically, Update packages are distributed which contain replacement pages to be merged into the manual, including an updated copy of this Printing History page. Also, the update may contain write-in instructions.

Each reprinting of this manual will incorporate all past Updates, however, no new information will be added. Thus, the reprinted copy will be identical in content to prior printings of the same edition with its user-inserted update information. New editions of this manual will contain new information, as well as all Updates.

To determine what software manual edition and update is compatible with your current software revision code, refer to the appropriate Software Numbering Catalog, Software Product Catalog, or Diagnostic Configurator Manual.

#### **NOTICE**

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANT-ABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance or use of this material.

Hewlett-Packard assumes no responsibility for the use or reliability of its software on equipment that is not furnished by Hewlett-Packard.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied, reproduced or translated to another program language without the prior written consent of Hewlett-Packard Company.

### SAFETY CONSIDERATIONS

**GENERAL** - This product and relation documentation must be reviewed for familiarization with safety markings and instructions before operation.

#### **SAFETY SYMBOLS**



Instruction manual symbol: the product will be marked with this symbol when it is necessary for the user to refer to the instruction manual in order to protect the product against damage.



Indicates hazardous voltages.



Indicates earth (ground) terminal (sometimes used in manual to indicate circuit common connected to grounded chassis).

#### WARNING

The WARNING sign denotes a hazard. It calls attention to a procedure, practice, or the like, which, if not correctly performed or adhered to, could result in injury. Do not proceed beyond a WARNING sign until the indicated conditions are fully understood and met.

#### CAUTION

The CAUTION sign denotes a hazard. It calls attention to an operating procedure, practice, or the like, which, if not correctly performed or adhered to, could result in damage to or destruction of part or all of the product. Do not proceed beyond a CAUTION sign until the indicated conditions are fully understood and met.

#### CAUTION

#### STATIC SENSITIVE DEVICES

Some of the semiconductor devices used in this equipment are susceptible to damage by static discharge. Depending on the magnitude of the charge, device substrates can be punctured or destroyed by contact or mere proximity to a static charge. These charges are generated in numerous ways such as simple contact, separation of materials, and normal motions of persons working with static sensitive devices.

When handling or servicing equipment containing static sensitive devices, adequate precautions must be taken to prevent device damage or destruction. Only those who are thoroughly familiar with industry accepted techniques for handling static sensitive devices should attempt to service the cards with these devices. In all instances, measures must be taken to prevent static charge buildup on work surfaces and persons handling the devices. Cautions are included through this manual where handling and maintenance involve static sensitive devices.

**SAFETY EARTH GROUND** - This is a safety class I product and is provided with a protective earthing terminal. An uninterruptible safety earth ground must be provided from the main power source to the product input wiring terminals, power cord, or supplied power cord set. Whenever it is likely that the protection has been impaired, the product must be made inoperative and be secured against any unintended operation.

**BEFORE APPLYING POWER** - Verify that the product is configured to match the available main power source per the input power configuration instructions provided in this manual.

If this product is to be energized via an auto-transformer (for voltage reduction) make sure the common terminal is connected to the earth terminal of the main power source.

#### SERVICING

#### WARNING

Any servicing, adjustment, maintenance, or repair of this product must be performed only by qualified personnel.

Adjustments described in this manual may be performed with power supplied to the product while protective covers are removed. Energy available at many points may, if contacted, result in personal injury.

Capacitors inside this product may still be charged even when disconnected from its power source.

To avoid a fire hazard, only fuses with the required current rating and of the specified type (normal blow, time delay, etc.) are to be used for replacement.

#### WARNING

#### EYE HAZARD

Eye protection must be worn when removing or inserting integrated circuits held in place with retaining clips.

#### PREFACE

This document contains engineering and reference information for the Hewlett-Packard HP 1000 A600/A600+ Computer.

The A600/A600+ computer hardware is available as printed circuit cards, computer units (boxes containing several printed circuit cards), and computer system processor units (boxes containing several printed circuit cards plus interfaces for peripheral devices).

This document has two volumes. Volume 1 provides in-depth information on the processor card, the memory cards, the HP 12013A Battery Backup Card, and the backplane. Volume 2 provides supplementary and power supply information. It also includes listings of the firmware microcode used in A600/A600+ computers.

Refer to the A600/A600+ Computer Reference Manual (part no. 02156-90001), for descriptions of the A600/A600+ instruction set. The A600+ has an enhanced version of the instruction set, including CDS (Code and Data Separation) and higher speed DMI (Dynamic Mapping Instructions). Otherwise the A600 and A600+ are identical.

Information on interface cards is provided in individual manuals supplied with each interface card. The HP 1000 A/L-Series Computer I/O Interfacing Guide (part no. 02103-90005), provides detailed information on the I/O Master circuitry included on the interface cards used in the L- and A-Series computers.

Assembly information on the 5-slot and 10-slot card cages is provided in the Card Cage Manual (part no. 12030-90001).

#### Table of Contents

#### VOLUME 1:

Section 1 HP 1000 A600/A600+ COMPUTER	
INTRODUCTION	1-1
PHYSICAL DESCRIPTION	
ELECTRICAL DESCRIPTION	
SYSTEM SUPPORT FEATURES	
VIRTUAL CONTROL PANEL	
SELF-TEST CAPABILITY	
USER MICROPROGRAMMING	-
A600 COMPUTER CIRCUIT BOARDS	-
POWER REQUIREMENTS	
Power Requirements	
Required Voltage Regulation	
Regulation Supplied by HP Part No. 0950-0848 or 0950-0885	1-12
Regulation Supplied by HP Part No. 0950-0873 or 0950-0893	
Regulation Supplied by HP 12035A Supply	
VENTILATION REQUIREMENTS	
CARD CAGE AND BACKPLANE ASSEMBLIES	
Section 2 PROCESSOR CARD	
INTRODUCTION	2-1
OVERVIEW	2-1
BACKGROUND	2-3
SYSTEM ENVIRONMENT	2-3
INTERFACE REQUIREMENTS	2-3
Backplane Signals	2-3
Frontplane Signals	2-3
FUNCTIONAL DESCRIPTION	2-7
MICROMACHINE	2-7
Microinstruction Word Format	2-7
Bit-Slice Chips	2-13
Micromachine Data Paths	2-14
Micromachine Buses	2-15
EXTERNAL PROCESSOR	2-15
Clock Generation	2-15
Interrupt Processing	2-15
Memory Accessing	
I/O Accessing	
DATA/CONTROL FLOW	0 16
D- and Y-Buses	
ALU Outputs	
Immediate Data	2-17 2-17

Microinstruction Address	_	_				2-1
Memory and I/O Access	•	•	•	•	•	2-18
Clocks	•	•	•	•	•	2-10
MICROMACHINE THEORY OF OPERATION	•	•	•	•	•	2-10
MICROINSTRUCTION WORD DESCRIPTION	•	•	•	•	•	2-10
Sequencer Operators	•	•	•	•	•	2-10
Arithmetic Operators	•	•	•	•	•	2-21
Special Operators	•	•	•	•	•	2-22
SEQUENCER	•	•	•	•	•	2-2
Instruction Decode						
Instruction Mapping						
Microsequencer						
Control Store	•	•	•	•	•	2-26
ARITHMETIC UNIT	•	•	•	•	•	2-26
Arithmetic/Logic Unit (ALU)						
Source Operand						
Destination Operand	•	•	•	•	•	2-25
Shift-Rotate	•	•	•	•	•	2-20
Alter-Chin Cresial FDIA	•	•	•	•	•	2 2
Alter-Skip Special FPLA	•	•	•	•	•	2-25
Status Register	٠	•	•	•	•	2-30
MEMORY INTERFACE	•	•	•	•	•	2-31
Normal Memory Read						
Normal Memory Write	•	•	•	•	•	2-31
Instruction Fetch						
MRG Memory References	•	•	•	•	•	2-32
EXTERNAL PROCESSOR THEORY OF OPERATION	•	•	•	•	•	2-33
GENERAL	•	•	•	•	•	2-33
SUMMARY OF MICROORDERS						
Microorder Labeling	•	•	•	•	•	2-34
SPF and SPH Special Microorders	•	•	•	•	•	2-35
Interrupt and System-Level I/O Microorders	•	•	•	•	•	2-36
Microorder Descriptions	•	•	•	•	•	2-37
Manipulation of Low Select-Code Status Flags	•	•	•	•	•	2-38
MEMORY ACCESSING	•	•	•	•	•	2-39
Memory Address Generation						
Map RAM Access						
Main Memory Access						
Boot Memory Access	•	•	•	•	٠	2-62
I/O ACCESSING AND SLAVE PROCESSING						
I/O State Machine						
Slave Processing						
SYSTEM LEVEL I/O						
System Flags						
System Registers						
INTERRUPT SYSTEM						
Interrupt Requests						
Interrupt Qualification						
Interrupt Servicing						
Instruction Execution During Interrupt Servicing						
CLOCKS AND MICROMACHINE TIMING	•	•	•	•		
Clock Generation		_				2-01

viii Update 1

Micromachine Freezes	-92
SPECIAL CONSIDERATIONS	-94
INSTRUCTION FETCHING	-91
POWER-ON TEST AND SEQUENCER STARTUP	-95
PC VALUE	-95
INTERRUPTS AND MAPPING	-95
PARTS LOCATION	-96
PARTS LIST	-96
SCHEMATIC DIAGRAMS	-06
	,
Section 3 MEMORY CONTROLLER CARD	
INTRODUCTION	3-1
OVERVIEW	_
GENERAL SPECIFICATIONS	3-1
SYSTEM ENVIRONMENT	3-2
INTERFACE REQUIREMENTS	
Processor-Controller Frontplane Interface	
Controller-Array Card Frontplane Interface	
	3-1
	3-4
	3-1
MI/MO Chain	
Array Frontplane Handshakes	3-7
Array Card Differences in A600/A700 Applications	3-7
MEMORY SYSTEM FUNCTIONAL DESCRIPTION	
BASIC OPERATION	
DATA CAPACITY	3-8
MEMORY MODULE ADDRESSING	3-8
DATA TRANSFER RATE	-10
DATA TRANSFER RATE	-10
Interface To Processor	-10
Memory Data Transfer To I/O	-10
HANDSHAKE, DATA AND ADDRESS FORMAT	-11
REFRESH OPERATIONS	
POWER FAIL CONSIDERATIONS	
TEST FEATURES	
CONTROL SIGNALS	
INTERRUPT CONDITIONS	
MEMORY CONTROLLER CARD FUNCTIONAL DESCRIPTION	
EXTERNAL REGISTERS	-
MAPPING SYSTEM	
Map Address Latch	
Read-Write Protect	
CONTROLLER ROM AND RAM	
PARITY GENERATION AND DETECTION	
REFRESH CIRCUITRY	
TIMING AND CONTROL	
DETAILED THEORY OF OPERATION	-17 -17
	7 7

Update 1 ix

Self-Con Map RAMs Frontpla: Mapped A MEMORY CONTR: Memory P: Parity E: BOOT MEMORY Boot RAM Boot ROM MAIN MEMORY Memory Co RAM Addre Data Patl PARITY SYSTEM Memory P: RAM Array BACKPLANE HAM MEMORY ACCESS Latch and Two-Cycle Three-Cyc REFRESH . BATTERY BACKU POWER SEQUENC Cold Power Power Fail Warm Power POWER REQUIRE Decoupling TEST PROVISION UNUSED GATES MEMORY CONTROLLER SE PARTS LOCATION . PARTS LIST SCHEMATIC DIAGRAMS	ne Data ddress OLLER I rotect rror Re ontroli essing h rotect y Selec NDSHAKE TIMIN d Secon e Main cle Boo LIP CING er-Up EMENTS DNS SIGNAL CIGNAL	Dr Dr REG Vi egi	rive ive IST ola ste	rer/ERitier	S on	tch Reg	gis · · · · · · · · · · · · · · · · · · ·		 											3-18 3-18 3-19 3-22 12 22 22 24 25 26 26 3-3 3-40 3-41 3-42 3-43 3-44 3-44 3-44 3-44 3-44 3-44
Section 4 MEMORY ARR	AY CAR	DS																		
INTRODUCTION PHYSICAL CHARACTERI	STICS																	, ,		4-1
MEMORY ARRAY CARD O																				4-5
MODULE CONFIG																				4-5
													_							4-7
ARRAY CARD SE																				
ARRAY CARD SE RAM ARRAY .				•																4-7
ARRAY CARD SE RAM ARRAY . ROW DECODER			•	•						•	•						• •			4-7 4-7
ARRAY CARD SE RAM ARRAY . ROW DECODER STROBE GENERA	TION	• •	•	•		 	•	•		•	•	•		•	•	•	• •			4-7 4-7 4-7
ARRAY CARD SE RAM ARRAY . ROW DECODER	TION	• •	•	•		 	•	•		•	•	•		•	•	•	• •			4-7 4-7 4-7
ARRAY CARD SE RAM ARRAY . ROW DECODER STROBE GENERA ADDRESS MULTI	 TION PLEXER	• • • •	•	•		· ·	•	•	 	•						•	• •		•	4-7 4-7 4-7 4-8
ARRAY CARD SE RAM ARRAY . ROW DECODER STROBE GENERA	· · · · · TION PLEXER	• •	•	•	•	• •	•	•		•	•	•		•	•	•	• •		•	4-7 4-7 4-7 4-8 4-8

THEORY OF OPERATION       4-         MODULE ADDRESSING CIRCUIT       4-         RAS GENERATION       4-1         ROW SELECT CONTROL       4-1         CAS GENERATION       4-1         ADDRESS MULTIPLEXER       4-1         ADDRESS LATCH       4-1         DATA LATCH       4-1         BACKPLANE DATA DRIVERS       4-1         PARITY LED LATCH       4-1         REFRESH COUNTER       4-1         FRONTPLANE HANDSHAKE SIGNALS       4-1         STAND-BY OPERATION       4-1	91223444555
Section 5 HP 12013A BATTERY BACKUP CARD	
INTRODUCTION	1344555566666688899001122
Section 6 A600/A600+ COMPUTER BACKPLANE (A600 Code is Optional)	
INTRODUCTION	.2

INTERNAL SPECIFICATIONS OVERVIEW																6-1
BACKPLANE INTERFACE HARDWARE																6-10
Processor Interface																6-10
Memory Interface																6-10
I/O Master Interface																6-10
Passive Interfaces																6-10
SPECIFICATIONS																6-11
GENERAL HARDWARE SPECIFICATIONS																6-11
POWER SUPPLY INTERCONNECT															٠	6-11
CARD SOCKET INTERCONNECTS																6-12
BACKPLANE LOADING RULES																6-14
DC Loading																6-14
Actual Worst Case Loading .																6-17
AC Loading														٠	٠	6-18
Data Bus															٠	6-18
All Other Lines															٠	6-18
INTERFACE REQUIREMENTS												•				6-20
MEMORY ACCESS PROTOCOL																6-20
MEMORY HANDSHAKE TIMING										•						6-21
INTERRUPT PROTOCOL														•	•	6-21
INTERRUPT LATENCY														•	·	6-24
REMOTE MEMORY ACCESS													•	•	٠	6-24
EXPANDED MEMORY ACCESS													•	•	Ĭ	6-24
I/O TRANSFER PROTOCOL										•	•	•	•	•	•	6-25
I/O INSTRUCTION EXECUTION										•	•	•	•	•	•	6-25
SLAVE MODE TRANSFERS								•	•	•	•	•	•	•	•	6-26
BACKPLANE SIGNAL TIMING SPECIFICATIONS									•	•	•	•	•	•	•	6-20
BACKPLANE SIGNAL DEFINITIONS									•	•		•	•	•		6-29
PARTS LOCATION										•	•	•	•	•	•	6-72
DIMENSIONS									•	•				•	•	6-72
PARTS LIST	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	6 70

INDEX

i

xii

#### VOLUME 2:

Appendix A POWER SUPPLY	
INTRODUCTION	1-1
440-WATT SUPPLY	1-1
LOGICAL SIGNALS	<b>1-2</b>
PON+	1-2
PFW	1-3
MLOST	1-3
MECHANICAL SPECIFICATIONS (440W SUPPLY)	1-3
ELECTRICAL CONNECTIONS (440W SUPPLY)	1-5
ELECTRICAL SPECIFICATIONS (440W SUPPLY)	1-8
ENVIRONMENTAL SPECIFICATIONS (440W SUPPLY)	-11
REPLACEABLE PARTS (440W SUPPLY)	-12
300-WATT SUPPLY	-27
LOGICAL SIGNALS	-20
MECHANICAL SPECIFICATIONS (300W SUPPLY)	.29
ELECTRICAL CONNECTIONS (300W SUPPLY)	.30
ELECTRICAL SPECIFICATIONS (300W SUPPLY)	.33
ENVIRONMENTAL SPECIFICATIONS (300W SUPPLY)	-36
REPLACEABLE PARTS (300W SUPPLY)	-)13 -20
HP 12154A BATTERY BACKUP MODULE	- J7.3
PHYSICAL DESCRIPTION	- Jr3
ELECTRICAL SPECIFICATION	-µ3
THEORY OF OPERATION	- J13
REPLACEABLE PARTS	-44
HP 12159A 25 kHz POWER MODULE	-49
HP 12159A SPECIFICATIONS	-49
HP 12159A THEORY OF OPERATION	
REPLACEABLE PARTS	-51
25 kHz BACKPLANE POWER APPLICATIONS	-56
NON-ISOLATED POWER SUPPLY	-56
Purpose and Basic Design	-56
Preserving Purity of Input Sine Wave	-56
Rectifier Selection	-57
Input Noise Reduction	-58
Input Filtering	-58
Regulator Dissipation	-59
ISOLATED OR FLOATING DC POWER	-59
LOW-VOLTAGE, HIGH-CURRENT POWER SUPPLY	-60
Appendix B PROCESSOR CARD REFERENCE DATA	
INSTRUCTION DECODE PAL (U1405)	B-2
INSTRUCTION DECODE PAL (U1405)	B-3
A/B ADDRESS SPECIAL PAL (U802)	D-4
INTERRUPT CONTROLLER NO. 1 PAL (U307)	B-5

Update 1 xiii

INTERRUPT CONTROLLER NO. 2	PAL	(U	407	7)										в-6
ASG SKIP SPECIAL PAL (U807	) .													B-7
INTERRUPT JUMP TABLE FPLA	(Մ20'	7)	•											B-8
SOURCE SPECIAL FPLA (U607)	•												1	B-10
I/O HANDSHAKE FPLA (U709)	•		•		•				•	•			1	3-12

Appendix C VCP, LOADERS, AND SELF-TEST PROGRAMS

Appendix D A600/A600+ BASESET MICROCODE (A600 Code is Optional)

xiv

#### LIST OF ILLUSTRATIONS (Volume 1)

Figure	1-1. HP 1	1000 A600 Computers		. 1-3
		1000 A600 Computer Block Diagram		
_				
Figure	2-1. Proc	cessor Card (12101-60001)	•	. 2-2
Figure	2-2. Proc	cessor Card in Typical System Environment	•	. 2-4
Figure	2-3. Proc	cessor Card Functional Block Diagram	•	. 2-9
Figure	2-4. Micr	roinstruction Word Format Diagram	•	2-11
		Register Read (MAPRD), Timing Diagram		2-42
Figure	2-6. MAPR	RD During DMA Transfer, Timing Diagram	•	2-42
Figure	2-7. MAPR	RD Contention with DMA Request, Timing Diagram	•	2-43
Figure	2-8. Map	Register Write (MAPWR), Timing Diagram	•	2-43
		WR During DMA Transfer, Timing Diagram		2-44
Figure	2-10. MAF	PWR Contention with DMA Request, Timing Diagram	•	2-45
Figure	2-11. Dat	ta Read (MREAD) from Main Memory, Timing Diagram	•	2-48
Figure	2-12. Dat	ta Read from Boot Memory (MREAD), Timing Diagram	•	2-49
Figure	2-13. Dat	ta Read During Refresh, Timing Diagram	•	2-50
Figure	2-14. Dat	ta Read During DMA Transfer, Timing Diagram		2-51
Figure	2-15. Dat	ta Read Contention with DMA Request, Timing Diagram .		2-52
Figure	2-16. Dat	ta Write (MWRITE) to Main Memory, Timing Diagram	•	2-53
Figure	2-17. Ins	struction Fetch (IFETCH), Timing Diagram	•	2-54
Figure	2-18. Ins	struction Refetch (RFETCH), Timing Diagram	•	2-55
Figure	2-19. RFE	ETCH Contention with DMA Request, Timing Diagram	•	2-56
Figure	2-20. Ope	erand Read (MRGREAD) for MRG, Timing Diagram	•	2-57
Figure	2-21. Ins	struction Fetch after JMP (MRGIFETCH), Timing Diagram	٠.	2-58
Figure	2-22. I/C	O Interrupt Acknowledge (MIAK), Timing Diagram	•	2-59
Figure	2-23. MIA	AK Contention with DMA Request, Timing Diagram	•	2-60
Figure	2-24. I/C	O Read (IORD) Handshake, Timing Diagram	•	2-64
		O Read During DMA Transfer, Timing Diagram		2-65
Figure	2-26. I/C	O Read Contention with DMA Request, Timing Diagram .	•	2-66
Figure	2-27. I/C	O Read with Extended IORQ, Timing Diagram	•	2-67
Figure	2-28. I/C	O Write (IOWR) Handshake, Timing Diagram	•	2-67
Figure	2-29. I/C	O Write with Extended IORQ, Timing Diagram	•	2-68
Figure	2-30. I/C	O Write Contention with DMA Request, Timing Diagram .	•	2-69
Figure	2-31. Mid	crocode Interrupt Vectoring (VECT) Timing Diagram	•	2-74
Figure	2-32. Ins	struction Decoding (JTAB LVL0) Timing Diagram	•	2-75
		Address Register Read (PELENL) Timing Diagram		2-78
		ntrol Reset (CRS) Timing Diagram	•	2-78
Figure	2-35. Dat	ta Bus Self-Test (DTST) Timing Diagram	•	2-79
Figure	2-36. Ten	mporary Interrupt Disable (TDI) Timing Diagram	•	2-79
		rity Error Timing Diagram	•	2-80
		mory Protect Timing Diagram	•	2-81
		wer Fail Warning (PFW) Timing Diagram	•	2-82
		T Flag Setting and Clearing Timing Diagram	•	2-83
Figure	ე_1/1 Tin	me Base Generator (TRG) Tick Timing Diagram	_	2-84

Update 1 xv

	$\sim$ 2-42. Time Base Generator (TBG) Turn-off, Timing Diagram $\ldots$ .	
Figure	2-43. TBG Interrupt Mask Bit (IM1), Timing Diagram	2-86
Figure	2-44. Flag Status Register (LDST and STRD), Timing Diagram	2-86
Figure	2-45. MEMGO Killer Timing Diagram	2-87
Figure	2-46. Clock Generation Timing Diagram	2-92
Figure	2-47. Clock Freeze Timing	2-93
Figure	2-48. Processor Card Parts Location	2-101
•		
Figure	3-1. Memory Controller Card (12102-60001 and 12102-60002)	3-3
	3-2. Memory Controller Card Functional Block Diagram	
	3-3. RAM Read Timing Diagram	
Figure	3-4. Busy Memory Timing Diagram	3-28
Figure	3-5. Memory Access LATCH- Timing Diagram	3-29
Figure	3-6. Memory Protect Violation During RAM Read, Timing Diagram.	3-33
Figure	3-7. RAM Write Timing Diagram	3-31 3-31
	3-8. Memory Protect Violation During RAM Write, Timing Diagram.	
rigure	3-9. Boot ROM Read Timing Diagram	3-37
rigure	3-10. Refresh Cycle Timing Diagram	-
rigure	3-11. Memory Controller Card Parts Location	3-51
	\	
	4-1. HP 12103A/C Memory Array Cards	
	4-2. HP 12103D 1M-Byte Memory Array Card	
Figure	4-3. Block Diagram of Memory Array Card	. 4-6
Figure	4-4. HP 12103A/C Memory Array Card Parts Location	4-16
Figure	4-5. HP 12103C Memory Array Card Parts Location	4-19
Figure	4-6. HP 12103D Memory Array Card Parts Location	4-22
Figure	5-1. HP 12013A Battery Backup Card	. 5-2
Figure	5-2. Battery Backup Functional Block Diagram	. 5-7
Figure	5-3. HP 12013A Battery Backup Card Parts Locations	5-14
Figure	6-1. Backplane in Typical System Environment	. 6-3
Figure	6-2. One-by-Twenty Backplane (12151-60002)	. 6-5
Figure	6-3. 16-Slot Backplane (02430-60002/02430-60015)	. 6-6
Figure	6-4. One-by-Eight Backplane (02142-60001)	. 6-7
Figure	6-5. Two-by-Five Backplane (12030-60002)	. 6-8
Figure	6-6. One-by-Five Backplane (12032-60001)	. 6-9
Figure	6-7. Card Socket Interconnects	6-15
Figure	6-8. Memory Handshake Timing Diagram	6-22
Figure	6-9. Interrupt Timing Diagram	6-23
Figure	6-10. I/O Handshake Timing Diagram	6-27
Figure	6-11. Slave Mode Timing Diagram	6-28
Figure	6-12. 10-Slot Backplane Card Configuration	6-76
Figure	6-13. 16-Slot Backplane Card Configuration	6-76
Figure	6-14. 20-Slot Backplane Card Configuration	6-77
Figure	6-15. 20-Slot Box Assembly Diagram	6-79
Figure	6-16. 16-Slot Box Assembly Diagram	
Figure	6-17. 16-Slot Schematics Diagram	6-81 6-89
TIKULE	O II. IO DIOU DUNEMAUTUS DIAPTAM	0-09

xvi

#### LIST OF TABLES (Volume 1)

Table	1-1.	Comparison of HP 1000 Instruction Base Sets	. 1-7
Table	1-2.	A600 Circuit Board Power Data	1-11
Table	2-1.	Processor/Memory Controller Frontplane Pin Assignments	. 2-5
Table	2-2.	Processor/Memory Controller Frontplane Signal Definitions .	. 2-6
		Summary of Microorders From the SPF and SPH Fields	2-35
		Summary of Interrupt and System-Level I/O Microorders	2-36
		Microorder Descriptions	2-37
		Manipulation of Low Select-Code Status Flags	2-38
		Effect of Macroinstructions on Low Select-Code Status Flags	_
		Switch Register to D-Bus Assignment	
		Processor Card Components, Schematic Cross Reference	2-97
Table	2-9.	Processor Card Parts List	
тарте	2-10	. Processor Card Farts Bist	
Table	2-1	Memory Controller/Array Frontplane Pin Assignments	. 3-5
Table	3-2·	Array Card Frontplane Signal Definitions	3-6
Table	3-2.	Memory Controller Signal Definitions	· 3-μ5
Table	3-3.	Memory Controller Components, Schematic Cross Reference	3-78
Table	3-4.	Memory Controller Components, Schematic cross Reference	3-52
Table	3-5.	Memory Controller Card Parts List	3-72
m-1-1-	1. 1	HP 12103A/C Memory Array Card Parts List	4-17
		HP 12103D Memory Array Card Parts List	4-23
Table	4-2.	HP 12103D Memory Array Card Faits Dist	7 23
Table	5_1	Specifications	. 5-3
Table	5-2	Ac Line Power-Down Sequence	5-12
		Ac Line Power-Up Sequence	5-13
		HP 12013A Battery Backup Card Parts List	5-15
Table	5-4.	nr 12013A battery backup card raits bist	7 -7
Table	6-1	HP 12032A Power Supply Connector Pin Assignments	6-12
Table	6-2	20-Slot Box Power Supply Connector Pin Assignments	6-13
		Model 6 Power-Supply Connector Pin Assignments	6-14
		Backplane Card Slot Pinouts	6-16
		Design Rules/Guidelines	6-18
		Capacitance Data on 20-Slot System	6-19
		Definition of Terms Used in Timing Specifications	6-30
		Timing Specifications for ABO to AB14	6-34
		Timing Specifications for AEO to AE4	6-35
			6-36
		Timing Specifications for BUSY	6-36
Table	6-11	. Timing Specifications for CCLK	6-37
Table	0-12	. Timing Specifications for CRS	6-38
Table	0-13	. Timing Specifications for DBO to DB15	6-40
Table	6 15	Timing Specifications for IAK	6-41
Table	0-15	. Timing Specifications for ICHID- and ICHOD	6-41
Table	6-16	. Timing Specifications for INTRQ	6-41
		. Timing Specifications for IOGO	6-42
		. Timing Specifications for IORQ	6-43
Table:	b-19	. Timing Specifications for MCHID-/MCHOD-, MCHODOC	0-44

Table 6-20.	Timing Specifications for MEMDIS 6-	4
Table 6-21.	Timing Specifications for MEMGO 6-	4
Table 6-22.	Timing Specifications for MLOST 6-	4
Table 6-23.	Timing Specifications for MP+ 6-	4
Table 6-24.	Timing Specifications for MRQ 6-	48
Table 6-25.	Timing Specifications for PE 6-	
Table 6-26.	Timing Specifications for PFW6-	•
Table 6-27.	Timing Specifications for PON+ 6-	-
Table 6-28.	Timing Specifications for PS 6-	-
Table 6-29.	Timing Specifications for RNI 6-	-
Table 6-30.	Timing Specifications for SCHID-/SCHOD 6-	-
Table 6-31.	Timing Specifications for SCLK	-
Table 6-32.	Timing Specifications for SELFC 6-	-
Table 6-33.	Timing Specifications for SLAVE 6-	-
Table 6-34.	Timing Specifications for VALID 6-	
Table 6-35.	Timing Specifications for WE 6-	-
Table 6-36.	Backplane Signal Definitions 6-	
Table 6-37.	20-Slot Backplane Parts List 6-	
Table 6-38.	16-Slot Backplane Parts List 6-	-
Table 6-39.	Manufacturer's Code List 6-	•
	LIST OF ILLUSTRATIONS (Volume 2)	
Figure A-1.	440-Watt Power Supply Block Diagram	- 2
Figure A-2.	Dimensions and Connector Locations (440W Supply) A	_ <u>L</u>
Figure A-3.	440 Watt Power Supply Connector Diagram	_ 5
Figure A-4.	Parts Locations for Board 1, 440W Supply A-1	เจ
Figure A-5.	Parts Locations for Board 2, 440W Supply	- 3 I 7
Figure A-6.	Parts Locations for Battery Backup Card (BB500) A-2	
Figure A-7.	Parts Locations for 25 kHz Card (SW100)	
Figure A-8.	300-Watt Power Supply Block Diagram	
Figure A-9.	Dimensions and Connector Locations (300W Supply) A-3	
Figure A-10.	300-Watt Power Supply Connector Diagram	_
Figure A-11.	Parts Locations for 300W Supply	
Figure A-12.	HP 12154A Battery Backup Module Schematic A-1	
Figure A-13.	HP 12154A Replaceable Parts Location Diagram A-L	
Figure A-14.	HP 12159A 25 kHz Power Module Schematic	53
Figure A-15.	HP 12159A Replaceable Parts Locations	
Figure A-16.	On-Interface Regulated Power Supply	57
Figure A-17.	Multiple, Isolated, On-Interface Power Supplies A-6	óO
	On-Interface High Current Switching Power Symply	٠,

xviii Update 1

#### LIST OF TABLES (Volume 2)

Table A-1.	Connector Specifications (440W Supply)	A-3
Table A-2.	Electrical Connections (440W Supply)	A-6
Table A-3.	Input Electrical Specifications (440W Supply)	A-8
Table A-4.	Battery Input Specification (440W Supply)	A-9
Table A-5.	Output Electrical Specifications (440W Supply)	A-9
Table A-6.	Environmental Specifications (440W Supply)	A-11
Table A-7.	440W Supply Board 1 Replaceable Parts	A-14
Table A-8.	440W Supply Board 2 Replaceable Parts	A-18
Table A-9.	Battery Backup Card Option Replaceable Parts	A-21
Table A-10.	25 kHz Card Option Replaceable Parts	A-25
Table A-11.	Connector Specifications (300W Supply)	A-29
Table A-12.	Electrical Connections (300W Supply)	A-32
Table A-13.	Input Electrical Specifications (300W Supply)	A-33
Table A-14.	Output Electrical Specifications (300W Supply)	A-31
Table A-15.	300W Supply Replaceable Parts	A-38
Table A-16.	HP 12154A Replaceable Parts	A-47
Table A-17.	HP 12159A 25-kHz Module Electrical Specifications	A-50
Table A-18.	HP 12159A Electrical Connector (P1) Pin Definitions	A-51
Table A-19.	HP 12159A Replaceable Parts	A-55

Update 1 xix

<b>+</b>		+			+
	HP 1000 A600 COMPUTER		SECTION	I	! !
i +		·+			+

#### 1.1 INTRODUCTION

The HP 1000 A600 Computers and Computer Systems are low-cost, high-performance versions of the HP 1000 Computer family and, as such, are designed to deliver full minicomputer power (one million instructions per second) to a variety of cost-critical applications.

#### 1.2 PHYSICAL DESCRIPTION

Two printed circuit boards, a central processor unit (CPU) and a memory controller, are the hardware items unique to the A600 computer. Other items, such as optional memory array boards, L-Series input/output (I/O) interface boards, cabinets and boxes, and peripheral devices are common to other HP 1000 computers. The A600 computer hardware is available as printed circuit boards, computer units (boxes containing several printed circuit boards), and computer systems (boxes containing several printed circuit boards plus peripheral devices). This document is intended to assist you in arranging any of the A600 combinations into unique, special-purpose computing systems.

Figure 1-1 illustrates A600 boards, computers, and systems. Figure 1-2 presents a simplified block diagram of the HP 1000 ^600 Computer.




Figure 1-1. HP 1000 A600 Computers





Figure 1-2. HP 1000 A600 Computer Block Diagram

#### 1.3 ELECTRICAL DESCRIPTION

The A600 computer architecture is based on a microprogrammed bit-slice micromachine that performs the primary CPU functions, and on the L-Series distributed-intelligence I/O system that relieves the CPU of processing I/O instructions. The CPU has an instruction repertoire that includes the HP 1000 E-Series base set and the full L-Series instruction set. The A-Series computer is a superset of its predecessors, as shown in Table 1-1. (Refer to the HP 1000 A600 Computer Reference Manual, part no. 02156-90001, for further information regarding the instruction base set.) In addition to computational, logic control, and status functions, the CPU generates system-level interrupts such as memory protect, time base generation, and unimplemented instruction; logic is provided for detecting other system-level functions such as power fail/auto restart and parity error interrupt. The horizontally microprogrammed CPU is implemented with Schottky bipolar LSI chips.

Table 1-1. Comparison of HP 1000 Instruction Base Sets



A600 computers are available with either of two memory systems, both of which use 64k-bit NMOS/RAM chips. The standard memory system is based on a 128k-byte memory controller board, while the alternate memory system uses a 512k-byte memory controller. Main memory in either system may be expanded by the addition of up to four memory array boards, each having 128k, 512k, or 1024k bytes of dynamic RAM with single-bit parity. Addressing physical memory configurations larger than the 64k-byte logical address space afforded by the 16-bit address bus is made possible by the use of the Dynamic Mapping System (DMS), which is a powerful combination of hardware and special instructions.

All I/O instructions referencing select codes greater than octal 17 are executed by input/output processor (IOP) chips located on the individual I/O interface boards. A common backplane links the processor, memory, and I/O boards, allowing the IOP chips to monitor the flow of instructions over the backplane. However, the instructions are executed only by the IOP on the board to which the instructions apply.

Because each I/O board is capable of operating independently of the processor, the A600 computer can perform direct memory access (DMA) I/O transfers very efficiently. During DMA, an I/O board interacts with the processor board only on DMA initialization and completion; otherwise, the entire high-speed transfer is handled by the I/O board, leaving the CPU free to perform other tasks. This results in significant gains in system throughput.

#### 1.4 SYSTEM SUPPORT FEATURES

#### 1.4.1 VIRTUAL CONTROL PANEL

The Virtual Control Panel (VCP) is an interactive program located in a pair of ROMs (the VCP ROMs) on the memory controller board. (Refer to Appendix C for a listing of the VCP ROM code.) Because the A600 computer does not have a conventional control panel, the VCP enables an operator to perform control panel functions from a local or remotely connected terminal or via an adjacent computer through a standard I/O interface board. Only one I/O interface board in the system can be given this capability. The operator at the VCP can examine and change the contents of registers and memory locations, control program execution, and select a bootstrap loader and initiate the boot-up of a system. Because of its remote operating capability, the VCP can be used for remote isolation of system faults. When not being used as the VCP, a VCP-assigned terminal can be used in the same way as any other terminal connected to the system.

The VCP operation uses the A600 computer slave-mode feature, in which the CPU serves as a slave processor under control of the VCP terminal through I/O handshake protocol. The slave (VCP) mode can be entered in one of three ways:

- a. After power-up, when the boot loading program is directed to the VCP ROM in lieu of a boot routine.
- b. When an interface card requests slave-mode operation, which occurs when the BREAK key on the VCP terminal is pressed.
- c. When a HLT instruction causes an I/O interface board to make a slave request.

#### 1.4.2 SELF-TEST CAPABILITY

The A600 computer contains built-in self-test capability. Each time power comes up, the CPU automatically executes two test programs (Test 1 and Test 2) that provide a quick, convenient check of computer operation. The Test 1 program is located in the base set PROMs on the processor board, and the Test 2 program resides in the VCP ROMs on the memory controller board. (Refer to Appendix A for a listing of the Test 2 code.) Test 1 checks the basic integrity of the CPU, backplane data paths, the addressing capability of the control store sequencer, and the interrupt vector logic. Test 2 executes after successful completion of Test 1. It checks the computer's basic instruction set, several internal registers, and all the memory. The computer is frozen at any step in the self-test sequence when a failure is detected, with a corresponding error indication displayed by the status LEDs on the processor board and an error message displayed on the VCP screen.

Refer to the following manuals for additional information regarding the self-test capability:

- o HP 1000 Model 16/17 Computer System Installation and Service Manual, part no. 02196-90001.
- o HP 1000 Model 6 Computer System Installation and Service Manual, part no. 02136-90001.
- o HP 1000 A600 Computer Installation and Service Manual, part no. 02156-90001.

#### 1.4.3 USER MICROPROGRAMMING

Because the A600 computer is a microprogrammed machine, a user proficient in microprogamming techniques may add new macro instructions by adding to the A600 microcode. However. Hewlett-Packard does not support user-microprogramming of the A600 computer; thus, a writable control store interface card, a microparaphraser, and other microprogramming tools are not available in the form of A600 support products. It is suggested that the OEM interested in microprogramming the A600 obtain a development system for the Am2901 from Advanced Micro Devices, or a 2901 microassembler package (which was used by Hewlett-Packard to implement the A600 instruction base set) from Microtec, Sunnyvale, CA. For development aids such as a WCS card and an A600 emulator program, the user should contact the local Hewlett-Packard sales representative and request a quotation from the Factory Special Engineering Department for desired parts or services.

#### 1.5 A600 COMPUTER CIRCUIT BOARDS

For applications using A600 computer circuit boards, the user will need to ensure that voltage, current, and ventilation provisions conform to the requirements specified in the following paragraphs. Backplane information covering such items as connector pinouts, card cage layouts, and card cage assembly drawings is included in Section VI of this document.

#### 1.5.1 POWER REQUIREMENTS

#### 1.5.1.1 Power Requirements.

The power requirements for A600 computer circuit boards are listed in Table 1-2.

#### NOTE

Power requirements for I/O interface boards (Parallel Interface, Asynchronous Serial Interface, etc.) are provided in individual reference manuals covering these boards.

Additional power requirement information may be obtained from the HP 1000 A-Series Product Data Book. The current edition of the data book can be obtained from your local Hewlett-Packard Sales and Service Office.

#### NOTE

The current requirements for planned additions to your computer should be considered when designing your power supply.

#### 1.5.1.2 Required Voltage Regulation.

The output voltage of the power supply must be regulated to within 5% of the nominal voltage.

Table 1-2. A600 Circuit Board Power Data

†	   	CURRENT		POWE	ER (W)
BOARD	VOLTAGE	STANDBY	OPERATING	STANDBY	OPERATING
Processor,	+5V +5M	0 1 183 mA	6.813A 183 mA	0.9	34.1 0.9
Memory Con-  troller, 12102A	   +5V   +5M	0   493 mA	2.78A 920 mA	0 2.5	13.9 4.6
Memory Con-  troller, 12102B	+5V +5M	0   661 mA	2.78A 994 mA	0 3.3	13.9 5.0
Memory Array,  12103A#	i   +5V   +5M	i   0   467 mA	i   1.05A   883 mA	0 2.3	5.3 4.4
Memory Array,  12103C#	+5V +5M	0   636 mA	1.05A   960 mA	0 3.2	5.3 4.8
Memory Array,  12103D#	i   +5V   +5M	0   974 mA	i   1.31A   1.63A	0 4.9	6.6
  Battery Backup,  12013A~	i   +12V 	i   0 	100 mA	0	1.2
Disc Drive Con-  troller, 12021A^	i ¦ +5V ¦ +12V	i ! 0 ! 0	i   600 mA   900 mA	0	3.0 10.8

| NOTES: 1) All values are calculated worst-case rms.

- \*2) Memory array boards may also be used in A700 computers; however, the power requirements may be slightly less than those listed above for A600 computers.
- ~3) Battery backup card is used only in Model 6 systems (optional).
- ^4) Disc drive controller card is used only in the HP 2136A | and 2186A versions of the Model 6 system.

#### 1.5.1.3 Regulation Supplied by HP Part No. 0950-0848 or 0950-0885 Supply

For the power supply (HP part no. 0950-0848 or 0950-0885) used in Model 6 systems, DC Voltages, Tolerances, and Periodic and Random Deviation (No Load to Full Load) are:

- +5 Volts; +/-2%; 60 mV nominal, 100 mV maximum. +12 Volts; +/-4%; 120 mV nominal, 240 mV maximum. -12 Volts; +/-4%; 120 mV nominal, 240 mV maximum.
- If memory is to be sustained during power failure, the +5M (memory) voltage must be isolated from the processor and I/O voltage (+5V). If this feature is not desired, the +5M supply may be common with the +5V supply. The +12M and -12M supplies are not used in the A600 memory system during a power failure.

#### 1.5.1.4 Regulation Supplied by HP Part No. 0950-0873 or 0950-0893 Supply

For the power supply (HP part no. 0950-0873 or 0950-0893) used in the 2156 and 2196A/B computers, DC Voltages and Tolerances (No Load to Full Load) are:

- +5 Volts; +/-2%. +12 Volts; +6/-3%.
- -12 Volts: +/-6%.

If memory is to be sustained during power failure, the +5M (memory) voltage must be isolated from the processor and I/O voltage (+5V). If this feature is not desired, the +5M supply may be common with the +5V supply. The +12M and -12M supplies are not used in the A600 memory system during a power failure.

#### 1.5.1.5 Regulation Supplied by HP 12035A Supply

For the power supply (HP 12035A) used with the HP 12030A card cage, DC Voltages, Tolerances, and Periodic and Random Deviation (No Load to Full Load) are:

- +5 Volts; +/-2%; 50 mV nominal, 300 mV maximum.
- +12 Volts:  $\pm$ /-3%: 100 mV maximum.
- -12 Volts;  $\pm$ /-6%; 100 mV maximum.

If memory is to be sustained during power failure, the +5M (memory) voltage must be isolated from the processor and I/O voltage (+5V). If this feature is not desired, the +5M supply may be common with the +5V supply. The +12M and -12M supplies are not used in the A600 memory system during a power failure.

#### 1.5.2 VENTILATION REQUIREMENTS

Forced-air ventilation of A600 computers is provided by built-in fans except for the 12030A and 12032A card cage assemblies used with the two-board computer set. (Refer to the HP 1000 Computer Systems A600/A700 Computational Products Technical Data, HP part no. 5953-2898, for complete specifications concerning cooling capacity and ventilation requirements.) Vents are provided in the sides of the card cage assemblies for this purpose, and air intake may be from either the left or right side. See the appropriate assembly drawing in Section VI of this document for configuration details. Air flow requirements in cubic feet per minute (cfm) can be computed for the card cage assemblies as follows:

cfm required = Watts x 0.22

where 0.22 is a constant to provide the total cfm required so that the temperature rise should not exceed 10 degrees Celsius from ambient, and where maximum ambient is 55 degrees Celsius.

#### 1.5.3 CARD CAGE AND BACKPLANE ASSEMBLIES

Information for assembling circuit boards into the four card cages available for the HP 1000 A600 computer is provided in Section VI of this document.

+		-+			-+
1		1			1
1	PROCESSOR CARD	i	SECTION	II	i
1		i			i
+	7	-+			+

#### 2.1 INTRODUCTION

The HP 12101A Processor Card performs the computational, logic control, and system-level functions for the HP 1000 A600 Computer. The circuit card, shown in Figure 2-1, plugs directly into the L/A-Series backplane.

To fully understand the material presented in this section, the reader should be familiar with the operation of the Am2901B, Am2910, Am2904 bit-slice chips (Advanced Micro Devices), the 82S153 (Signetics) field-programmable logic array (FPLA) chip family, the Series 20 (Monolithic Memories) programmable array logic chip family, and the general information covering the HP 1000 A600 Computer. Reference documents for these are:

- o The Am2900 Family Data Book.
- o Signetics Integrated Fuse Logic.
- o Programmable Array Logic Family PAL Series 20 Handbook (MMI).
- o HP 1000 A600 Computer Reference Manual, part no. 02156-90001.

#### 2.2 OVERVIEW

The A600 processor is a 16-bit, microprogrammed machine implemented with commercially available bit-slice technology. The machine is a horizontally microprogrammed architecture instead of the standard HP 1000 vertically microprogrammed architecture. This means the control store is wide (56 bits) and shallow instead of narrow (24 or 32 bits) and deep. There are also few encoded fields in the A600 microinstruction, making the microcode easier to understand.




Figure 2-1. Processor Card (12101-60001)

#### 2.2.1 BACKGROUND

The design of the A600 processor was heavily influenced by the HP 1000 E-Series Processor, with many of the same kinds of operations occurring in the same cycles of each machine. Hence, a good understanding of the E-Series internal operation will make the A600 processor much easier to understand.

The highly efficient L-Series' distributed-intelligence I/O system is retained by the A600 processor, which uses the L-Series backplane and protocols as well as the entire set of L-Series I/O interface cards. The processor and I/O interfaces share control of the backplane and memory; they have a master-slave relationship in that at any given time either the processor or a single I/O interface is master of the bus, while the other is either not involved or is a slave.

#### 2.2.2 SYSTEM ENVIRONMENT

The system environment of the HP 1000 A600 Computer is shown in Figure 2-2. Note that the memory controller card is located immediately above (or to the right of) the processor card, that memory array cards are placed above the memory controller, and that all I/O cards are placed below (or to the left of) the processor card in descending order of interrupt and DMA priority. The processor card may go in any slot as long as these rules are observed. One or more empty slots between any two cards is not permitted, as this breaks the interrupt and DMA priority chain. Refer to Section VI for additional information regarding card slot priorities.

Once plugged into the card-cage backplane, the processor card must be connected to the memory controller card by means of a 12038A frontplane connector.

#### 2.2.3 INTERFACE REQUIREMENTS

#### 2.2.3.1 Backplane Signals

Refer to Section VI for backplane pin assignments, signal definitions, and timing specifications.

#### 2.2.3.2 Frontplane Signals

In addition to the backplane interface, the processor card is connected to the memory controller card by means of a 12038A two-connector frontplane. Pin assignments for the frontplane connector are listed in Table 2-1, while signal definitions are presented in Table 2-2.




Figure 2-2. Processor Card in Typical System Environment

Table 2-1. Processor/Memory Controller Frontplane Pin Assignments

3   DO	PIN ¦	<signal< th=""><th>  SIGNAL&gt;  </th><th>PIN</th></signal<>	SIGNAL>	PIN
5   D2   D3   68   7   D4   D5   88   9   D6   D7   10   11   12   13   D10   D11   14   15   D12   D13   16   17   D14*   D14^   18   19   D15*   D15^   20   21   FPSEL+*   FPSEL+^   23   PMGO+*   PMGO+^   24   25   GND   GND   26   27   PELENH-*   PELENH-^   28   29   PELENL-*   PELENL-^   30   31   PRLEN-*   PELENL-^   30   31   PRLEN-*   PRLEN-^   32   33   MAPDEN-*   MAPDEN-^   34   35   SPARE   SPARE   36   37   SPARE   SPARE   38   37   SPARE   SPARE   38   38   SPARE   SPARE   38   38   SPARE   SPARE   38   38   SPARE   SPARE   38   38   SPARE   SPARE   38   SPARE   SPARE   38   SPARE   38   SPARE   38   SPARE   38   SPARE   SPARE   38   SPARE   SPARE   38   SPARE   38   SPARE   38   SPARE   SPARE   38   SPARE   38   SPARE   38   SPARE   SPARE	1	GND	GND	2
7   D4   D5   8 9   D6   D7   10 11   D8   D9   12 13   D10   D11   14 15   D12   D13   16 17   D14*   D14^   18 19   D15*   D15^   20 121   FPSEL+*   FPSEL+^   22 23   PMGO+*   PMGO+^   24 25   GND   GND   26 27   PELENH-*   PELENH-^   28 29   PELENL-*   PELENL-^   30 131   PRLEN-*   PRLEN-^   32 133   MAPDEN-*   MAPDEN-^   34 35   SPARE   SPARE   36 37   SPARE   SPARE   36	3	DO	D1	4
9   D6   D7   10  11   D8   D9   12  13   D10   D11   14  15   D12   D13   16  17   D14*   D14^   18  19   D15*   D15^   20  21   FPSEL+*   FPSEL+^   22  23   PMGO+*   PMGO+^   24  25   GND   GND   26  27   PELENH-*   PELENH-^   28  29   PELENL-*   PELENH-^   30  31   PRLEN-*   PRLEN-^   32  33   MAPDEN-*   MAPDEN-^   34  35   SPARE   SPARE   36  37   SPARE   SPARE   36	5 ¦	D2	D3	6
11   D8   D9   12   13   D10   D11   14   D12   D13   16   D14   D14   D14   D15   D		D4		8
13   D10	9 ¦	D6	D7	10
13   D10	11 ¦	i ! D8	i 1	12
15   D12	13	•	• •	14
17   D14*		•		16
19   D15*   D15^   20   21   FPSEL+*   FPSEL+^   22   23   PMGO+*   PMGO+^   24   25   GND   GND   26   27   PELENH-*   PELENH-^   28   29   PELENL-*   PELENL-^   30   31   PRLEN-*   PRLEN-^   32   33   MAPDEN-*   MAPDEN-^   34   35   SPARE   SPARE   36   37   SPARE   SPARE   38	-	D14#		18
23		D15*	D15^	20
23	1	1		
25   GND	21	FPSEL+*	FPSEL+^	22
27   PELENH-*   PELENH-^   28   29   PELENL-*   PELENL-^   30	23	PMGO+*	PMGO+^	24
29	25 ¦	•	GND	26
31   PRLEN-*   PRLEN-^   32 33   MAPDEN-*   MAPDEN-^   34 35   SPARE   SPARE   36 37   SPARE   SPARE   38		PELENH-*	•	28
33   MAPDEN-*   MAPDEN-^   34   35   SPARE   SPARE   36   37   SPARE   SPARE   38	29	PELENL-*	PELENL-^	30
33   MAPDEN-*   MAPDEN-^   34   35   SPARE   SPARE   36   37   SPARE   SPARE   38	31 ¦	PRLEN-*	PRLEN_^	32
37   SPARE   SPARE   38		MAPDEN-*	MAPDEN-	34
	35	SPARE	SPARE	36
39   DRIVE-   MPVL-   40	37	SPARE	SPARE	38
	39	DRIVE-	MPVL-	40
i i i ! 41   ABEN   MAPWR+   42	i 41 !	i ABEN-	i ! MAPWR+	i   42
, , , , , , , , , , , , , , , , , , , ,		,	,	44
, , , , , , , , , , , , , , , , , , , ,		,	,	46
•	- •	SPARE	ABREF+	48
• • • •		GND	GND	50

#### | NOTES:

- # = denotes connection at
  processor card.
- ^ = denotes connection at memory controller card.

All chained lines are jumpered | on the processor card so that | ribbon cable may be used for the | frontplane.

#### Processor Card

Table 2-2. Processor/Memory Controller Frontplane Signal Definitions

SIGNAL NAME	FUNCTION
ABEN-	Address Bus Enable (used for testing the processor card).
ABREF+	Signals to the memory controller that the memory reference is to the A- or B-register.
D0 to D15	Frontplane data bus - 16 bits.
DRIVE-	Asserted when the memory controller is driving the data bus - used for testing the memory controller.
FPSEL+	Frontplane select - asserted when the processor may access the map RAMs over the frontplane. (Not used by A600 processor card.)
MAPDEN-	Map Data Enable - enables the map data-out register onto frontplane data bus. Used in writing to map RAMs.
MAPWR+/-	Signals that the processor wishes to write data into the map RAMs.
MPVL-	Latched Memory Protect Violation signal - tells the processor that a memory protect violation has occurred.
PELENH-	Parity Error Latch Enable, High — enables the high order word of the parity error latch onto the frontplane data bus.
PELENL-	Parity Error Latch Enable, Low - enables the low order word of the parity error latch onto the frontplane data bus.
PMGO+	Processor MEMGO - used to distinguish between processor and DMA MEMGOs.
PRLEN-	Memory Protect Register Enable - enables the memory   protect register onto the frontplane data bus.
SPCLK-	Special Clock - used to create memory controller LCLK.

## 2.3 FUNCTIONAL DESCRIPTION

As shown in the functional block diagram presented in Figure 2-3, the A600 processor card consists of a "micromachine" and an "external processor". The micromachine comprises four cascaded four-bit slices of Am2900-family bipolar chips (Advanced Micro Devices) that execute the computer's arithmetic, logical, and system-control instructions; the control logic is implemented as a PROM control store of 1024 a microprogram residing in microinstruction words. Decoding of 16-bit assembly language instructions (also referred to as "macroinstructions" in subsequent paragraphs) is done by PROMs, which contain the entry point addresses in the control store associated with every defined opcode. The external processor consists of the additional circuitry on the processor card external to the micromachine that perform: (1) clock generation, (2) memory accessing, (3) interrupt processing, and (4) I/O accessing.

Eight miniature LEDs are used to report operating or error status, and eight switches allow easy selection of boot loaders and auto-restart options. Refer to the applicable A600 installation and service manual for information regarding the use of the LEDs and switches.

#### 2.3.1 MICROMACHINE

The A600 processor is classified as a microprogrammable machine, which means that every HP 1000 assembly language instruction is associated with its own "microroutine". This is a program consisting of "microcode", or a series of "microinstructions". A microinstruction contains the bit-level commands which steer the hardware. Each microinstruction is divided up into operational fields, such as the ALU operation field or the immediate data field. In the single microcycle that it takes to execute one microinstruction, several operations may be performed simultaneously. For example, the memory address register (MAR) may be loaded, a memory cycle started, and an ALU computation made, all in 227 nanoseconds.

Collectively, the entire set of microroutines is called the "control store". The A600 computer utilizes approximately 400 56-bit words of microcode to implement the L-Series instruction set. Power-on self-test and instruction set enhancements, such as floating point, dynamic mapping, virtual memory, and operating system assist instructions, use up the balance of available control store (1024 words in the minimum A600 computer).

# 2.3.1.1 Microinstruction Word Format

The 56-bit wide microinstruction word is separated into bit groupings called "fields". The bits in each field may be decoded into "microorders", signals that cause specific actions in the hardware, such as loading the memory address register (MAR). Two special fields, SPF and SPH (special full-cycle

#### Processor Card

and half-cycle, respectively), provide timing differentiation; an SPF-decoded signal lasts a full machine cycle, while the SPH-decoded signal lasts only half a cycle. The microinstruction word fields are:

- a. Am2910 microprogram sequencer control.
- b. SPF field (primarily used to enable information onto the D-bus).
- c. SPH field (primarily used to latch information off of the Y-bus).
- d. Am2904 status and shift control.
- e. Am2901B ALU control, consisting of:
  - 1. Register file source address (A-field).
  - 2. Register file source/destination address (B-field).
  - 3. ALU operation.
- f. Immediate data field.

A diagram of the various fields appears in Figure 2-4. The content and meaning of most of the fields is straightforward. They connect directly to the corresponding micromachine inputs. The only shared field is the 16-bit immediate field (bits 0 through 15). The application of this field is not explicitly encoded anywhere in the microinstruction word. It is up to the microprogrammer to put information in this field that is appropriate for the kind of operations specified elsewhere in the microinstruction. For example, if a sequencer jump operation is coded in the Am2910 field, the immediate field should contain a jump address. However, there is no hardware to prevent a programmer from using a single immediate field value as a 16-bit constant, sequencer jump address, and Am2904 shift opcode all at the same time. Note that the Microtec microassembler does not permit this type of multiple encoding.

More detailed information about specific microorders is presented in the detailed theory of operation, paragraph 2.5.2.





Figure 2-3. Processor Card Functional Block Diagram

## Processor Card



X = Don't card. Electrically, the shift pin is a TTL input internally connected to a three-state output which is in the high-impedance state

ALU Destination Control.

Figure 2-4. Microinstruction Word Format Diagram

B = Register Addressed by B inputs.

UP is toward MSB, DOWN is toward LSB.

# 2.3.1.2 Bit-Slice Chips

The heart of the A600 processor is the micromachine, which consists of the Am2901B microprocessor slice, the Am2910 microprogram controller, and the Am2904 status and shift control unit. Together, these parts perform the majority of the computer's computational, logic control, and status maintenance chores.

The Am2901B microprocessor slice is organized as a four-bit slice. Therefore, four of these units are required to work in parallel to handle 16-bit data. Each Am2901B bit-slice receives the same microinstruction, but operates only on the four data bits assigned to it. Information is passed between adjacent bit-slices only during arithmetic operations or when data is shifted or rotated one bit in either direction.

There are three major functional blocks in the Am2901B microprocessor slice. The device consists of a 16-word register file, a high speed ALU (arithmetic/logic unit), and a "Q-register". The 16-word register file contains the A,B,X, and Y registers used by the HP 1000 instruction set. Three other registers are reserved for use by the microcode to emulate a macrocode (assembly language instruction) program counter (PC), and to contain the values of the current working map set (MAPX and MAPR). The arithmetic/logic unit performs arithmetic mode (ADD function, etc.) as well as logic mode (AND function, etc.) calculations. The "Q-register" is commonly used as a temporary register to hold intermediate results.

The Am2904 status and shift control unit makes it possible to bring together many machine conditions, such as the negative, zero, carry, and overflow conditions. A machine status register maintains these status bits for use by the ALU and microcode condition tests. The Am2904 also provides the shift linkages for shift and rotate operations.

The Am2910 microprogram controller is the program counter which guides the sequence of instruction execution for a microprogram. This device generates the next microcode address so that the next microinstruction may be fetched from control store while the current microinstruction is being executed. A new microinstruction address is generated at the beginning of every microcycle (a microcycle is the duration of time it takes for one microinstruction to complete -- it is 227 nanoseconds for the A600 computer). The Am2910 can generate 12 bits of addressing so that 4096 words of control store may be accessed. These control store addresses may come from the counter or program stack in the Am2910s, be supplied by the current microinstruction, the instruction mapping PROMs, or from the interrupt vectoring logic.

## 2.3.1.3 Micromachine Data Paths

There are two major paths through which 16-bit data may flow. The D-bus is the input bus to the ALU for information which does not originate within the Am2901B register files. Using this bus, the ALU has access to the following data sources:

- a. The immediate data field (IMM) in the current microinstruction.
- b. Contents of the memory data-in register (MDIR).
- c. Contents of the frontplane data-in register (MAPDIR).
- d. Contents of external interrupt register (ECIR).
- e. Status of the processor switch register.
- f. Left rotated-by-four version of the current Y-bus data.
- g. Contents of low-select code flag status register.

The Y-bus is the output of the ALU and is used by the following receiving devices:

- a. Address extension register (AER).
- b. Memory address register (MAR).
- c. Memory data-out register (MDOR).
- d. Frontplane data-out register (MAPDOR).
- e. LED register.
- f. Low-select code flag status register.
- g. Current page register.
- h. Left rotate-by-four buffer.
- i. A/B detection logic.

## 2.3.1.4 Micromachine Buses

In addition to the data paths in the A600 processor, there are two buses (the microaddress bus and the pipeline (PL) bus) on which control information is circulated. A microaddress bus connects the Am2910 microprogram sequencer to the control store. This bus contains 12 bits of microaddressing pointing to the next microinstruction to be "fetched" out of the control store. Approximately 70 nanoseconds after the address is stable at the input of the control store, the next microinstruction is available. At the start of the next microcycle, the 56-bit microinstruction is loaded into the microinstruction register (also called the pipeline register) for use during that cycle and does not change until the following microcycle.

#### 2.3.2 EXTERNAL PROCESSOR

The external processor (circuitry on the processor external to the micromachine) consists of the following main functions:

- a. Clock generation.
- b. Interrupt processing.
- c. Memory accessing.
- d. I/O accessing.

## 2.3.2.1 Clock Generation

All of the clocks used in the A600 computer are generated by the external processor. To preserve timing relationships, all clocks are derived from the backplane clock. The micromachine's clock may be frozen for multiple backplane cycles while waiting for memory cycles to finish.

## 2.3.2.2 Interrupt Processing

The external processor collects interrupt requests from various system and I/O level sources. An interrupt vector generator decides which interrupt is serviceable by passing a microcode entry point to the microprogram sequencer. This causes a microcode branch to the service routine for that interrupt.

# 2.3.2.3 Memory Accessing

The memory accessing logic relieves the micromachine from having to handle backplane arbitration in every memory access. From the microcode's point of view, every memory access is completed in two microcycles, regardless of how long the handshake really took. The memory accessing logic arbitrates DMA versus processor contention for memory as well as generating the appropriate backplane signals for instruction fetching or writing to memory.

## 2.3.2.4 I/O Accessing

The I/O handshaker primarily participates in the IORQ/IOGO style handshaking used on the L-Series computer. Again, it relieves the micromachine from having to handle the details of the handshake protocol, while generating all of the necessary signals to send/receive data over the backplane or freezing the micromachine if conditions do not permit the microcode to proceed further.

#### 2.3.3 DATA/CONTROL FLOW

Instruction execution begins with the micromachine going out to memory and fetching the next instruction via the memory handshake logic. (Refer to Figure 2-3.) This hardware is responsible for communicating with the memory controller to obtain/store data from/into memory. An instruction is loaded into the instruction register (the memory data-in register also loads this information) from the backplane data bus. The bits in the opcode of the instruction register are separated and decoded by a bank of instruction decode PROMs (programmable read only memories). These PROMs are programmed to contain the entry point addresses associated with every defined opcode. This micro-address is then passed to the control store by way of the microprogram sequencer. The microinstruction just fetched appears at the output of the microinstruction register at the start of the next microcycle. In effect, the instruction decoding process provides a microcode branch to the instruction emulation routine.

## 2.3.3.1 D- and Y-Buses

As previously described, every microinstruction is broken up into groups of related functions. These include the ALU and microsequencer control fields, the immediate data field and the specials fields. The SPF field is utilized to enable data from various sources onto the D-bus, or to invoke memory and I/O handshakes. The SPH field provides the latching pulses for the devices which require Y-bus information. The following examples show the difference between the D-bus and the Y-bus, and how each bus is used.

A memory or I/O read loads the data-in register (MDIR) with new information. This data is placed onto the D-bus where the ALU may use it as direct-input data. The result of an ALU operation is placed onto the Y-bus. In addition to calculating arithmetic and logical results, the Am2901s are responsible for generating addresses used in memory accessing. Thus, the Y-bus may contain ordinary data or an address, and the only way to differentiate between them is to find out where the information is going (address register or data-out register).

Whenever the memory address register (MAR) is loaded with a new address, the five bits of the address corresponding to the current page of the memory reference is copied into a page register. The contents of the page register gets used if the instruction fetched (using address in the MAR) is of the MRG group. Imbedded in the instruction are the ten bits of addressing within a given page (one page is 1024 words). If the MRG instruction calls for a current page reference, then the ten bits of address coming from the data-in register (which is loaded when the instruction register is loaded) are merged with the five bits from the current page register. The effective 15-bit address is passed unchanged through the ALU and loaded into the MAR to obtain the operand required in most MRG instructions. When the MRG instruction calls for a base page reference, the D-bus multiplexer (mux) automatically forces zeroes at its output to generate a base page address. The mux normally passes the five MDIR bits to the ALU inputs when the page register outputs are not used.

The Y-bus is completely independent of the D-bus because there is no direct means of going from one bus to the other. A four-bit left shifter connects the two buses, but data is shifted four bits to the left when going from the Y-bus to the D-bus. The flag status register and its buffer to the D-bus is another means of going from the Y-bus to the D-bus. However, it is only six bits wide, and writing to it alters the interrupt control logic.

## 2.3.3.2 ALU Outputs

The ALU outputs are always available for storage in a Am2901 register or the Q-register. If an ALU result is to be used in the next microcycle, then the intermediate data must first be stored in either the register file or the Q-register.

#### 2.3.3.3 Immediate Data

Sixteen bits of every microinstruction is dedicated to the immediate data field. Constants may be stored in microcode and passed to the ALU by way of A second use of the immediate data field is for the immediate data buffer. program jumps in microcode; a 12-bit branch address may be loaded into the microprogram sequencer. Still another application of the immediate field is for control of less frequently used operations. The immediate field bit pattern and an enable from the SPF or SPH field are required to activate special reads (SPRD), special writes (SPWR), or interrupt controlling In this case, the immediate field serves as a functions (ENCN). microinstruction-word length extender. Without sharing the SPRD, SPWR, and ENCN operations with the other modes of operation in the immediate field, the 56-bit wide microinstruction would require expansion to 65 bits.

### 2.3.3.4 Microinstruction Address

The microprogram sequencer obtains the next microinstruction address from its internal counter, its internal stack, the instruction decode/mapping PROMs, or from a branch address provided in the current microinstruction. The interrupt vector generator is another addressing source for the microprogram sequencer. All possible interrupts (such as TBG, IO, etc) and qualifiers (from the interrupt control logic and the flag status register) come together at the interrupt vector generator and a microcode branch address is generated pointing to a location in the interrupt jump table in microcode. Currently, the interrupt vector generator points to microcode locations 1FO (hexadecimal) through 1F7, and each microinstruction in that table contains a jump to the appropriate interrupt service routine.

#### 2.3.3.5 Memory and I/O Access

Two hardware blocks, the memory handshake and I/O handshake state machines, receive control signals from the SPH decoders to initiate access handshakes. Once those handshakes are requested, the two state machines respond to the backplane arbitration signals (such as MRQ- and BUSY-) in generating the appropriate backplane control signals (such as MEMGO- and IOGO-). The two state machines may also put the micromachine on hold (freeze the clocks to the microsequencer, microinstruction register, and the ALU) when backplane conditions do not permit successful execution of the handshake.

## 2.3.3.6 Clocks

A clock generation module generates all of the clocks used by the A600 processor, memory, and I/O cards. It creates a system clock called SCLK-used by every card in the computer. A freezable version of SCLK- is called UCLK-, and is used only by the microsequencer, microinstruction register, and the ALU. Another clock with the designation of CCLK- is sent to the I/O interface cards as the communications clock (used by the baud rate generator in the serial interface card). CCLK's frequency also provides a very stable time base from which the 10 millisecond-per-tick time base generator signal is derived.

## 2.4 MICROMACHINE THEORY OF OPERATION.

The following paragraphs contain a detailed theory of operation of the processor card's micromachine. Schematic diagrams (drawing numbers 12101-60001-51 through 12101-60001-55) are included at the end of this section.

#### 2.4.1 MICROINSTRUCTION WORD DESCRIPTION

The A600 processor is microcoded in AMD microassembly code. For a description of this microassembler, refer to the development system described in the AMD data book listed in paragraph 2.1. The microcode for the A600 computer was developed using a 2901 microassembler package available from Microtec, Sunnyvale, California; this package is a macro meta assembler that provides macros of user-definable microinstructions.

## 2.4.1.1 Sequencer Operators

The microcode operators used to control the sequencer portion of the A600 processor micromachine are as follows:

# Am2910 OPCODES

The primary sequencer operators are the Am2910 opcodes, which are described in the AMD Am2900 family data book. There are additional operators to support Am2910 condition testing. The mnemonics are:

#### Processor Card

JZ - Jump zero.

CALL - Unconditional JSB pipeline.

CCALL - Conditional JSB pipeline.

JMAP - Jump map.

JP - Unconditional jump pipeline.

CJP - Conditional jump pipeline.

PUSH - Push next address on stack, and unconditionally load counter.

CPUSH - Push, and conditionally load counter.

CVECT - Conditionally jump vector.

JRP - Conditionally jump register or pipeline.

RFCT - Conditionally repeat loop in file,

test and decrement counter.

RPCT - Conditionally repeat pipeline address.

test and decrement counter.

RET - Unconditional return from subroutine.

CRET - Conditionally return from subroutine.

CJPP - Conditionally jump to pipeline, and pop.

LDCT - Load counter and continue.

CONT - Continue with next sequential microinstruction.

COND - Select CC input to the Am2910. The operand field

is the Am2904 or status mux select value.

#### INSTRUCTION MAPPING OPERATORS

Instruction mapping is performed by the Am2910 JRP or JMAP operators. However, the decode PROMs are controlled by an operator called JTAB, for which the operand field has the following meanings:

JTAB LVLO - Initial instruction mapping.

JTAB LOWSC - Low select code I/O instruction mapping.

JTAB SRG1 - Maps CLE, SL\* SRG operation.

JTAB SRG2 - Maps second SRG shift operation.

JTAB IROT3 - Converts IR bits 0 through 3 to a value

for the Am2910 counter register.

JTAB WORDCNT - Converts IR bits 0 through 5 to a word count for the Am2901 counter register.

# 2.4.1.2 Arithmetic Operators

This section describes the microcode operations used to program the arithmetic portion of the A600 processor micromachine.

#### ALU OPERATORS

The Am2901 ALU is controlled by a single operator that takes five operands. The encoding is modeled after the examples in the AMD Am2900 family data book. The AREG operand selects the Am2901 A register, and the BREG operand selects the B register. The ALUDEST operand selects the destination for the ALU output, the ALUFUNC operand selects the ALU function, and the ALUSRC selects the ALU source inputs. The operator and its operands are:

AM2901 AREG, BREG, ALUDEST, ALUFUNC, ALUSRC Operator: AREG Operand: RO-R15 - Selects 2901 registers 0 to 15. - Selects 2901 register RO. - Selects 2901 register R1. В X - Selects 2901 register R2. Υ - Selects 2901 register R3. CAB - Selects 2901 register RO or R1. CXY - Selects 2901 register R2 or R3. PORM - Selects 2901 register R12 or R15. MAPD - Selects 2901 register R13. MAPX - Selects 2901 register R14. PC - Selects 2901 register R15. - Selects 2901 register and ALUSRC. TAB - Selects 2901 register and ALUSRC. MPY BREG Operand: Same as AREG except MPY and PORM are not valid and: - Selects 2901 register and ALUFUNC. ALUDEST Operand: QREG. NOP. RAMA, RAMF - same as in 2900 data book. SRAMQR - same as RAMQD. SRAMR - same as RAMD. SRAMQL - same as RAMQU. SRAML - same as RAMU. ALUFUNC Operand: ADD, SUBR, SUBS, OR, AND, NOTRS, EXOR, XNOR - same as in 2900 data book. PASS - same as OR.

PASS - same as OR.
INC - same as ADD.

ALUSRC Operand: AQ,AB,ZQ,ZB,ZA,DA,DQ,DZ - same as in 2900 data book.

The 16-bit immediate field can be specifed by the IMM operator. Its only operand is the 16-bit constant put into bits 0 to 15 of the microinstruction.

#### Am2904 OPERATORS

The Am2904 performs several distinct functions, each of which has a different operator. The operators are:

SHIFT - Operand is shift opcode for Am2904 bits 6 to 10. - Selects 1 as Am2901 carry in. CARRYH CARRYL - Selects 0 as Am2901 carry in. - Selects micro-status register carry bit as CARRYUC Am2901 carry in. - Selects external 2904 carry in (IR bit 2) as CARRYEXT Am2901 carry in. - Set machine status register. SETMSR - Reset machine status register. RSTMSR - Invert machine status register. INVMSR - Load machine status register. LODMSR ENBLC - Enable Mc bit in machine status register. - Enable Movr bit in machine status register. ENBLO ENVE - Enable set-with-retain for E and O.

## 2.4.1.3 Special Operators

There are two special fields in the microinstruction word that are further decoded to provide special signals. These signals are generated by:

# FULL CYCLE SPECIALS (SPF FIELD)

- No fully cycle special.

- Start memory read cycle.

NOP

MREAD

MWRITE - Start memory write cycle. I RMRG - Generate MRG address and start read/write cycle for MRG instruction. - Enable the rotate-by-four register output onto D-bus. L4D IMMD - Enable bits 0 to 15 of the pipeline register onto D-bus. IFETCH - Start memory read for instruction fetch. REFETCH - Asserts RNI during instruction fetch. IORD - Starts I/O read cycle. IOWR - Starts I/O write cycle. MKLROFF - Disables interrupt MEMGO killer circuit. MKLRON - Enables interrupt MEMGO killer circuit. STRD - Enables low-select code flag status buffer onto D-bus. SPRD - Enables special registers onto D-bus (switches, etc). LDMAPD - Loads the map data-in register. - Tells the external processor to generate an IAK. MIAK

#### HALF CYCLE SPECIALS (SPH FIELD)

NOP - No half cycle special.

LDMAR - Load the memory address register from Y-bus.

ENVE - Enables set with retain operation on E and O.

LDMDOR - Load the memory data-out register from Y-bus.

LDST - Load the low-select code flag status register from Y-bus.

ENCN - Enable interrupt control operation.

LDAER - Load the Address Extention Register from Y-bus. SPWR - Load special register from Y-bus (LEDs, etc.).

#### 2.4.2 SEQUENCER

The sequencer performs all instruction flow control tasks for the A600 processor. The sequencer consists of a 16-bit instruction register, an instruction decoder, instruction mapping PROMs, a microsequencer, a 56-bit wide by 1k-word deep control store, and a 56-bit pipeline register. Two fields from the pipeline register (SPF and SPH) are further decoded into individual signals. The pipeline register is physically located inside the control store PROMs. This is achieved by using seven Am27S35 1k-by-8 bit registered PROMs (which may be replaced by the user with 2k-by-8 bit 27S45 registered PROMs without reconfiguring the hardware.) The registered PROMs are at locations U906, U1106, U606, U506, U1006, U806 and U706, listed in order of least-significant to most-significant bits in the microinstruction. The 56 signals (PLO through PL55) from these PROMs are the outputs of the pipeline register.

## 2.4.2.1 Instruction Decode

Every instruction fetched from memory is latched into a 16-bit instruction register (U405, U1404). Instruction decoding is performed by U1405, which is implemented by either an MMI Programmable Array Logic (PAL) chip or a Signetics Field Programmable Logic Array (FPLA) chip. This device examines bits 15 through 6 of the instruction register to decode the instruction into groups. There are three groups of instructions, and each group has a unique output signal from the decoder that is used to enable the instruction mapping PROMs described below. The instructions are grouped as follows: (1) Memory Reference Group (MRG) instructions; (2) Alter-Skip Group (ASG), Shift-Rotate Group (SRG), I/O Group (IOG), and Extended Arithemetic Group (EAG) instructions; and (3) all the 101XXX and 105XXX instruction types.

The Instruction Decoder is enabled through a decoder (U1406) by the JTAB signal (JTAB = PL42) from the pipeline register, starting instruction decode. Pipeline bits 7 through 4 qualify the JTAB signal to determine which of the following modes is to be used to decode the instruction:

PL7	PL6	PL5	PL4	Meaning
0	0	Х	Х	Level 0 initial instruction mapping
0	1	X	X	Low Select Code I/O instruction mapping
1	0	0	0	IR bits 0 to 3 mapping for shift instruction
1	0	0	1	SRG instruction level 1 mapping
1	0	1	0	SRG instruction level 2 mapping
1	0	1	1	IR bits 0 to 5 mapping for instruction word count
1	1	X	X	(Reserved)

An additional function of the instruction decoder is to generate the signals to begin a memory read or fetch cycle for MRG instructions. Two outputs (MRGREAD-, MRGIFETCH-) encode these conditions. A third output (PCMRG-) selects loading the PC or the MRG address into the MAR (U608, U910) during execution of line 1 in the microcode.

# 2.4.2.2 Instruction Mapping

There are five instruction mapping PROMs. Four of the PROMs are eight bits wide, with the other four address bits required by the sequencer coming directly from the pipeline register. This allows mapping of instructions into any of the 16 256-word pages. (Note that the MRG group is always mapped into the first 256 words of control store.) The fifth mapping PROM decodes 101xxx and 105xxx instructions and is a full 12 bits wide, permitting instruction mapping to any location in control store. This PROM consists of two parts, one 8 bits wide and the other 4 bits wide. The input to the mapping PROMs comes directly from the instruction register. Thus, as soon as the instruction register output is valid, instruction mapping begins. The output enable signal for the mapping PROMs comes from the instruction decoder, while the output of the mapping PROMs goes to the microsequencer During instruction decode, the sequencer is presented with the address of the target microcode for the instruction. There is no instruction jump table implemented in microcode or control store, because the instruction mapping words are up to 12 bits wide compared to the 56-bit wide control store words, making mapping words far cheaper.

The first mapping PROM maps MRG instructions and is implemented by a 32 by 8 PROM (U1005). The input comes from IR bits 15 through 11. MRG direct and indirect instructions are mapped to different addresses.

The second mapping PROM (U705) maps Alter-Skip, Shift-Rotate, I/O and EAG instructions. This set is implemented by a 512-by-8 PROM, the input for which comes from IR bits 15 and 11 through 4. Mapping is as follows:

- a. Alter-Skip instructions are mapped to 16 addresses based on combinations of bits 9 through 6.
- b. Shift-Rotate instructions are mapped to 11 addresses based on combinations of bits 9 through 6.

- c. I/O instructions are mapped to 14 addresses based on combinations of bits 11 through 6.
- d. EAG instructions are mapped to 10 addresses based on combinations of bits 11 through 4. Note that this scheme yields multiple EAG instructions that perform the same operation. For example, there are 16 Multiply instructions, all of which do the same multiply operation.

The third set of mapping PROMs maps 101XXX and 105XXX instructions. This set is implemented by a 512-by-8 (U505) and a 512-by-4 (U305) PROM. The input comes from IR bits 8 through 0. This set includes the Extended Instruction group, the DMS group, the language group, double integer, etc.

The fourth mapping PROM is used to map an instruction a second time and is implemented by a 256-by-8 PROM (U805). The input comes from IR bits 5 through 0; an additional two bits come from the pipeline register and are used to qualify the decode mode. Four modes are provided: SRG1, SRG2, IROT3 and WORDCNT. The SRG1 mode maps are based on IR bits 5 through 3 of an SRG instruction. The SRG2 mode maps are based on IR bits 4 and 2 through 0. The IROT3 mode maps IR bits 3 through 0 of an EAG double shift into a 12-bit count for the microsequencer counter. The WORDCNT mode maps IR bits 5 through 0 of a 105XXX instruction into a 12-bit word count for the Am2910 chip. This mode is used for the .XFER/.CFER/.DFER family of language-assist instructions.

The fifth mapping PROM is used to decode low select code instructions and is implemented by a 256-by-8 PROM (U605). Initially, all low select code I/O instructions are mapped to the same location. A second mapping is done to decode the unique instructions. (Note that I/O instructions with select codes below 20 octal are not really I/O instructions, but a new instruction class defined by the L-Series system architecture.)

# 2.4.2.3 Microsequencer

The microsequencer is implemented with an Am2910 (U106), which provides the microprogram counter, a five-word microsubroutine address stack, and a counter register. Since the Am2910 has 12-bit wide data paths, up to 4k words of control store are supported.

The microsequencer is reset by resetting its instruction field in the pipeline register (PL52 to PL55). The Am2910 does not have a reset pin; instead, it must be forced to execute a JZ (Jump Zero) instruction. The opcode for this instruction is zero (0000), so clearing the pipeline register forces execution of this opcode.

## 2.4.2.4 Control Store

The A600 processor control store is 56 bits wide. In the minimum processor configuration, it consists of seven registered 8-bit wide and 1k-bit deep bipolar PROMs; however, provisions exist for expanding the control store to depths of 2k or 4k bits. The PROMs can take up to 80 nanoseconds between address- and output-valid times. (Note that registered PROMs are specified with a setup time before the clock edge and a delay from the clock edge to output valid. In the A600 design, the sum of these two must not exceed 80 nanoseconds.) Only registered PROMs with an initialize input are usable with A600 computers. The initialize function forces a programmable pattern into the pipeline register when it is asserted. This pattern includes the Am2910 JZ instruction that initializes the micromachine, for example.

#### 2.4.3 ARITHMETIC UNIT

The arithmetic unit performs all computational tasks for the A600 processor. The input to the arithmetic unit is the D-bus and the output is the Y-bus. Data is enabled onto the D-bus at the beginning of a cycle by one of the full-cycle specials (SPF) (U707, U907). Data is latched from the Y-bus during the low half cycle of the microclock by one of the half-cycle specials (SPH) (U208).

The D-bus connects to the Memory Data In Register (MDIR) (U403,U1204), the output of a 16-bit rotate-left-by-four buffer (U702, U902), and to the pipeline register immediate field through a tristate buffer (IMM) (U209, U1203). In the external processor, it also connects to the Map Data In Register (U701, U901), the Boot Select Switch Buffer (U601), the External Central Interrupt Register (U109), and the Flag Status Buffer (U602). A multiplexer (U1202, U1102) at the D-bus input to the four Am2901s modifies bits 14 through 10 during MRG address generation.

The Y-bus connects to the Memory Data Out Register (MDOR) (U404, U1304), the Memory Address Register (MAR) (U910, U608), the input to the rotate-by-four buffer, the ASG Special (U807), and the A/B Addressable Special (U802). The A/B Addressable Special is actually an all-zeroes and all-ones detector. It has two outputs. Pin 16 is asserted if all inputs are zero, and pin 15 is asserted if all inputs are ones. In A600 processors, only the all-zero output is used to detect whether memory location 0 or 1 (A- or B-register) is being accessed. In the external processor, the Y-bus also goes to the LED Register (U501), the Flag Status Register (U502), the Address Extension Register (U105), and the Map Data Out Register (U801, U1001).

## 2.4.3.1 Arithmetic/Logic Unit (ALU)

The ALU portion of the arithmetic unit is implemented by four Am2901B bit slices (U503, U703, U903, U1003) and a 74S182 carry lookahead generator (U205). The Am2901 slices contain most of the external-processor registers.

The register assignments are:

2901 Register	External-Processor Register
RO	A
R1	В
R2	X
R3	Y
R13	MAPD - DMS DATA1 map
R14	MAPX - DMS Execute map and CIR contents
R15	P

The functions of these assignments are obvious except for R13 and R14. Bits 0 through 7 of R13 contain the DMS DATA1 map number. This is the value loaded into the Address Extension Register during a cross-map DMS instruction to alternate-map 1. Bits 8 through 15 of R13 are reserved for future implementation of DMS DATA2 cross-map instructions. Bits 0 through 7 of R14 contain the DMS Execute map number. This is the value loaded into the Address Extension Register during normal instruction execution. Bits 8 through 15 of R14 contain the address of the trap cell fetched by the processor during the last interrupt.

Note that MAPD and MAPX contain eight-bit map numbers, while the DMS system requires only five bits to select a map. Of the three extra bits, only bit 5 (boot memory enable bit) is used. When a number with bit 5 set is loaded into the Address Extension Register, main memory is disabled and all references are done to boot memory. Further, when a DMS Load DATA1 instruction is executed, the value loaded into MAPD is masked with OOFF hexadecimal, not with H 003F. Thus, after a Load DATA1 instruction, it is possible to access boot memory. However, any interrupt will clear bit 5 of DATA1, so if this feature is used, interrupts should be disabled.

#### 2.4.3.2 Source Operand

The source operand to the ALU is determined by a source special implemented in an 82S153 FPLA (U607). This special controls the Am2901 A field and Am2901 instruction bits IO to I2. There are six special operations for the source operand described below. If none of these operations is selected, the 82S153 simply passes its inputs unchanged to the ouputs. A block diagram, truth table and logic equations for this special are presented in Appendix B.

<u>Operation</u>	<u>Function</u>
CAB	Selects 2901 RO or R1 based on IR11
CXY	Selects 2901 R2 or R3 based on IR3
MPY	Selects 2901 RO and ALU source of AB or ZB based on QO
MPY4	Selects 2901 R4 and ALU source of AB or ZB based on Q0
TAB	Selects 2901 RO or R1 based on address bit 0, and
	selects ALU source DZ or ZA based on TABFF
PORM	Selects 2901 R15 or R12 based on PCMRG signal

The CAB operation selects the HP 1000 A- or B-register based on bit 11 of the instruction. The CXY operation selects the X- or Y-register based on bit 3 of the instruction. The MPY operation is used in a multiply step and assists in performing the ADD or PASS multiply step based on the least significant bit of the multiplier. The TAB operation performs the A/B memory addressable "feature". It selects the A- or B-register based on address bit 0 as well as changing the ALU source operand select from DZ to ZA if the last memory read was from logical address 0 or 1. The PORM passes either the MRG address or PC value into the MAR to facilitate the MRG write instructions such as ISZ.

A microcode example using the TAB source operand appears below:

```
CONT & AM2901 TAB,R4,RAMF,PASS,DZ

& SPHNOP

& SPFNOP;
```

This microinstruction loads scratch register R4 with the result of the last memory cycle. The TAB operand modifies DZ to ZA if the A- or B-register was addressed. When TAB is used, certain restrictions apply to the rest of the Am2901 directive. The ALU source field must be DZ. As the ALU source field selects only a single operand (DZ or ZA), the ALU operation field operates on only one operand. For example, if ADD is coded, it can only be used to increment a value. The ALU destination field can be anything except RAMA, as the A-register field will always be 0 or 1. The B-register field can be anything.

## 2.4.3.3 Destination Operand

The destination for the output of the ALU is determined by a destination special implemented in an FPLA or PAL (U507). This special controls the Am2901 B field and instruction bits I3 and I7. There are four special operations for the destination operand described below. If none of these operations is selected, the special simply passes its inputs unchanged to the outputs. A block diagram, truth table and logic equations for this special are presented in Appendix B.

Operation	Function
CAB	Selects 2901 RO or R1 based on IR11
CXY	Selects 2901 R2 or R3 based on IR3
TAB	Selects 2901 RO or R1 based on address bit 0, and
	selects ALU store op of NOP or RAMF based on TABFF
DIV	Selects 2901 R4 and an ALU function of ADD or SUBR,
	depending on CTFF for the divide interation step.

The CAB operation selects the HP 1000 A- or B-register based on bit 11 of the instruction. The CXY operation selects the external-processor X- or Y-register based on bit 3 of the instruction. The TAB operation performs the A/B memory addressable "feature". It selects the external-processor A- or B-register based on address bit 0 as well as changing the ALU store op from NOP to RAMF if the memory write is to logical address zero or one. The DIV operation is used during a divide iteration step. The dividend should be in R4 and Q. During divide, DIV changes the ALU operation field of the Am2901 directive from SUBR to ADD depending upon whether there is a sign difference between the divisor and the partial dividend.

## 2.4.3.4 Shift-Rotate

The actual shift-rotate operations are performed by the Am2901 ALU. The Am2901 shifter is capable of one-bit shifts right or left, using a single- or double-length word. The linkage to interconnect the least-significant and most-significant bits during a rotate is implemented by an Am2904 (U1205). There is an external 16-bit register (L4) to perform a rotate-by-four operation.

The HP 1000 E-register is implemented by the Am2904 to permit rotates with E. As the E-register is actually the Am2904 machine status register carry bit (Mc), shifts or rotates with E become simply a matter of selecting the proper Am2904 shift-with-carry opcode.

# 2.4.3.5 Alter-Skip Special FPLA

The HP 1000 Alter-Skip Group instructions select a number of operations to perform on the A-, B-, and E-registers. At the initial instruction decode, the ASG instruction is mapped to different locations based on the four bits encoding CL\*/CM\*/CC\* and CLE/CME/CCE. The microinstruction at this location executes the proper combination and jumps to a common routine to do the rest of the instruction. The Alter-Skip special FPLA (U807) computes skip conditions for ASG, SRG and normalize instructions. The FPLA checks the IR contents to determine what combination of bits should be used in determining the skip condition.

The Alter-Skip special selects a number of arithmetic conditions which, if true, cause the external processor to skip the next instruction. All of these conditions are tested and the skip condition calculated by an 82S153 FPLA. Its output is asserted when an ASG macroinstruction should skip the next instruction. Both senses of the skip condition are available to the Am2910 microsequencer for jumps based on the true or false state of the skip signal. The inputs to the FPLA are the instruction register ASG bits; the E-register contents delayed by one clock (U1303-7); and, by using the RAMA operand in the Am2901 ALU operator, the sign and LSB of the register before incrementing and the zero status bit after incrementing.

The Alter-Skip special FPLA also calculates SRG skip conditions and sign bit differences for normalization. For SRG skip, the inputs to the FPLA are the instruction register SRG bits and the E-register. Its output is asserted if an SRG macroinstruction should skip the next instruction. For sign bit differences, the inputs to the FPLA are the instruction register bit IR15, the Am2904 sign output, and Y-bus bit 15. Its output is asserted if IR15 is one and the Am2904 Yn output is different than Y-bus bit 15.

An additional operation of the Alter-Skip group is to increment the A- or B-register. This function is implemented by the Am2904. Bit 2 of the instruction register is connected to the external carry input to the Am2904. The INA/INB operation is accomplished by doing an ADD of A or B and zero with external carry selected as the carry into the ALU.

## 2.4.3.6 Status Register

The A600 processor micromachine status register is contained in the Am2904, which actually contains two sets of status registers — a micro-status register and a machine-status register. These status registers latch the state of the Am2901 ALU carry, sign, overflow and zero outputs. Also, using the external status multiplexer (U1105), various combinations of these status bits can be selected as Am2904 outputs to the Am2910 condition code input.

The micro-status register is always enabled. It can be used to test the result of an arithmetic operation on the next cycle. The machine status register is enabled by bit PL37 in the pipeline register. This enable bit is required because the machine status register contains the HP 1000's E- and O-registers. In the register, the Mc bit is the E-register and the Movr bit is the O-register. To support the various HP 1000 E and O operations, there are additional pipeline bits that enable the individual E and O bits as well as the set-with-retain operation. The machine status register can also be used to save the state of the ALU sign and zero bits during execution of multiple microinstructions.

## 2.4.4 MEMORY INTERFACE

The hardware interface to memory is provided by several registers. The Memory Data In Register (MDIR) receives data coming from memory via the backplane data bus. The Memory Data Out Register (MDOR) contains data to be written to memory over the backplane data bus. The Memory Address Register (MAR) contains the address to use in a memory operation. The Page register (PAGE) (U1002) contains the page number of the last memory read or instruction fetch. An additional register (U406) and an 82S153 FPLA (U802) determine whether the last memory reference was to location 0 or 1.

# 2.4.4.1 Normal Memory Read

A normal memory read is accomplished by loading the desired address into the MAR and issuing the MREAD special. Both can be done in the same microinstruction. The external processor freezes the micromachine clock when the MDIR is enabled after MREAD if the memory cycle has not completed.

A sample microcode routine for reading from memory appears below:

```
CONT
                          & AM2901 PC.PC.RAMA.ADD.ZB
/
                          & CARRYH
1
                          & LDMAR
                          & MREAD ;
                                                START READ CYCLE
         CONT
                          & AM2901 A,B,RAMF,ADD,ZB
/
                          & CARRYL
/
                          & LDMAR
                          & SPFNOP:
                                                ARBITRARY INSTRUCTION
         CONT
                         & AM2901 TAB,R12,RAMF,PASS,DZ
/
                          & SPHNOP
                          & SPFNOP :
                                               R12 := (MEMORY)
```

This example loads the MAR with the current value of the PC, starts a memory read, and increments the PC. The next instruction may be any (arbitrary) instruction, as two microcycles are always needed to do a memory reference. It is possible to load the MAR before the data comes back from memory as shown and still use the A/B addressable special. Only an IFETCH or MREAD alters the A/B addressable state. Finally, the last instruction loads R12 with the data returned from memory.

There is hardware that causes all memory references to appear to the micromachine as if only two cycles are used for execution. Normal memory accesses are two cycles, but refresh or DMA activity can extend them. Also, boot memory accesses are three cycles. If no useful work can be done between an MREAD instruction and the instruction using the data, the micromachine should be frozen until the MDIR is valid by starting another memory cycle.

# 2.4.4.2 Normal Memory Write

A normal memory write is accomplished by loading the desired address into the MAR, loading the desired data into the MDOR, and issuing the MWRITE special. Loading the MAR and MDOR must be done in different cycles. The external processor freezes the micromachine clock if a read is started before the write finishes.

A sample microcode routine for writing to memory appears below:

```
& AM2901 PC, PC, RAMA, ADD, ZB
          CONT
                             & CARRYH
/
                             & LDMAR
/
                             & MREAD ;
/
                             & AM2901 TAB, TAB, NOP, ADD, DZ
          CONT
                             & CARRYH
/
                             & LODMSR
/
                             & LDMDOR
/
                             & MWRITE:
```

This example starts a memory read with the current value of the PC and increments the PC. The second instruction forces a micromachine freeze for one cycle until the MDIR is valid. It then uses the data returned from memory or the A/B-register, increments it, and writes the new value back to the same memory address or to the A/B-register. The ALU status after the increment is loaded into the Am2904 machine status register. This sequence would be part of an IS7-type instruction.

## 2.4.4.3 Instruction Fetch

An instruction fetch is identical to a memory read. The IFETCH special is used instead of the MREAD to generate the backplane instruction fetch signal and to cause the IR to be loaded with the instruction at the end of the memory cycle.

There is no special hardware to handle an instruction fetch from the A- or B-register. This condition causes an interrupt to the micromachine and is processed by the interrupt handler. The contents of A or B is written to memory (location 2 in Boot Memory) and then fetched, putting the instruction in the IR where it belongs. In the case of an I/O instruction in A or B, the contents of A or B is written to memory, fetched to load the IR, and then refetched to allow the I/O processors to examine the instruction.

# 2.4.4.4 MRG Memory References

An MRG memory read or fetch is handled by special hardware, as the MRG group is such a large portion of the instruction mix. There is no special hardware in the A600 processor to assist MRG write references. The special signal IRMRG causes all the MRG special handling. If an MRG instruction is in the IR, the instruction decode FPLA asserts the MRGREAD or MRGIFETCH signal to the external processor during instruction decode. The IRMRG signal enables generation of the MRG current-page/base-page address via the MRGSP mux in the D-bus and loads this address into the MAR. All of the preceding allow the MRG instructions (such as LD\*, AD\*, IOR, XOR, and AND) to execute in four clock cycles. These instructions execute at full memory bandwidth, in which the two two-cycle memory accesses (one for instruction fetch and one for operand fetch) define the speed of the instruction.

## 2.5 EXTERNAL PROCESSOR THEORY OF OPERATION

The following paragraphs contain a detailed theory of operation of the processor card's external processor. Schematic diagrams (drawing numbers 12101-60001-51 through 12101-60001-59) are included at the end of this section.

#### 2.5.1 GENERAL

The A600 external processor interfaces the micromachine to the backplane and assists it in performing many of the HP 1000 instruction set intrinsics. To this end, it arbitrates the micromachine's needs (ie., memory access) with what the backplane can provide, relieving the microprogram of the burden of accommodating every detail of the backplane protocols. It also provides facilities to account for system level I/O features like TBG and the LED status register. It handles interrupt requests from multiple sources and tells the micromachine which one to service.

The external processor is implemented with standard off-the-shelf components in the Schottky and low-power Schottky variations of the TTL logic family. Much MSI TTL is used to achieve a high function/pack ratio. Furthermore, several bipolar fuse-link programmable logic devices are utilized so that custom circuits can be realized in a minimal number of integrated circuit packages. For example, FPLAs (Field Programmable Logic Arrays: Signetics) and PALs (Programmable Array Logic: MMI) are used in applications which lend themselves to further integration not available in the standard Schottky TTL family.

A summary of the microorders used in controlling the external processor is presented in paragraph 2.5.2. Each of the major functional areas comprising the external processor is the subject of a main paragraph presented subsequently in the following order:

- a. Memory Accessing.
- b. I/O Accessing.
- c. System Level I/O.
- d. Interrupt System.
- e. Clocks and Freezes.

## 2.5.2 SUMMARY OF MICROORDERS

The microorders described in this section are those used for the operations of the external processor. These operations include memory accessing, I/O accessing, system level I/O processing, and interrupt generation/handling. (Refer to paragraph 2.3.1 for general information regarding microinstruction word format.)

A microorder is the fully decoded command of each field in a microinstruction. For example, the four-bit SPF field has 16 different microorders (see SPF microorder summary, Table 2-3). Because microorders are decoded from a bit-field, only one microorder in that field is executed during one microcycle. In the SPF field, an MREAD and an IFETCH cannot occur simultaneously.

All of the microorders used in the operation of the external processor are derived from the SPF and SPH fields. An SPF-decoded signal lasts a full microcycle, whereas an SPH-decoded signal is only a half-cycle long. An SPF-type microorder is used to enable data onto the D-bus from various sources. SPH-type microorders are generally used as latch signals for devices on the Y-bus.

## 2.5.2.1 Microorder Labeling

A convention is used throughout the remainder of this section to help the reader trace the origin of a particular microorder. For example, the LEDWR microorder is nested two deep; that is, there are two decoders between the signal and the microinstruction register. The LEDWR signal comes from the SPWR decoder, which is enabled by the SPH decoder. Thus, this microorder is labeled SPH.SPWR:LEDWR. From this the reader can determine that when an LED write is taking place, no other microorder is occurring at the same time in the SPH field or the SPWR subfield. The SPH prefix in the mnemonic also identifies the microorder as a half-cycle signal usually used as a latch signal for devices on the Y-bus or a control signal for decoders on the immediate field of the microinstruction register. Likewise, an SPF prefix is for full-cycle signals and is generally used to enable data onto the D-bus from the specified device.

# 2.5.2.2 SPF and SPH Special Microorders

Table 2-3 provides a summary of the special microorders derived from the SPF and SPH fields (pipeline register PL outputs) of the microinstruction word.

Table 2-3. Summary of Microorders From the SPF and SPH Fields

0000    nop

# 2.5.2.3 <u>Interrupt and System-Level I/O Microorders</u>

Table 2-4 provides a summary of microorders derived from the interrupt control, special write, and special read fields (pipeline register PL outputs) of the microinstruction word.

Table 2-4. Summary of Interrupt and System-Level I/O Microorders

Code	Interrupt Control   SPH.ENCN: (Bits PL8 to PL5)	SPH.SPWR:	SPF.SPRD:
0000   0001   0010   0011   0100   0111   0111   1000   1011   1100   1101   1110   1111   1110   1111   1111   1111   1111   1111   1111   1111   1111   1111   1111   1111   1111   1111   11111   11111   11111   11111   11111   11111   11111   11111   11111   11111   11111   11111   11111   11111   11111   11111   11111   11111   100000   10000   10000   10000   10000   10000   100000   10000	NOP clrPEI clrMPI setMPI clrTBT setTBT clrPFWI ICRS clrTDI setTDI setTDI clrDTST setDTST clrPSFF clrMPEN setMPEN	NOP LDIM1 MAPWR LEDWR	NOP MAPRD PELENL PELENH PRLEN ECIRRD SWRD SLACK

Low Select Code Flag Status Register

Enable onto D-bus with SPF.STRD

D7	1	D6	1	D5	İ	D4	1	D3	1	D2	i	D1	1	DO	i
PFWI	+	QTBI+		PONI-	İ	TBGEN+	1	IIFF+		PS+		GREN+	İ	ISFF+	1

Store from Y-bus with SPH.LDST

1	<b>Y</b> 5	1	<b>Y</b> 4		Y3	1	Y2	i	Y 1	i	YO	İ
ì	PONI-	T	BG EN+	1	IIFF+	l	PS+	.	GREN+	l	ISFF+	İ

# 2.5.2.4 <u>Microorder Descriptions</u>

A summary description of microorders is presented in Table 2-5.

Table 2-5. Microorder Descriptions

+   Code	¦ Label	Function
=====	========	
Bits	PLO to PL3	: Enable onto D-bus with SPF.SPRD:xxxx microorder.
000	•	No operation.
001	*	Read map data-in register (follows LDMAPD).
010 	PELENL	Read parity error address latch, physical address bits 0 to 15.
011 	PELENH 	Read parity error address latch, physical address bits 8 to 23.
1 100	PRLEN	Read [memory] protect address latch.
101	ECIRRD	Read external central interrupt register (select code greater than 17 octal).
110	SWRD	Read switch register (boot select/memlost).
111	_ I	Causes de-assertion of SCHOD- for one cycle.
=====		
Bits	PL4, PL5:	Enable Y-bus writes with SPH.SPWR:xxxx microorder.
	NOP	No operation.
•	LDIM1	Load interrupt mask register, bit 1 (TBG mask).
-	MAPWR	Load map data-out register and perform map write.
1 11	LEDWR	Load LED register.
	PL5 to PL8 ) microord	: Used with SPH.ENCN:xxxx (enable interrupt controller er.
•	NOP	No operation.
•	clrPEI	Clears pending parity error interrupt.
-	clrMPI	Clears pending memory protect interrupt.
•	setMPI	Generates a pending memory protect interrupt.
•	clrTBT	Clears pending time base tick interrupt.
-	setTBT	Generates a pending time base tick interrupt.
	clrPFWI	Clears pending power fail interrupt.
-	ICRS	Generates CRS.
1000	•	Turns off temporary interrupt disable.
1001	•	Turns on temporary interrupt disable.
1010	clrDTST	• • • • • • • • • • • • • • • • • • • •
•	setDTST   clrPSFF	• • • • • • • • • • • • • • • • • • • •
	setPSFF	
	clrMPEN	
1 1110	CTUMEN	Turns off memory protection system (disables MP interrupt).
!	i	

# 2.5.2.5 Manipulation of Low Select-Code Status Flags

The low select-code status flags identified in Table 2-6 may be manipulated in the following ways:

- a. Read (R) low select-code flag status register (U502,U602 @ 52A) with the SPF.STRD microorder.
- b. Write (W) to low select-code flag status register with SPH.LDST.
- c. Test (T) one or more low select-code status flags:
  - 1. Read.
  - 2. AND (mask for appropriate bit).
  - 3. Skip on result zero or not-zero.
- d. Alter (A) one or more low select-code status flags:
  - 1. Read.
  - 2. OR (set appropriate bit), or AND (clear appropriate bit).
  - 3. Write.

Table 2-6. Manipulation of Low Select-Code Status Flags

Bit	l	Operation	ł	Flag	ł	Function	Logic
ΥO	 	R/W/T/A	 	ISFF+	1	Level 3 interrupt system on/off.	1=on
Y 1	İ	R/W/T/A	i	GREN+	ļ	Global Register disabled/enabled.	1=enabled
Y2	i	R/W/T/A	Ì	PS+	1	Even/odd parity.	l 1=even
¥3		R/W/T/A	-	IIFF+		Level 2 and 3 interrupt inhibit/uninhibit.	1=inhibit 
<b>Y</b> 4	İ	R/W/T/A	1	TBGEN+	1	Time base generator on/off.	1=on
¥5	Ì	R/W/T/A	İ	PONI-	i	Power-on interrupt on/off.	0=reset
Y6	Ì	R/T	-	QTBI+	ł	Pending time base interrupt.	1=true
¥7	1	R/T	1	PFWI+	1	Power fail warning.	1=power   going down

The following table relates the bits of the low select code status flag register with macroinstructions, as shown in Table 2-7.

Table 2-7. Effect of Macroinstructions on Low Select-Code Status Flags

Instruction	Status Flag	Result   Notes
STC 4	; IIFF+ ;	Set to 0   Enables Type 2 and 3 interrupts
STC 6	TBGEN+	Set to 1   Turns on time base generator
STF 0	ISFF+	Set to 1   Enables Type 3 interrupts
STF 2	GREN+	Set to 0   Global Register disabled
STF 5	PS+	Set to 1   Sets even parity
STF 6	Requires that	setTBT in the ENCN field be performed
SFS 0	ISFF+	Skip if 1  Skip if Type 3 interrupts are enabled.
SFS 2	GREN+	Skip if 1¦ Skip if Global Register disabled
SFS 4	PFWI+	Skip if 0 Skip if power is up
SFS 5	PS+	Skip if 1 Skip if even parity
SFS 6	QTBI+	Skip if 1  Skip if time base interrupt is pending.

Note: The low select-code status flag register defaults to all zeroes on power-up; thus, the power-up interrupt handler should set the PONI- bit to a logic 1 to clear the power-on interrupt condition. The status register is initialized to the default power-up state by writing "x xxx xxx xxx 100 000" into the register using the SPH.LDST microorder.

2.5.3 MEMORY ACCESSING

#### NOTE

The integrated circuit packages (chips) are referenced by their U-number and schematic locations. For example, U103 @ 57B means chip U103 on schematic sheet 5 is located by coordinates 7 and B.

# 2.5.3.1 Memory Address Generation

The A600 memory controller has 1024 mapping registers organized as 32 maps of 32 registers each. The A600 processor selects one of the 32 maps by sending a five-bit value on the address extension bus (driven by U103 @ 57B) to the memory controller at the same time the 15-bit logical address is sent (U608,U910 @ 47C). The most significant five bits of the logical address are then used to select one of the 32 registers within the chosen map. Each map register contains a 14-bit value that is used as the physical page number for the remaining ten bits of the logical address, giving the A600 processor a physical address reach of 16 million words (2^24).

The 15-bit logical address that is driven onto the backplane at the start of any processor memory access comes from the memory address register (MAR). The address loaded into the MAR may originate at the PC-register (program counter) in the Am2901s; at the immediate data field in a microinstruction; or at the data-in register (DIR) when an MRG (memory reference group) instruction has been fetched. The MAR is loaded from the Y-bus with the SPF.LDMAR microorder. Bit Y15 is ignored when loading the MAR.

The five-bit address extension bus is driven from the Address Extension Register (AER). The AER is written to every time there is a transition between the Execute and DATA1 maps. Two 16-bit registers (MAPX and MAPD) in the Am2901 ALU are reserved for the values of the current working map set. (A working map set consists of the Execute and DATA1 map numbers along with the state of memory protection; the memory protection enable bit is removed and stored in the interrupt control logic).

The MAPX register format is "OOCCCCCXxREEEEE", such that the Execute map information is in the least significant five bits. The R bit stands for the state of ROM enable, with a logic 1 indicating an access to boot memory. The upper byte of MAPX is reserved for the central interrupt register (CIR), where the C bits make up the six-bit select code of the last interrupting source. MAPD is organized as "xxxxxxxxxxxxAAAAAA", with the DATA1 map number residing in the least significant five bits.

No hardware is dedicated to enable or disable A/B addressability for the Execute or DATA1 maps. Microcode assumes that A/B addressability is in effect except when the DATA1 map is used. When the DATA1 map is in use, the A/B reference decoder (U802,U406 @ 44C) output is ignored and any data returned from memory is always honored.

The AER is always loaded from the six least-significant bits of the Y-bus. The MAPX and MAPD registers may be placed on the Y-bus without modification (shifting or masking), so there is no overhead in getting the bits to line up with the AER inputs. A memory cycle may be initiated (using the SPF.IFETCH, SPF.RFETCH, SPF.MREAD, or SPF.MWRITE microorders) in the same cycle that the AER or MAR is being loaded.

Normally, the DATA1 map is utilized for one memory access and then control reverts to the Execute map. The DATA1 map (MAPD) bits are loaded into the AER, a memory cycle using the new AER is performed, then the Execute map (MAPX) is placed on the Y-bus and the AER is loaded with the Execute map information, allowing instruction execution to resume in the Execute map.

The Execute map is used during normal program operation for instruction fetching and operand read/write. The DATA1 map is used for cross-load, store, move, and compare instructions. By using the cross-map reference instructions, the user has access to the standard 32k words of code/data space plus 32k words of additional data.

# 2.5.3.2 Map RAM Access

The processor accesses the 1024 mapping registers individually by sending the memory controller the map register number over the backplane address extension and address buses and by receiving data from or sending data to the memory controller over the frontplane data bus. A map register is chosen by a 10-bit value loaded into the AER/MAR before the map data transfer takes place. The upper five bits of the map register number is placed in the AER and the lower five bits are loaded into the most significant bits (A10 to A14) of the MAR. This technique requires that the 10-bit map register number be shifted into the proper bit positions by the ALU before being loaded into the AER/MAR.

Because the AER/MAR drives the backplane address bus, it must abide by backplane arbitration rules. (See Figures 2-5 through 2-10 for timing diagrams.) The AER/MAR is active except during a DMA MEMGO- or during the acknowledgement of an I/O interrupt (IAK- low on the backplane), when an I/O processor is given permission to use the backplane address bus for its DMA or interrupt vector address.

Data is usually transferred to the map data-in/out register the cycle after the AER/MAR is loaded. During this cycle, the AER/MAR must be driving the backplane address bus to select the desired map register. If this cannot be accomplished, the micromachine is frozen for one or more cycles.

The SPF.LDMAPD (load map data-in register) microorder is used in the first cycle (may occur in the same cycle as SPH.LDMAR or SPH.LDAER) to transfer data from the map register on the memory controller to the map data-in register on the processor card. As shown below, the actual data transfer begins during the second half of the first cycle, and the information is latched into the map data-in register at the end of the the first half of the second cycle. At the start of the second cycle, an SPF.SPRD:MAPRD (read map data-in register) microorder causes the map data-in register to drive the D-bus for storage into the Am2901s at the end of the second cycle.

1st Microcycle	2nd Microcycle	3rd Microcycle
LDMAR and LDMAPD	MAPRD	i i
Data transfer   from map RAMs   frontplane   data-in regis	s to	
	Frontplane data-in register enabled on D-bus.	 




Figure 2-5. Map Register Read (MAPRD), Timing Diagram




Figure 2-6. MAPRD During DMA Transfer, Timing Diagram




Figure 2-7. MAPRD Contention with DMA Request, Timing Diagram




Figure 2-8. Map Register Write (MAPWR), Timing Diagram




Figure 2-9. MAPWR During DMA Transfer, Timing Diagram




Figure 2-10. MAPWR Contention with DMA Request, Timing Diagram

The SPH.SPWR:MAPWR microorder causes the 16-bit map data-out register (U801,U1001@56C) to be loaded from the Y-bus at the end of the current (second) microcycle. If the backplane address bus is not free during the latter half of the second cycle, the micromachine is frozen for one cycle. As shown below, the selected map register is automatically loaded at the start of the third cycle with the information already stored in the map data-out register. The address bus is guaranteed to be valid during this time.

1	1st Microcycle	2nd Microcycle	3rd Microcycle
+ +	LDMAR	MAPWR	
	Select mapping register.	Transfer data from Y-bus to frontplane data- out register.	

It is possible to access the map registers continuously every two microcycles. The first cycle involves loading the MAR, while the second cycle is used for the actual data transfer. In the case of a map register write, the map register address may be incremented in the ALU during the second cycle while the map data is put on the Y-bus, so that the next address is available in the third cycle. When the MAR is loaded again in the third cycle, the data in the ALU may be incremented for usage in the fifth cycle, and so on. For a map register read, the first cycle involves loading the MAR while calculating the next map register number for another map register access in the third cycle. The data in the mapping register is loaded into the ALU at the end of the second cycle so that another map access (read or write) may begin in the third microcycle. Therefore, microcode may treat all map register accesses as occurring in two microcycles.

Even with DMA using every available memory cycle, it is still possible to read/write to the map registers every two cycles. The processor can update the MAR when a DMA MEMGO— is on the backplane and then perform the map register read/write operation during the cycle between two DMA MEMGO—signals.

The data that is read from or stored to the map registers contains a 14-bit page number in bits D0 to D13. Bit D15 is the read protect bit, and bit D14 is the write protect bit. When memory protect is enabled (STC 7), the memory controller performs a read/write check for all processor memory accesses. If the processor attempts a memory write into a write-protected page (a map register in which the write protect bit is set), the write does not occur and the memory controller signals a memory protect violation (MPV) interrupt request. A processor memory read (including an instruction prefetch) from a

read-protected page results in octal 177777 being returned on the data bus along with an MPV interrupt request. It is also possible for a page in memory to be both read- and write-protected (access protection).

NOTE

Although provisions for read protection exist in hardware, the A600 microcode does not allow the read-protect bit to be set.

## 2.5.3.3 Main Memory Access

The micromachine uses the special microorders SPF.MREAD (memory read), SPF.MWRITE (memory write), SPF.IFETCH (instruction fetch), and SPF.RFETCH (instruction refetch for I/O processors) to initiate a memory cycle over the backplane. (See Figures 2-11 through 2-23 for timing diagrams.) If the backplane is busy when the memory access is being requested, the micromachine is immediately frozen (after the micromachine clock UCLK- goes low, the next low-to-high transition does not occur until a memory cycle for the processor has successfully begun).

Once the memory access begins, the micromachine can be frozen only for either of two reasons. The first case occurs when data must be used that has not yet returned from memory, such as using the MDIR/IR (memory data-in register/instruction register) for starting another memory cycle, or for instruction decoding (which freezes UCLK- during the high half cycle). In the second case, the micromachine is frozen for one or more clock periods if the memory handshaking requires more than two clock cycles, as happens during memory refreshing or ROM accessing. Refer to the paragraph on clock generation and micromachine freezes for additional information.

The A600 memory controller during RAM main-memory accesses employs a two-cycle memory handshake protocol. However, it also provides a three-cycle memory handshake protocol for accesses to a ROM memory array as well as to boot memory ROM and RAM.

The A600 processor freeze scheme makes the type of memory (ROM or RAM) as well as the mode of operation (memory access with or without a refresh cycle appended) transparent to the microcode. All memory accesses appear to the microcode as completing in two microcycles.

The AER or MAR contents should be valid during the microcycle that an SPF.MREAD, SPF.MWRITE, SPF.IFETCH, or SPF.RFETCH microorder is used. The SPH.LDAER or SPH.LDMAR microorders may be used to load the AER or MAR while initiating a memory cycle.

The SPF.MREAD microorder initiates the memory read cycle. The MDIR is loaded with the data returned from memory at the end of the cycle. The SPF.MWRITE microorder modifies the basic memory cycle to assert WE- on the backplane and to enable the MDOR (memory data-out register) onto the backplane during MEMGO-. The IR/MDIR is not altered at the end of the write cycle.




Figure 2-11. Data Read (MREAD) from Main Memory, Timing Diagram




Figure 2-12. Data Read from Boot Memory (MREAD), Timing Diagram




Figure 2-13. Data Read During Refresh, Timing Diagram




Figure 2-14. Data Read During DMA Transfer, Timing Diagram




Figure 2-15. Data Read Contention with DMA Request, Timing Diagram




Figure 2-16. Data Write (MWRITE) to Main Memory, Timing Diagram




Figure 2-17. Instruction Fetch (IFETCH), Timing Diagram




Figure 2-18. Instruction Refetch (RFETCH), Timing Diagram




Figure 2-19. RFETCH Contention with DMA Request, Timing Diagram




Figure 2-20. Operand Read (MRGREAD) for MRG, Timing Diagram




Figure 2-21. Instruction Fetch after JMP (MRGIFETCH), Timing Diagram




Figure 2-22. I/O Interrupt Acknowledge (MIAK), Timing Diagram




Figure 2-23. MIAK Contention with DMA Request, Timing Diagram

The SPF.IFETCH microorder starts a memory-read cycle that loads the instruction register (IR) at the end of the cycle. The MDIR is also loaded with the instruction so that information in the op code may be used by the ALU, or be passed from the D-bus to the Y-bus for use by the MAR (ie., MRG instructions).

The SPF.RFETCH microorder causes a memory-read cycle with RNI- asserted on the backplane. Neither the IR nor the MDIR is updated at this time because the current operation is a refetch cycle. This is one of only two opportunities for the I/O processors to latch an instruction off the backplane, since processor SPF.IFETCHs appear as ordinary memory reads to the I/O processors. The only other time that the I/O processors are forced to latch an instruction off the backplane is during interrupt servicing of I/O interrupts, when an instruction is fetched from the trap cell.

The SPF.MREAD and SPF.IFETCH microorders can be simulated by hardware signals MRGREAD and MRGIFETCH from the IR decode FPLA. This FPLA determines whether the current instruction requires a memory reference (MRG) and, if so, commands a memory cycle to occur immediately. The target address is taken from the current/base page register and the lower ten bits of the MDIR. (Note that the MDIR is always loaded with the opcode on an instruction fetch.) The IR decode FPLA is enabled to issue an MRGREAD or MRGIFETCH with the JTAB LVLO microorder, while MRG addresses are resolved with the SPF.IRMRG microorder.

The SPF.MIAK microorder creates a memory cycle by issuing an IAK- on the backplane, causing an I/O processor to perform a memory read cycle from its trap cell. The processor appends an RNI- to the memory handshaking to simulate a broadcasted instruction fetch, then proceeds to load the trap cell instruction into its IR and MDIR for instruction decoding. The micromachine clock is frozen low (during the assertion of SPF.MIAK) until the interrupting I/O processor has begun a memory access in response to IAK-. Thus, a memory cycle that services an I/O interrupt request appears to be an instruction fetch/refetch, the address for which is supplied by an I/O processor.

With one exception, the backplane protocols for memory handshaking comply with those for the L-Series computer. (A600 backplane delays, setup, and hold time requirements vary slightly from those of the L-Series for some signals, but handshaking is still referenced to the same edges of SCLK-.) Refer to Section VI for an explanation of backplane protocols, signal definitions, and signal timing specifications.

The exception occurs when there is a conflict between the processor's assertion of MEMGO- and DMA's assertion of MRQ-, as both signals are asserted on the same edge. In the L-Series, MRQ- always wins and the processor de-asserts MEMGO-; the same result occurs in the A600 processor if the memory cycle is an RNI- type (an instruction refetch or interrupt acknowledgement). Otherwise, the A600 processor pre-empts a DMA memory cycle, starting a memory cycle while DMA channels are arbitrating for access to memory. This saves one cycle any time a MEMGO- would otherwise be aborted.

### 2.5.3.4 Boot Memory Access

The power-up self-test, boot loaders, and the virtual control panel program reside in 4k or 8k words of EPROM on the memory controller. The memory protocols for accessing boot memory are identical to those used in accessing main memory except for the addition of the MEMDIS- signal. Only the processor can assert MEMDIS-, meaning that DMA cannot access boot memory.

Boot memory exists in a memory address space outside of that used for main memory. Boot memory scratch RAM is addressed at 0 to 1k (base page), while the actual program space is addressed at 8k to 12k (if 2732A EPROMs) or 8k to 16k (if 2764 EPROMs).

Boot mode is entered in one of two ways via the Enable Boot Mode control word during slave processing: either when a HLT xx instruction occurs, or when the break key on the system console is pressed. In either case, the I/O processor enabled for the break mode handshakes with the CPU to save the CPU registers, to set the CPU program counter to a new value, and to enable ROM mode. The enable-ROM mode command causes the microcode to set the most significant bit of the six-bit Address Extension Register (AER). This bit is used to generate MEMDIS- during boot memory accesses. Boot mode is also enabled automatically on power-up.

## 2.5.4 I/O ACCESSING AND SLAVE PROCESSING

There are two categories of I/O instructions. The first category of instructions, such as STC/CLC or STF/CLF, affects only the I/O processor whose select code matches that contained in the Global Register (if the Global Register is enabled) or that contained in the I/O instruction (if the Global Register is disabled). When such an instruction is fetched, the selected I/O interface card performs its task while the backplane is freed for other operations. The second category of instructions, such as SFS/C, LIA/B, MIA/B, or OTA/B, requires interaction between the I/O processor and the central processor to modify the program counter or to access/modify the A/B-register. Thus, the second category requires that commands and, if necessary, data be transferred between the CPU and the selected I/O processor.

The micromachine communicates with the I/O interfaces through the SPF.IORD (I/O handshake read) and the SPF.IOWR (I/O handshake write) microorders. When the micromachine initially fetches an I/O instruction, it determines whether the instruction is a type that can cause a handshake. Upon refetching the instruction, the micromachine then either continues processing (if the instruction is an STC/CLC or STF/CLF type) by fetching the next instruction, or waits and samples IORQ- (for up to three cycles following completion of the refetch). The micromachine uses its condition code multiplexer (U1105  $\,$ 0 21C) to check for an IORQ- assertion. When IORQ- is

received, an SPF.IORD microorder is issued to read the control word coming in from the I/O interface. The control word is decoded to determine if: 1) an SPF.IORD or SPF.IOWR microorder is to be performed next, or 2) the program counter is to be incremented and processing continued by fetching the next instruction.

#### 2.5.4.1 I/O State Machine

The SPF.IORD and SPF.IOWR microorders talk to an I/O state machine (comprising U709,U809 @ 81B), which generates the signal timing needed to control backplane communication. (See Figures 2-24 through 2-30 for timing diagrams.) The state machine signals a freeze to stop the micromachine clock when an SPF.IORD/SPF.IOWR microorder cannot be satisfied in the cycle requested. The freeze is lifted as soon as the backplane is available (no DMA activity), and the handshake is started by the assertion of IOGO-. The state machine then counts three states to determine the duration of IOGO-before returning to its quiescent state. IOGO- is extended if IORQ- is not released by the third state, and is held low until the cycle after IORQ- is released.

If an SPF.IOWR microorder was initially issued, an IOWRITE flag is set by the state machine for the duration of IOGO-, enabling the data-output registers onto the backplane. If the state machine was activated by an SPF.IORD microorder, then the last cycle of IOGO- is decoded for signaling external circuitry that incoming data is to be latched into the data-in registers (MDIR).

#### 2.5.4.2 Slave Processing

Although slave processing looks like an interrupt to the micromachine, it uses the same handshake protocols as used in the micromachine's interactions with an I/O interface for SFS/C, LIA/B, MIA/B, and OTA/B instructions. When a slave request is received by the interrupt handler (described in the Interrupt System paragraph), an interrupt is generated and is eventually serviced. The slave processing microcode must acknowledge the slave request (SPF.SPRD:SLACK) and check for the assertion of IORQ-, which causes the micromachine to activate the I/O state machine with an SPF.IORD microorder. This, in turn, generates IOGO- and prepares the MDIR to receive the slave control word. Further slave mode processing depends on the control word received.

As in the L-Series computer, the slave mode feature can be used only by the I/O interface assigned to a DS link or to the system console enabled for VCP (Virtual Control Panel program) operation. The power-up self-test (Test 2) loads special registers in that I/O interface card, with the register contents being swapped with the corresponding CPU registers when break mode is invoked. Any halt instruction (1020xx) also prompts the break-enabled I/O interface card to issue a slave request and "break to the VCP".




Figure 2-24. I/O Read (IORD) Handshake, Timing Diagram




Figure 2-25. I/O Read During DMA Transfer, Timing Diagram




Figure 2-26. I/O Read Contention with DMA Request, Timing Diagram




Figure 2-27. I/O Read with Extended IORQ, Timing Diagram




Figure 2-28. I/O Write (IOWR) Handshake, Timing Diagram




Figure 2-29. I/O Write with Extended IORQ, Timing Diagram




Figure 2-30. I/O Write Contention with DMA Request, Timing Diagram

#### 2.5.5 SYSTEM LEVEL I/O

The external processor provides a number of flags and registers that implement system-level I/O services not assigned to a specific I/O interface. The flags and registers make it possible for the micromachine to emulate the system I/O features of the HP 1000 instruction set, including the L-Series lower select-code I/O instructions.

# 2.5.5.1 System Flags

The system (low select code) flag status register (U502,U602 @ 53A) contains eight bits of status information, as described below (refer to Tables 2-6 and 2-7 for a summary of system flags):

- a. Interrupt System Flag:
  - 1 = Allows Level 3 interrupts (TBG and I/O) to be processed (same as an STF 0 instruction).
  - 0 = Disallows Level 3 interrupts from being processed.
- b. Global Register Enabled Flag:
  - 1 = Global Register is enabled.
  - 0 = Global Register is disabled (same as an STF 2 instruction). This flag is used only in testing for SFS/C 2 instructions, which the processor card must perform.
- c. Parity Sense Flag:
  - 1 = Even parity (same as an STF 5 instruction).
  - 0 = Odd parity.
- d. Interrupt Inhibit Flag:
  - 1 = Disallows Level 2 and 3 interrupts (memory protect, power fail, TBG, and I/O) from being processed.
  - 0 = Allows Level 2 and 3 interrupts to be processed (same as an STC 4
     instruction).
- e. Time Base Generator Flag:
  - 1 = TBG on (same as an STC 6 instruction).
  - 0 = TBG off.
- f. Power-on Interrupt Request Flag:
  - 1 = Normal operating condition.
  - 0 = Power-on reset, which generates an interrupt request.

#### g. Time Base Tick:

- 1 = Time base interrupt is pending (causes a skip for an SFS 6 instruction).
- 0 = No time base interrupt is pending.

#### h. Power Fail Warning:

- 0 = Ac power is good, and normal operating conditions prevail (causes a skip for an SFS 4 instruction).
- 1 = Ac power below threshold, and dc power will be lost soon.

System flag status register reading is performed by an SPF.STRD microorder, while loading is done with the SPH.LDST microorder. Except for bits 7 and 8 which are read—only, the flag status register bits can be tested, set, or cleared either individually or as a group. A particular status bit may be tested by reading the register and masking out all other bits. A bit may be set by reading the status register, ORing a logic 1 for that location with logic 0s for all other bits, then writing the status word back into the register. A bit may be cleared by reading the status register, ANDing a logic 0 for that location with logic 1s for all other bits, then writing the status word back into the register.

### 2.5.5.2 System Registers

Several registers exist outside of the micromachine and are used to implement the system features of an HP 1000 computer, such as the LED register. Because these registers are either used rarely or must load data directly off the backplane, the implementation of these registers in external circuits reserves the scratchpad registers in the Am2901s for more critical applications. The following system registers are implemented in the A600 processor:

## SWITCH REGISTER

The switch register actually is a buffer (U601 @ 51D) that enables the eight-bit logical value representing the settings of select switches U1S1 through U1S8 on the processor card onto the D-bus. This value is loaded into the A- or B-register when the switch register is enabled onto the D-bus by the SPF.SPRD:SWRD microorder. As shown in Table 2-8, the value placed on the D-bus occupies the high-order eight bits; thus, bit D14 is MEMLOST-, and bits D8 through D13 are the boot-up option. Bit D15 is the time base interrupt mask bit (bit one of the interrupt mask register); processor switch U1S7 is not used.

Table 2-8. Switch Register to D-Bus Assignment

+	Boot Select Option						None	MEMLOST-
•	U 1S 1	U1S2	U1S3	U1S4	U1S5	U1S6	U1S7	U1S8
1		D9	D10	D11	D12	D13	l N/A	D14

#### LED REGISTER

The LED register is an eight-bit register (U501 @ 51A) loaded from the Y-bus that allows the A- or B-register to "write to the LEDs". The register holds the LED pattern constant until its contents are changed. The register is loaded from the lower eight bits of the Y-bus with the SPH.SPWR:LEDWR microorder.

## EXTERNAL CENTRAL INTERRUPT REGISTER (ECIR)

The external central interrupt register is a six-bit register (U109 @ 51E) that is automatically loaded during IAK- with the select code of the interrupting I/O interface. This register does not record the select code of system-level interrupts (select codes 4 through 17 octal), because the micromachine performs a trap-cell fetch as a regular instruction fetch. The real central interrupt register resides in the micromachine (upper byte of MAPX scratchpad register). During processing of an I/O interrupt (when the SPF.MIAK microorder is used), the ECIR must be read and the internal CIR updated by means of microcode. The SPF.SPRD:ECIRRD microorder is used to read the ECIR, placing the data on the lower eight bits of the D-bus.

#### TBT INTERRUPT MASK BIT

The TBT interrupt mask bit is a single-bit register (in U407 @ 77C) that is a subset of the 16-bit interrupt mask register. This mask bit is kept in a flip-flop (in a registered PAL) on the processor card for use by the interrupt handler. When interrupt mask bit IM1 is set, a time base tick interrupt is prevented from receiving service. This mask register is loaded from bit Y1 of the Y-bus (assuming that the Y-bus is driven with the desired interrupt mask word) while the processor is performing an SPH.SPWR:LDIM1 microorder. The state of the time base interrupt mask bit IM1 may be examined when reading the switch register.

#### Processor Card

The following microorders are used to access these system registers:

- a. SPF.SPRD microorder enables the special read decoder, which allows these special reads to occur:
  - 0) NOP -- no operation.
  - 1) MAPRD -- enables map data-in register on D-bus.
  - 2) PELENL -- enables lower word of PE register on D-bus.
  - 3) PELENH -- enables upper word of PE register on D-bus.
  - 4) PRLEN -- enables the violation register on D-bus.
  - 5) ECIRRD -- enables the external CIR on D-bus.
  - 6) SWRD -- enables the power-up option (boot select) switch settings on D-bus.
  - 7) SLACK -- causes de-assertion of SCHOD- for one cycle.
- b. SPF.SPWR microorder enables the special write decoder, which allows these special writes to occur:
  - 0) NOP -- no operation.
  - 1) LDIM1 -- loads the interrupt mask register, bit 1 from Y-bus.
  - 2) MAPWR -- loads the map data-out register from Y-bus.
  - 3) LEDWR -- loads the LED Register from Y-bus.

## 2.5.6 INTERRUPT SYSTEM

Interrupt processing is performed jointly by a hardware front-end that receives, qualifies, and prioritizes the incoming interrupt requests, and by a microcoded routine that generates the trap cell address and initiates a fetch (SPF.IFETCH) memory cycle. An FPLA (U207 @ 75D) is used as the hardware front-end; it brings together the interrupt sources and qualifiers, then generates a microcode entry point for the micromachine to the highest priority interrupt routine. (See Figure 2-31 for microcode interrupt vector timing diagram.) Each interrupt source is associated with its own microprogram. Two other programmable parts, a registered PAL (U307 @ 77B) containing six flip-flops and another (U407 @ 77C) containing four flip-flops, are used to generate interrupt control signals.

U307 is programmed to contain the following information:

- a. TDI flag -- condition of temporary interrupt disable (turned off automatically on every instruction decode when JTAB LVLO- goes low; see Figure 2-32 for timing diagram of JTAB LVLO).
- b. DTST mode flag -- selection of operational mode: data-bus integrity test or instruction execution (the bus integrity check is part of the microcoded self-test).

#### Processor Card

- c. MPEN flag -- state of memory protection feature: on/off (turned off automatically on a memory protect violation.)
- d. QMPI flag -- qualified memory protect interrupt.
- e. PSFF flag -- state of parity system: on/off (turned on automatically on an ICRS; turned off automatically on a parity error during processor read).
- f. QPEI flag -- qualified parity error interrupt.




Figure 2-31. Microcode Interrupt Vectoring (VECT) Timing Diagram




Figure 2-32. Instruction Decoding (JTAB LVLO) Timing Diagram

U0407 is programmed to contain the following information:

- a. ICRS condition -- control reset: performed for a CLC 0.
- b. QTBI flag -- qualified time base interrupt.
- c. SPFW flag -- qualified power fail interrupt.
- d. IM1 flag -- time base interrupt mask register.
- e. STBG flag -- time base generator 10-millisecond tick flag.

The following microorders (found in the SPH.ENCN field) are used to communicate with the interrupt controller PALs:

0)	NOP	8)	clrTDI
1)	clrPEI	9)	setTDI
2)	clrMPI	10)	clrDTST
3)	setMPI	11)	setDTST
4)	clrTBT	12)	clrPSFF
5)	setTBT	13)	setPSFF
6)	clrPFWI	14)	clrMPEN
7)	ICRS	15)	setMPEN

# 2.5.6.1 <u>Interrupt Requests</u>

There are a total of nine interrupt sources, two that occur at the microcode level and seven that are associated with the macrocode level. The two microcode-level interrupts are not maskable and have higher priority than any macrocode-level interrupt. In order of priority, the two microcode-level interrupts are:

- a. PCWER-ON INITIALIZATION (PONI): This interrupt request occurs whenever the hardware is reset, either by turning on the power supply or by actuating RESET switch S1 on the processor card. This interrupt forces the micromachine to vector to a routine that re-initializes the machine status (power-on defaults) and executes the micromachine self-test.
- b. A/B FETCH (ABFI): This interrupt request is made by the hardware whenever the micromachine issues an instruction fetch and the MAR is referencing memory location 0 or 1. This is done to eliminate the overhead of having the micromachine check for an A/B reference before every instruction fetch.

Of the seven interrupt requests categorized as macrocode level, only six actually require a trap-cell instruction fetch. Of these six, four originate as a result of processor actions, one comes from the I/O processors, and one from the power supply. (See Figures 2-33 through 2-45 for timing diagrams.) The seventh request (slave mode) is not actually a macrocode-level interrupt, but it is included in the macrocode category to establish the priority level for slave requests. In order of priority, the macrocode interrupts are:

a. PARITY ERROR (PE): This interrupt request occurs when the parity system is enabled and the memory controller signals a parity error during a processor memory access. A parity error is given precedence over all other macrocode-level interrupt requests because a UIT condition may result from fetching an instruction returned with bad parity. Therefore, a UIT interrupt occurring in conjunction with a parity error interrupt is ignored, and only the parity error is serviced. The microcode checks the pending parity error interrupt flag before starting the UIT service microcode.

Because interrupt conditions are sampled only once per instruction, it is necessary to safeguard against further damage in the event that the instruction/operand returned with parity error results in a subsequent memory write before the end of the current instruction. The processor converts all memory writes to reads until the parity-error service microroutine clears the parity error flip-flop.

A parity-error physical address register (24-bits wide) residing on the memory controller latches the physical address of any memory access that causes a parity error. This address register is read 16 bits at a time. The least-significant 16 bits are read with the SPF.SPRD:PELENL microorder, and the most-significant 16 bits are read with SPF.SPRD:PELENH. This results in the middle 8 bits of the 24-bit register being enabled for either a PELENH or a PELENL microorder.

When the parity system is enabled, the occurence of a parity error on a processor read from memory causes the processor to turn off the parity system and generate a parity error interrupt. No action is taken by the processor for parity errors reported during a DMA memory access or when the parity system is off.

- b. UNIMPLEMENTED INSTRUCTION (UIT): This interrupt request occurs when a macroinstruction containing an undefined opcode is fetched and no parity error is reported by memory. When the micromachine's instruction decoder detects such an opcode, it branches to a microroutine that checks for a concurrent parity error, as indicated by the QPEI line. If no parity error is detected, the microroutine causes an interrupt fetch from trap cell 10 (octal). If the UIT handler microcode detects a parity error, it branches to the parity-error interrupt routine and ignores the UIT. No hardware is dedicated to the detection of unimplemented instructions.
- c. MEMORY PROTECT/PRIVILEGED INSTRUCTION (MPV): This interrupt request may be generated by either of two conditions. The first occurs during a memory access when the memory controller detects an attempt to write to a write-protected page. In this case, the memory cycle is completed without performing the requested action (memory write).




Figure 2-33. PE Address Register Read (PELENL) Timing Diagram




Figure 2-34. Control Reset (CRS) Timing Diagram




Figure 2-35. Data Bus Self-Test (DTST) Timing Diagram




Figure 2-36. Temporary Interrupt Disable (TDI) Timing Diagram




Figure 2-37. Parity Error Timing Diagram




Figure 2-38. Memory Protect Timing Diagram




Figure 2-39. Power Fail Warning (PFW) Timing Diagram




Figure 2-40. TBT Flag Setting and Clearing Timing Diagram




Figure 2-41. Time Base Generator (TBG) Tick Timing Diagram




Figure 2-42. Time Base Generator (TBG) Turn-off, Timing Diagram




Figure 2-43. TBG Interrupt Mask Bit (IM1), Timing Diagram




Figure 2-44. Flag Status Register (LDST and STRD), Timing Diagram




Figure 2-45. MEMGO Killer Timing Diagram

The second case involves the fetching of a privileged instruction while memory protect is turned on. Instructions classified as privileged include most dynamic mapping system (DMS) instructions and all I/O instructions except select code 01 other than HLT 01. This feature causes an MPV interrupt to be generated if any I/O or DMS instruction classified as privileged is encountered in a nonprivileged user program, thus ensuring that a user program will not interfere with the operating system's handling of I/O or memory allocation.

The MPV flip-flop is set by hardware for write-protection violations or by the microcode for privileged instruction violations. The SPH.ENCN:setMPI microorder is used to set the MPV flip-flop, and SPH.ENCN:clrMPI is used to clear it.

An MPV condition also clears the memory protection-enable flip-flop, causing memory protect to be turned off. This, in turn, causes instruction execution to be performed in the privileged mode and freezes the memory protect violation register (MPVR) on the memory controller card to prevent further updating of the 15-bit logical address it contains. An SPF.SPRD:PRLEN microorder is used to put the MPVR contents on the D-bus. The memory protect feature should be re-enabled at the end of the MPV service routine.

- d. SLAVE REQUEST (SLV): This is initiated by the I/O card that is enabled for break. Slave processing is given a lower servicing priority than the PE, UIT, and MPV interrupts because the latter should be resolved in their own memory space. Slave processing can enable/disable the boot memory mode and, therefore, can switch memory spaces; if its priority were higher than these interrupts, the alternate memory space could be given the responsibility for handling an interrupt that it did not cause. Although the same reasoning holds true for the lower-priority PFW, TBT, and I/O interrupts, these interrupt sources are far easier to handle in alternate memory spaces than are the three higher-priority interrupts.
- e. POWER FAIL (PFW): This interrupt request is made when the power supply signals a power fail warning, indicating that a given amount of time (a minimum of five milliseconds) remains before the output of the power supply falls below a usable level.
- f. TIME BASE TICK (TBT): This interrupt request is made when the QTBI flip-flop is set if time base interrupts are not masked by bit 1 of the interrupt mask. The QTBI flip-flop is set by a time-base generator tick every ten milliseconds if TBG is enabled. A time base tick may also be forced by the microcode setting the QTBI flip-flop.
- g. I/O (INTRQ): This interrupt request is initiated by an I/O interface card that is not masked off by the interrupt mask register.

### 2.5.6.2 Interrupt Qualification

There are several methods of holding off or qualifying interrupts. As long as an interrupt is held off, its existence is not reported to the micromachine. The A600 processor follows all of the L-Series conventions for interrupt request qualification. The following qualifiers are used:

a. Interrupt Inhibit Flag:

SET = Holds off MP, PFW, TBT, and I/O interrupts.

b. TDI (Temporary Interrupt Disable):

SET = Holds off PFW, TBT, and I/O interrupts.

c. Interrupt System Flag:

CLR = Holds off TBT and I/O interrupts.

d. Interrupt Mask bit 1:

SET = Holds off TBT interrupts.

INTERRUPT INHIBIT: This flag responds directly to a macrocode STC/CLC 4 instruction. When the flag is set (CLC 4), only PE and and UIT interrupts can occur.

TEMPORARY INTERRUPT DISABLE: This flag is set by the microcode to hold off PFW, TBT, and I/O interrupts when an I/O instruction is executed or a macrocode JMP,I or JSB,I instruction with less than three levels of indirection is executed. The TDI flag is set with a SPH.ENCN:setTDI microorder. It is cleared with either an SPH.ENCN:clrTDI microorder (after three levels of indirection) or an JTAB LVLO microoder (to decode the next instruction). Therefore, TDI holds off interrupts for only one instruction unless a sequence of I/O instructions and/or JMP,I/JSB,I instructions is encountered.

INTERRUPT SYSTEM: This flag indicates the status of the interrupt system and is conditioned with the STF/CLF 0 macroinstructions. When the flag is set (STF 0), any unmasked TBT or I/O interrupt request can cause an interrupt if: 1) the interrupt inhibit flag is cleared, and 2) interrupts are not temporarily inhibited.

The following chart summarizes the relative priority and qualifiers required by each interrupt request source:

Power-on Initialization A/B Fetch Parity Error during CPU read from memory Unimplemented Instruction

======Interrupt Inhibit Flag (STC/CLC 4)======
Memory Protect
[Slave Request] (not affected by Interrupt Inhibit Flag)

-----Temporary Interrupt Disable (TDI)-----Power Fail Warning

======Interrupt System Flag (STF/CLF 0)======
----Interrupt Mask---Time Base Tick
I/O Interrupt Request

### 2.5.6.3 Interrupt Servicing

The micromachine uses the condition code multiplexer to check for the presence of a qualified interrupt during the execution of an instruction. sampling for an interrupt condition is not performed macroinstruction boundaries, the hardware must hold off the fetching of a new instruction when a qualified interrupt is pending until the microcode has tested for the interrupt condition. Therefore, interrupt servicing appears to the macrocode as being handled on instruction boundaries. If an interrupt is qualified for servicing, the interrupt vector generator must supply the microsequencer with the branch address of the specific interrupt service The same FPLA (U207 @ 75D) that qualifies the interrupts also provides four bits of vector information. A buffer (U107 @ 76E) provides the other four bits (a constant). These eight bits are combined with four bits from the pipeline register to form an interrupt vector of the form "PPPPBBBFFFF", where B is a bit from the offset buffer, F is an FPLA-generated bit, and P is a bit from the pipeline register. This 12-bit value is loaded into the Am2910 microsequencer, and microcode execution resumes at the new location.

## 2.5.6.4 Instruction Execution During Interrupt Servicing

In the most general case, interrupts are serviced at the completion of one instruction but before the start of the next instruction. Some instructions, requiring more than 30 microseconds to complete, are interruptible during execution. An interrupt request may terminate the execution of the instruction early, but upon returning from the interrupt service routine, the instruction picks up where it left off and runs to completion.

The A600 microcode is designed to detect an interrupt condition after the next instruction has been fetched but before its execution. The interrupt condition is checked during the idle period of an operand fetch for MRG instructions. The normal course of events is:

- a. Instruction fetch (assume MRG).
- b. Idle for instruction to return.
- c. Instruction decode/operand fetch if MRG.
- d. Check if interrupt request is pending, and branch to an instruction emulation routine or to an interrupt processing routine.

If the instruction is from the MRG group, step  $\underline{d}$  makes use of a normally wasted cycle. For any instruction, interrupt checking is necessary, even if it precedes step  $\underline{a}$ . Thus, checking for interrupts in step  $\underline{d}$  speeds up MRG group instruction execution; however, this procedure violates the convention of interrupting between instructions.

Two microorders in the SPF field, MKLRON and MKLROFF, operate a small state machine (half of U709 and U809 @ 81D) which ensures that interrupts are handled on instruction boundaries. This state machine is referred to as the MEMGO-killer state machine because it prevents an instruction fetch from starting when an interrupt is pending.

The SPF.MKLRON microorder enables circuitry that prevents the next instruction fetch from occurring if an interrupt is pending. Once the fetch is stopped, all subsequent memory requests are ignored (no processor MEMGOs) until the state machine is reset by the execution of SPF.MKLROFF. (SPF.MKLRON also can reset the state machine and then go into the enabled state.) The microcode has no indication that the memory accesses failed to occur; however, this does not matter because any instructions or operands that would have been obtained are ignored if an interrupt is detected in step d. The advantage of this approach is the elimination of spurious memory references that might result in a parity error just before servicing an interrupt.

The microorders SPF.MKLRON and SPF.MKLROFF are in the same field as SPF.IFETCH, SPF.RFETCH, SPF.READ and SPF.MWRITE. This means that a new memory cycle cannot be started when the MEMGO-killer state machine is being enabled or disabled. SPF.MKLRON may be executed in the first microcycle and then SPF.IFETCH may be used in the second microcycle with full assurance that the fetch does not occur if an interrupt is pending. SPF.MKLROFF is used at the start of the microcode interrupt service routine to allow a fetch from the trap cell to take place. After the trap cell fetch, SPF.MKLRON is used to enable the MEMGO-killer state machine for the next instruction fetch.

### 2.5.7 CLOCKS AND MICROMACHINE TIMING

#### 2.5.7.1 Clock Generation

The A600 processor generates all of the backplane clocks and the micromachine clock. All system timing is generated from a 22.000 MHz "fast" clock to keep all clocks synchronized to a common edge. (See Figure 2-46 for a timing diagram of clock generation.) The 22.000 MHz clock is the output of a hybrid crystal oscillator (U402 @ 91C) with an overall accuracy and stability of 100 ppm deviation from the desired frequency. This clock is divided down by five (using U302 and half of U301 @ 92C) to generate SCLK-, a system clock with a 40%-high duty cycle. SCLK- has a period of 227 nanoseconds, making the short "half" cycle 91 nanoseconds and the long "half" cycle 136 nanoseconds long.

As shown in Figure 2-46, a special clock (SPCLK-) is generated for use by the memory controller. This clock is a combination of two clocks, FCLK+ ANDed with a one-cycle early version of SCLK+. SPCLK- has a period of 227 nanoseconds and is high for the first 40% of the period. During the remaining 60% of the cycle, SPCLK- follows FCLK-.

A 14.7456 MHz crystal oscillator (U108 @ 91B) is used to generate the clock for the backplane CCLK- as well as to provide the time base generator with an accurate, yet easily divisible, clock source. A TBG circuit (U202, U0408 @ 93B) divides CCLK+ by 147456 (9\*2^14) to obtain a 100-Hz clock. The falling edge of this clock sets a flip-flop (half of U303 @ 95B), and then is synchronized to the processor clock by another flip-flop (half of U304 @ 96B). The synchronized TBG pulse is used to set the QTBI (time base tick) flip-flop (part of PAL U407 @ 77C), which may also be set by the micromachine with a SPH.ENCN:setTBT microorder.

#### 2.5.7.2 Micromachine Freezes

The micromachine receives a clock signal (UCLK-) derived from SCLK- that may be frozen whenever microinstruction processing should be suspended temporarily. The freezing occurs on normal clock-period boundaries, thus making the extended period an integer multiple of a normal period.

For microorders requiring backplane interaction (memory, map RAM, and I/O accesses), the need for a clock freeze is determined during backplane arbitration, which corresponds to the long half cycle when UCLK- is low. If a freeze is necessary, UCLK- is kept low until the micromachine request is fulfilled.

For microorders controlling communication between the micromachine and the external processor, freeze determination is performed during the short half cycle when UCLK- is high. When a conflict is detected, the micromachine is frozen with its clock high because a setup time for the clock high-to-low transition with valid data present is required for certain processes in the micromachine. Thus, the micromachine must be frozen if the external processor does not have valid data available when requested by the micromachine.




Figure 2-46. Clock Generation Timing Diagram




Figure 2-47. Clock Freeze Timing Diagram

The following conditions will cause a micromachine freeze: (UCLK-low):

- a. Upon receipt of an SPF.MREAD, SPF.MWRITE, SPF.IFETCH, SPF.RFETCH, SPF.MIAK, MRGREAD, or MRGIFETCH microorder when the backplane does not allow a processor memory cycle to occur immediately, UCLK- is frozen low until the microorder command has been started. The next line of microcode may contain a LDMAR command.
- b. The microcode assumes that all memory accesses are two cycles. ROM accessing or memory refresh coincidental with a memory access extends the memory access to three or more cycles. During the middle of the second memory cycle, the external processor determines if extra clock periods are required; if so, UCLK- is frozen low until the memory access is finished. Thus, all memory accesses are normalized to two clock periods as detected by the micromachine.
- c. When the micromachine issues an SPF.MIAK request to acknowledge I/O interrupts, UCLK- will remain low until the interrupting I/O interface has initiated a memory access to its trap-cell location.
- d. The micromachine is frozen for one cycle (UCLK- low) if the memory controller's internal bus is busy (a concurrent DMA is using the map RAMs for address generation) when the micromachine tries to read from or write to the map RAMs, to read from the parity error address register, or to read from the memory protect address register. The external processor generates the MFREE+ signal to indicate when the memory controller's internal bus is available for access to the map RAMs or registers.
- e. During the cycle that an SPF.IORD or SPF.IOWR microorder is received by the I/O state machine, the micromachine is frozen (UCLK- low) if the backplane does not allow the external processor to initiate a IOGO-handshake. The freeze lasts until the microorder has been executed.

f. If IORQ- is extended so that IOGO- must be extended beyond the usual three SCLK cycles, UCLK- is frozen low during the extra IOGO cycles.

As shown in Figure 2-47, the following conditions cause UCLK- to freeze high if the micromachine references (enables) the MDIR and uses one of the following microorders to begin a new memory cycle:

```
SPF.MREAD,
SPF.MWRITE,
SPF.IFETCH, or
SPF.IRMRG
```

before the memory cycle for one of the following microorders has finished:

```
SPF.MREAD,
MRGREAD,
SPF.IFETCH,
MRGIFETCH, or
SPF.MIAK.
```

### 2.6 SPECIAL CONSIDERATIONS

The following paragraphs provide a brief discussion of some subtle aspects of A600 operation.

#### 2.6.1 INSTRUCTION FETCHING

The A600 processor prefetches instructions. In many instructions, the next instruction is fetched before the current instruction is finished. This overlap contributes to the A600 computer's high performance.

A side effect of prefetching is that the A600 processor fetches instructions it does not execute. For example, during a compare instruction (CPA), the no-skip instruction is fetched while the values are being compared. If a no-skip result exists, the appropriate instruction is already in the IR. If a skip result exists, the next word is fetched. Thus, to a user watching an instruction trace on a logic analyzer, such as the HP 1610 or HP 64000, it would appear that the A600 is executing the no-skip instruction when it is actually only prefetching it.

#### 2.6.2 POWER-ON TEST AND SEQUENCER STARTUP

When the A600 is first powered up, the flag status register (U502) is cleared, causing an interrupt to the microsequencer (PONI- is asserted). The power-on (PON) backplane signal sets up this interrupt and forces the sequencer to execute a JZ instruction by clearing the Am2910 opcode field in the pipeline register. The A600 processor has no other special hardware dedicated to sequencer startup at power-on.

#### 2.6.3 PC VALUE

During normal instruction execution, the PC (R15) does not contain the same value as the actual HP 1000 P-register. In fact, there is no register containing the actual P value. Instead, PC points to the next instruction + 1. At instruction decode time, the PC is incremented, with the value prior to incrementing being loaded into the MAR. This is the next instruction address. Thus, if the MAR is unchanged in an instruction execution routine, an IFETCH will get the next instruction. For a skip instruction, the no-skip address is already in the MAR, and the skip address is in the PC.

#### 2.6.4 INTERRUPTS AND MAPPING

According to the definition of the DMS instructions, when an interrupt occurs, the current state of the DMS mapping system is saved in a register called IMAP and the Working Mapset (WMAP) is set to a new value. The A600 processor has no IMAP register; instead, this value is kept in boot memory at location 3. Thus, during interrupt processing there is a write to boot memory to store the IMAP value.

When an interrupt occurs, the IMAP location stores the current WMAP, and the new WMAP is set as follows: the DATA1 map is set to the value of the Execute map before the interrupt, and the Execute map is set to map number 0, which should be the Operating System's map. This allows quick access to the previous CPU user's address space during interrupt handling.

### 2.7 PARTS LOCATION

A cross-reference listing of component parts to schematic diagram locations is presented in Table 3-9. Physical location of parts on the processor card are shown in Figure 2-48.

## 2.8 PARTS LIST

The parts lists for the processor card are presented in Table 2-10. Refer to Table 6-38 for the names and addresses of manufacturers listed by code number.

# 2.9 SCHEMATIC DIAGRAMS

Schematic diagrams, part numbers 12101-60001-51 through -59, are located at the end of this section. A cross-reference listing of all schematic locations in which elements of each component pack appear is presented in Table 3-9. Component packs are listed in reference-designation order.

Table 2-9. Processor Card Components, Schematic Cross Reference

U 103 U 105 U 106	74S244 74F373 AM2910DC	AER Buffer AER Sequencer	57B 56B 21A	57B	57B	57B	57B	57B	57B	57B
U 107 U 108 U 109 U 110	74LS240 14MHZ 74LS374 74S04	uAddr Ofst CCLK ECIR	78C 91B 51E 25D	78B 28D	78C 76D	78B 51C	76E 28D	76E 28D	76E	76E
U202 U203 U204 U205 U207 U208	74LS161 74LS04 74S00 74S182 82S153 74S138	TBG Lookahead Int Vector SPH	92A  38D 75D 28C	94B 	96C	93A 56D		75C		
U209 U210	74LS244 74LS11	LBIMM	45B 	45B	45B 82D	45B	45B	45B	45B	45B
U301 U302 U303 U304 U305	74S112 74S112 74LS74 74S112 7621A-5	TBG/CRS 101xxxDecH	92C 95C 55D 96B 16B	93C 95B 72C						
U306 U307	74S157 PAL16R6	uAddr Sel SysIntCntl1	18C 77B	18C	18C	18C				
U308 U309 U310	74S157 74S02 74S37	ABref mux	4 1D 7 4B	4 1D 5 4D 85C	41D 43C 96D	41D 21C				
U401 U402 U403 U404 U405 U406 U407 U408 U409 U410	74S37 22MHZ 74F373 74S373 74F373 74F373 PAL16R4 CD4020AY 74S04 74LS109	FCLK LBMDIR LBMDOR LIR ABref 1ch SysIntCnt12 TBG	91C 42B 45C 12C 44D 77C 93B 57E 83D	92D 53D 95D	92D 61C	96B 61A	78D			
U501 U502 U503 U505 U506 U507 U508	74LS273 74LS174 AM2901B 7649-5 AM27S35 82S153 74S74	LED REG Low SC Flg Reg Y0-3 101xxxDecL PL24-31 Dest Spec ABref del	51A 53A 35B 16C 24A 33C 42D	53A 43D	53 <b>A</b>	53A	53A	53 <b>A</b>		
U509 U510	74S10 74LS174	synchron	87D 73B	87C 73B	81A 73B	73B	73B	73B		

Table 2-9. Processor Card Components, Schematic Cross Reference (Continued)

U601 U602 U605 U606 U607 U608 U609	74LS244 74LS244 7649-5 AM27S35 82S153 74F373 74S240	BootSelBuf Low SC Flg Buf Low SC IO PL16-23 Source Sp LBMAR	51D 54A 16B 24B 33B 47C 74C	51D 54A 74B	51D 54A 74B	51D 54A 91B	51D 54A	51D 54A	51D 54A	51D 54A 71B
U701 U702 U703 U705 U706 U707 U709 U710	74LS373 74LS244 AM2901B 7649-5 AM27S35 74S138 82S153 74S10	LMAPDIR LBL4 Y4-7 AsgSrgDec PL48-55 HSPF IOSM/MKLRSM	57C 47B 36B 13D 26A 28A 81B 68E	47B 81D 22B	47B 88A	47B	47B	47B	47B	47B
U7 11 U801 U802 U805 U806 U807 U809 U811	74LS14 74LS374 82S153 6309-1N AM27S35 82S153 74S174 74S174	LMAPDOR A/B AddrSp IRO-5 dec PL40-47 ASG Spec IOSM/MKLRSM	71B 56C 44C 16D 26B 36D 83B 72A	71A 83B 72A	93B 83B 76B	88B 84D 76B	71A 84D 72A	71A 84D 72A		
U901 U902 U903 U905 U906 U907 U909	74LS373 74LS244 M2901B 74LS244 AM27S35 74S138 74S02 74F373	HMAPDIR HBL4 Y8-11 PL uAddr PL0-7 LSPF HBMAR	57C 47A 37B 21D 24D 28B 65B 47D	47A 21D 68D	47A 21D 51E	47A 21D 61D	47A 21D	47A 21D	47A 21D	47A 21D
U 1001 U 1002 U 1003 U 1005 U 1006 U 1007 U 1009 U 1010 U 1011	74LS374 74S374 AM2901B 7603-5 AM27S35 74S112 74S00 74S37 74S04	HMAPDOR Page Reg Y12-15 MRGdecode PL32-39	56C 42C 38B 13C 26D  69C 88B 31B	67C 86D 68D 67C	67C 68D 87B	66C 66B 66D	64A	87B		
U1101 U1102 U1105 U1106	74S51 74S157 74LS356 AM27S35	MRGSP1 Condext Mux PL8-15	58E 44A 21C 24C	68C 44A	44 <b>A</b>					

Table 2-9. Processor Card Components, Schematic Cross Reference (Continued)

U 1 107	748157	SMGO	1	62C		62C	62C			,	
U 1 1 0 9	74S20	IR latch	1	64D	64DE						
U1110	74S175			62D	68C	77B	63C				
U 1111	74851		1	65A	67D						
U 1201	74S20			84C	56D						
U 1202	74S157	MRGSPO		44B	44B						
U1203	74LS244	HBIMM		45A	45A	45A	45A	45A	45A	45A	45A
U1204	74F373	HBMDIR		42A		. 5	.5	, 3	,3	. 3	. 5
U 1205	AM2904			31B							
U 1207	74832			33D	33D	85B	84B				
U 1208	74LS00			61B	61A		66C				
U 1209	74LS157	SIFETCH		62A	62A	62A	62A				
U 1210 U 1211	74S64 74S08	WEN-		67A 41C	75C	77B	68E				
01211	1 4000			7 10	1 50	110	OOL				
U 1301	74874			63D	54C						
U 1302	74\$32					54D					
U1303	748175	E delay		32B	34D		32C				
U 1304 U 1307	74S373 74S08	HBMDOR		45D 32D	32E	69C	65A				
U 1308	74S30	TMGO+		61C	32E	090	UJA				
U 1309	74S32	THU OF		63B	63B	66D	67B				
U1311	748157	IOSM		86B	86B	86B	86B				
1111100	z ligo li o			000	E 02		ac.		0.00	0.57.0	
U 1402 U 1403	74S240 74LS138	SPRD		98C 51B	58D		75B		98C	97C	
U 1404	74F373	HIR		12B							
U 1405	82\$153	IR Decode		13A							
U 1406	748139	SPWR/JTAB		5 1C	13E						
U 1407	74S20			62B	41E						
U 1408	74810			61B	53D	66C					
U1409	74538			58A	66C	78C	93D				
U1410	74886	DIV		000	34D						
U1411	74S10			88B	86D	64B					
R 1	1K to +5M	: clk prst	91C								
R2	1K: TBG d	-	95A								
R3	9x1K: bac	•			201	3 87	C 95	E 27	B 251	D 78E	78B
R4	1K: Reset		91D								
R5 R6	1K to +5M	: memlost-	51D 91C								
R7	1K: Am291		20B								
R8		al pullup	95A								
R9	470 ohm:		35D								
R10	9x1K: dip		51B		)	- 51	D 51	D 51	D 51	D 510	51D
R11	9x200: ba	-	71B								
R12	9x330: ba	-	71B		A 931	D 71.	A 71	A 71	B 71	B 780	67C
R13	1K: valid	-	60D								

# Processor Card

Table 2-9. Processor Card Components, Schematic Cross Reference (Continued)

R14 R15 R16 R17	1K: busy- 1K: mapdirl+ ff/clr 1K: BCLK+/- enable 1K: SATEST on IRdec	63C 54C 97C 14B
C2 C3 C4 C5 C6 C7 C8 C9 C10	22uF /+5M .22uF /+5V .22uf /+5M 1000pF/+5M .22uF /+5V .22uF /+5V .22uF /+5V .22uF /+5V .22uF /+5V .22uF /+5V .22uF /+5V .22uF /+5V .22uF /+5V	11E 11E 11E 11E 11E 11E 11E 11E 11E
CR1 CR2 CR3 CR4 CR5 CR6 CR7 CR8		53B 53B 53B 53A 53A 53A 53A
S1		91D
U1S1-S8 OSC1 OSC2	22 MHz Osc 14.7456 MHz Osc	50C 91C 91C




Figure 2-48. Processor Card Parts Location

Table 2-10. Processor Card Parts List

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	12101A 12101-60001	5 0	1	CPU PCA- A600 CPU	28480 28480	12101A 12101-60001
C1 C2 C3 C4 C5	0180-0228 0160-4842 0160-4842 0160-4847 0160-4842	6 6 1 6	2 9 1	CAPACITOR-FXD 22UF+-10% 15VDC TA CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD 1000PF +-10% 100VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	56289 28480 28480 28480 28480	150D226X9015B2 0160-4842 0160-4842 0160-4847 0160-4842
C6 C7 C8 C9 C10	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C11 C12	0160-4842 0180-0228	6		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD 22UF+-10% 15VDC TA	28480 56289	0160- <b>484</b> 2 150D226X9015B2
D 1 D2	1990-0652 1990-0652	8	2	LED-LAMP ARRAY LUM-INT=200UCD IF=5MA-MAX LED-LAMP ARRAY LUM-INT=200UCD IF=5MA-MAX	28480 28480	1990-0652 1990-0652
E1 E2	0360-1682 0360-1682	0 0	2	TERMINAL-STUD SGL-TUR PRESS-MTG TERMINAL-STUD SGL-TUR PRESS-MTG	28480 28480	0360-1 <b>68</b> 2 0360-1682
R 1 R 2 R 3 R 4 R 5	0683-1025 0683-1025 1810-0275 0683-1025 0683-1025	9 9 1 9	12	RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600 NETWORK-RES 10-SIP1.0K OHM X 9 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600	01121 01121 01121 01121 01121	CB1025 CB1025 210A102 CB1025 CB1025
R6 R7 R8 R9 R10	0683-1025 0683-1025 0683-1025 0683-4715 1810-0275	9 9 9 0 1	1	RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 470 5% .25W FC TC=-400/+600 NETWORK-RES 10-SIP1.0K 0HM X 9	01121 01121 01121 01121 01121	CB1025 CB1025 CB1025 CB4715 210A102
R11 R12 R13 R14 R15	1810-0271 1810-0272 0683-1025 0683-1025 0683-1025	7 B 9 9	1	NETWORK-RES 10-SIP200.0 OHM X 9 NETWORK-RES 10-SIP330.0 OHM X 9 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600	01121 01121 01121 01121 01121	210A201 210A331 CB1025 CB1025 CB1025
R16 R17	0683-1025 0683-1025	9 9		RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600	01121 01121	CB1 0.25 CR1 0.25
S1	3101-1675	6	1	SWITCH-TGL SUBMIN DPST .5A 120VAC/DC PC	28480	3101-1675
U1 U103 U105 U106 U107	31 01-2243 1820-2565 1820-2700 1820-2378 1820-1917	6 7 2 0 1	1 1 8 1 1	SWITCH-RKR DIP-RKR-ASSY 8-1A .05A 30VDC IC BFR TTL S LINE DRVR OCTL IC LCH TTL F D-TYPE OCTL IC-AM2910DC IC BFR TTL LS LINE DRVR OCTL	28480 34335 07263 28480 01295	3101-2243 AM745244N 745373PC 1820-2378 SN74LS240N
U108 U109 U109 U110 U202	1813-0196 1820-0683 1820-1997 1820-0683 1820-1430	1 6 7 6 3	1 3 3	OSCILLATOR-CRYSTAL 14.7456 MHZ IC INV TTL S HEX 1-TNP IC FF TTL LS D TYPE POS-EDGE-TRIG PRL-IN IC INV TTL S HEX 1-TNP IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG	28480 01295 01295 01295 01295	1813-0196 SN74504N SN74LS374N SN74504N SN74LS161AN
U203 U204 U205 U207 U208	1820-1199 1820-0681 1820-1305 1820-2787 1820-1240	1 4 1 5 3	1 2 1 1 3	IC INV TTL LS HEX 1-INP IC GATE TTL S NAND QUAD 2-INP IC GEN TTL S LOCK-AHD-CRY IC MISC TTL S IC DCDR TTL S 3-TO-8-LINE 3-INP	01295 01295 01295 11295 18324 01295	SN74LS04N SN74S00N SN74S182N B25153M PROGRAMMED SN74S138N
U209 U210 U301 U302 U303	1820-2024 1820-1203 1820-0626 1820-0626 1820-1112	3 8 7 7 8	7 1 4 1	IC DRVR TTL LS LINE DRVR OCTL IC GATE TTL LS AND TPL 3-INP IC LCH TTL 4-BIT IC LCH TTL 4-BIT IC LCH TTL 4-BIT IC FF TTL LS D-TYPE POS-EDGE-TRIG	01295 01295 04713 04713 01295	SN74LS244N SN74LS11N MC8314P MC8314P SN74LS74AN
ม304 ม305 ม306 ม307 ม308	1820-0626 12101-80009 1820-1077 12101-80018 1820-1077	7 0 4 1	1 6 1	IC LCH TTL 4-BIT IC-101XXX DEC-H IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC-PAL, INT CATR 1 IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD	04713 28480 01295 28480 01295	MC8314P 12101-80009 SN74S157N 12101-80018 SN74S157N
U309 U310 U401 U402 U403	1820-1322 1820-1450 1820-1450 1813-0166 1820-2700	27752	2 3 1	IC GATE TTL S NOR QUAD 2-INP IC BER TTL S NAND QUAD 2-INP IC BER TTL S NAND QUAD 2-INP IC BER TTL S NAND QUAD 2-INP OSCILLATOR- 22.016 MHZ IC LCH TTL F D-TYPE OCTL	01295 01295 01295 34344 07263	SN74S02N SN74S37N SN74S37N K1145A-22,016MHZ 74E373PC
U404 U405 U406 U407 U408	1820-1676 1820-2700 1820-2700 12101-80019 1820-0935	92221	1 1	IC LCH TTL S D-TYPE OCTL IC LCH TTL F D-TYPE OCTL IC LCH TTL F D-TYPE OCTL IC-PAL, INT CHIR 2 IC CNTR CMOS BIN NEG-EDGE-TRIG 14-BIT	01295 07263 07263 28480 31.585	SN74S373N 74F373PC 74F373PC 12101-80019 CD4020BE

Table 2-10. Processor Card Parts List (Continued)


Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U410 U501 U502 U503 U505	1820-1282 1820-1730 1820-1196 1820-2238 12101-80010	3 6 8 1 3	1 1 2 4 1	IC FF TTL LS J-K BAR POS-EDGE-TRIG IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC MICPROC TTL LS 4-BIT IC-101XXX DEC-L	01295 01295 01295 27014 28480	SN74LS109AN SN74LS273N SN74LS174N IDM2901ADC 12101-80010
U506 U507 U508 U509 U510	12101-80005 12101-80016 1820-0693 1820-0685 1820-1196	6 9 8 8	1 1 2 4	IC-ROM, L BASE 3 IC-PAL, DEST SPEC IC FF TIL S D-TYPE POS-EDGE-TRIG IC GATE TIL S NAND TPL 3-INP IC FF TIL LS D-TYPE POS-EDGE-TRIG COM	28480 28480 01295 01295 01295	12101-80005 12101-80016 SN74S74N SN74S10N SN74LS174N
U601 U602 U605 U606 U607	1820-2024 1820-2024 12101-80011 12101-80006 1820-2788	3 3 4 7 6	1 1 1	IC DRVR TIL LS LINE DRVR OCTL IC DRVR TIL LS LINE DRVR OCTL IC-LOW SC I/O IC-ROM, L BASE 4 IC MISC TIL S	01295 01295 28480 28480 18324	SN74LS244N SN74LS244N 12101-80011 12101-80006 82S153N PROGRAMMED
U608 U609 U701 U702 U703	1820-2700 1820-1633 1820-2102 1820-2024 1820-2238	2 8 3 1	2	IC LCH TTL F D-TYPE OCTL IC BFR TTL S INV OCTL 1-INP IC LCH TTL LS D-TYPE OCTL IC DRVR TTL LS LINE DRVR OCTL IC MICPROC TTL LS 4-BIT	07263 01295 01295 01295 01295 27014	74F373PC SN74S240N SN74LS373N SN74LS244N IDM2901ADC
U705 U706 U707 U707 U709 U710	12101-80012 12101-80002 1820-1240 1820-2789 1820-0685	5 3 7 8	1 1	IC-ASGSRG DEC IC-ROM, L BASE 0 IC DCDR TIL S 3-TO-8-LINE 3-INP IC MISC TIL S IC GATE TIL S NAND TPL 3-INP	28480 28480 01295 18324 01295	12101-80012 12101-80002 SN745138N 825153N PROGRAMMED SN74510N
U711 U801 U802 U805 U806	1820-1416 1820-1997 12101-80017 12101-80014 12101-80003	5 7 0 7 4	1 1 1 1	IC SCHMITT-TRIG TTL LS INV HEX 1-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC-PAL, AB REF DECODER IC-ROM, IRO-5 DEC IC-ROM, L BASE 1	01295 01295 28480 28480 28480	SN74LS14N SN74LS374N 12101-80017 12101-80014 12101-80003
U807 U809 U811 U901 U902	12101-80020 1820-1076 1820-1076 1820-2102 1820-2024	53383	1 2	IC-PAL, ASG SPEC IC FF TTL S D-TYPE POS-EDGE-TRIG CLEAR IC FF TTL S D-TYPE POS-EDGE-TRIG CLEAR IC LCH TTL LS D-TYPE OCTL IC DRVR TTL LS LINE DRVR OCTL	28480 01295 01295 01295 01295	12101-80020 SN745174N SN745174N SN74L5373N SN74L5373N
บ903 บ905 บ906 บ907 บ909	1820-2238 1820-2024 12101-80008 1820-1240 1820-1322	1 3 9 3 2	1	IC MICPROC TTL LS 4-BIT IC DRVR TTL LS LINE DRVR OCTL IC-ROM, L BASE 6 IC DCDR TTL S 3-TD-B-LINE 3-INP IC GATE TTL S NOR QUAD 2-INP	27014 01295 28480 01295 01295	IDM2901ADC SN74LS244N 12101-80008 SN74S138N SN74S02N
U910 U1001 U1002 U1003 U1005	1820-2700 1820-1997 1820-1677 1820-2238 12101-80013	2 7 0 1 6	1	IC LCH TIL F D-TYPE OCTL IC FF TIL LS D-TYPE POS-EDGE-TRIG PRL-IN IC FF TIL S D-TYPE OCTL IC MICPROC TIL LS 4-BIT IC-MRG DEC	07263 01295 01295 27014 28480	74F373PC SN74L3374N SN74S374N IDM2901ADC 12101-80013
U1006 U1007 U1009 U1010 U1011	12101-80021 1820-0626 1820-0681 1820-1450 1820-0683	6 7 4 7 6	1	IC-ROM, L BASE 2 IC LCH TTL 4-BIT IC GATE TTL S NAND QUAD 2-TNP IC BFR TTL S NAND QUAD 2-TNP IC INV TTL S HEX 1-TNP	28480 04713 01295 01295 01295	12101-80021 HC9314P SN74S00N SN74S37N SN74S34N
U1101 U1102 U1105 U1106 U1107	1820-1158 1820-1077 1820-2613 12101-80007 1820-1077	2 4 6 8 4	2 1 1	IC GATE TTL S AND-OR-INV DUAL 2-INP IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC MUXR/DATA-SEL TTL LS 8-TO-1-LINE IC-ROM, L BASE 5 IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD	01295 01295 01295 21295 28480 01295	SN74S51N SN74S157N SN74LS356N 12101-80007 SN74S157N
U1109 U1110 U1111 U1201 U1202	1820-0688 1820-1191 1820-1158 1820-0688 1820-1077	1 3 2 1 4		IC GATE ITL S NAND DUAL 4-INP IC FF ITL S D-TYPE POS-EDGE-TRIG COM IC GATE ITL S AND-OR-INV DUAL 2-INP IC GATE ITL S NAND DUAL 4-INP IC MUXR/DATA-SEL ITL S 2-TO-1-LINE GUAD	01295 01295 01295 01295 01295	SN74S20N SN74S175N SN74S51N SN74S20N SN74S157N
U1203 U1204 U1205 U1207 U1208	1820-2024 1820-2700 1820-2766 1820-1449 1820-1197	3 2 0 4 9		IC DRVR TIL LS LINE DRVR DETL IC LCH TIL F D-TYPE DETL IC-AM2904DC IC GATE TIL S OR QUAD 2-INP IC GATE TIL LS NAND QUAD 2-INP	01295 07263 28480 01295 01295	SN74LS244N 74F373PC 1820-2766 SN74S32N SN74LS00N
U1209 U1210 U1211 U1301 U1302	1820-1470 1820-0691 1820-1367 1820-1693 1820-1449	1 6 5 8 4	1 1 2	IC MUXR/DATA-SEL TTL LS 2-TO-1-LINE QUAD IC GATE TTL S AND-OR-INV IC GATE TTL S AND QUAD 2-INP IC FF TTL S D-TYPE POS-EDGE-TRIG IC GATE TTL S OR QUAD 2-INP	01295 01295 01295 01295 01295	SN74LS157N SN74S64N SN74S9BN SN74S74N SN74S32N
U1303 U1304 U1307 U1308 U1309	1820-1191 1820-1676 1820-1367 1820-1323 1820-1449	3 9 5 3 4	1	IC FF TTL S D-TYPE POS-EDGE-TRIG COM IC LCH TTL S D-TYPE OCTL IC GATE TTL S AND QUAD 2-TNP IC GATE TTL S NAND B-INP IC GATE TTL S OR QUAD 2-INP	01295 01295 01295 01295 01295	SN745175N SN745373N SN74508N SN74530N SN74530N


# Processor Card


Table 2-10. Processor Card Parts List (Continued)


Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U1311 U1402 U1403 U1404 U1405	1820-1077 1820-1633 1820-1216 1820-2700 12101-80015	4 8 3 2 8	1	IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC BER TTL S INV OCTL 1-INP IC DODR TTL LS 3-TO-8-LINE 3-INP IC LCH TTL F D-TYPE OCTL IC-PAL, IR DECODER	01295 01295 01295 07263 28480	SN74S157N SN74S240N SN74LS13BN 74F373PC 12101-80015
U1406 U1407 U1408 U1409 U1410	1820~1072 1820~0688 1820~0685 1820~1451 1820~0694	9 1 8 8 9	1 1 1	IC DCDR TTL S 2-TO-4-LINE DUAL 2-INP IC GATE TTL S NAND DUAL 4-INP IC GATE TTL S NAND TPL 3-INP IC GATE TTL S NAND TPL 3-INP IC GATE TTL S NAND QUAD 2-INP IC GATE TTL S EXCL-OR QUAD 2-INP	01295 01295 01295 01295 01295	SN745139N SN74520N SN74510N SN74538N SN74538N
U1'411	1820-0685	8		IC GATE TTL S NAND TPL 3-INP MISCELLANEOUS PARTS	01295	SN74S10N
	0403-0289 1200-0500 1200-0607 1200-0639 1480-0116	3 0 8 8	2 7 2 4 2	EXTR-PC ED RED POLYC .063-ED-THKNS SOCKET-IC 24-CONT DEL STRP DIP-SLDR SOCKET-IC 16-CONT DIP DIP-SLDR SOCKET-IC 20-CONT DIP DIP-SLDR PIN-GRV .062-IN-DIA .25-IN-LG STL	28480 28480 28480 28480 28480	0403-0289 1200-0500 1200-0607 1200-0639 1480-0116
	İ					
						•


Processor Card Schematic Diagrams (12101-60001-51 through -59)























\$ 10 TH CONTROL OF THE TOTAL OF	-+			-+
!	1			ł
MEMORY CONTROLLER CARD	1	SECTION	III	Ì
	İ			İ
	-+			-+

#### 3.1 INTRODUCTION

The standard memory system for the HP 1000 A600 Computer consists of a 128k-byte HP 12102A Memory Controller card, which may be replaced with the option -012 512k-byte HP 12102B Memory Controller card. (Both configurations of the memory controller card are shown in Figure 3-1.) The main memory represented by the memory controller may be expanded by the addition of one to four optional memory array cards, each having 128k, 512k, or 1024k bytes of dynamic RAM with single-bit parity. (Refer to Section IV for coverage of the memory array cards.)

The memory controller is contained on a single HP-standard, half-module sized circuit card; it plugs directly into the A/L-Series backplane immediately above the processor card. Because the A600 memory system is self-configuring, no jumpering or switch-setting is required when memory array cards are added to the backplane; however, configuration rules governing the size and location of added cards must be observed. (Refer to paragraph 3.2.2.)

### 3.2 OVERVIEW

### 3.2.1 GENERAL SPECIFICATIONS

The A600 memory system consists of a memory controller card and, optionally, up to four array cards. The memory controller has either 128k or 512k bytes of RAM on it. The memory controller also has 2k bytes of boot RAM and either 8k or 16k bytes of boot EPROM on board.

The memory controller can address up to 32M bytes of user available memory (RAM), but at first release the array cards will contain a maximum of 1M bytes each, so a maximum system will have 4.0M bytes of user RAM space available.

#### 3.2.2 SYSTEM ENVIRONMENT

The memory controller must be placed in the slot directly above the A600 processor card in the backplane. The array cards (if any) are placed in the slots directly above the memory controller card.

Because the memory system in the A600 computer is self-configuring, the memory installed on the memory controller puts constraints on the array cards that can be used. When an array card is added to the system, its size must conform to the address-space boundaries. A compatible size is indicated when an integer results from dividing the size of existing memory by the size of the array card to be added. (Refer to the applicable installation and service manual for additional information.)

#### 3.2.3 INTERFACE REQUIREMENTS

#### 3.2.3.1 Processor-Controller Frontplane Interface


The processor communicates with the registers and map RAMs on the memory controller over the Memory-Processor frontplane (J2). The processor can use the frontplane any time the memory is not using the map RAMs to map a memory access. The address for a map RAM data transfer is read off the backplane address bus by the memory controller.

The memory-processor frontplane pinout assignments are listed in Table 2-1, Section II. and the signal definitions are listed in Table 2-2.


### 3.2.3.2 Controller-Array Card Frontplane Interface

The memory controller sends the physical address of a memory access up the memory-array card frontplane (J1), along with various control signals that condition the memory access on the array card which is selected. Each array card is capable of driving its data onto the backplane, and the memory controller samples the frontplane signal PCK- and the backplane data bus to determine if a parity error has occurred.

The pinouts for the memory controller-array card frontplane are listed in Table 3-1, and the signal definitions are presented in Table 3-2.



Memory Controller Card 12102-60001



Memory Controller Card 12102-60002

Figure 3-1. Memory Controller Cards 12102-60001 and 12102-60002

# 3.2.3.3 Backplane Interface

The A600 memory follows the L-Series backplane protocols for processor and DMA memory accesses. The memory controller and each array card receive the unmapped portion of the memory address (ABO to AB9), whereas the memory controller alone receives the map number and page number. Refer to Section VI for information on backplane protocols and timing details.

### 3.3 MEMORY SYSTEM FUNCTIONAL CHARACTERISTICS

The A600 memory system fits into the L-Series backplane, which has a 15-bit address bus and a 5-bit address extension bus. The A600 memory system is a mapped memory which uses the address extension bus to select one of 32 maps. Each map has 32 registers, each of which maps 1k-word (one page) of the logical (backplane) address into the physical address space. The upper 5 bits of the backplane address are used to select a register in the map specified by the address extension bus. The lower 10 bits of the backplane address are combined with 14 bits of address from the selected map register to produce a 24-bit physical address.

A memory cycle can be initiated by either an I/O card doing DMA, or by the processor. Processor accesses fall into two categories — normal accesses and boot memory accesses. Normal processor memory accesses are always mapped, and boot memory accesses are never mapped. Normal processor accesses can be either read protected or write protected (or both) on a page by page basis. Boot memory accesses and DMA accesses are not protected. (A600 microcode currently allows only write protection of memory). The A600 memory has a 16-bit data format, with a 17th bit (parity bit) used to detect single-bit errors in RAM accesses. The memory takes two cycles to do a RAM access, and three cycles to do an EPROM access. With a 227-nanosecond SCLK, the memory bandwidth is 4.27M bytes per second to/from RAM and 2.8M bytes per second from EPROM or boot memory.

#### 3.3.1 MEMORY ARRAY CARDS

The memory array cards used in the A600 memory system function in much the same way as the RAM array on the memory controller. One row of RAMs on every card in the system receives a RAS, but only the card that is selected drives its data onto the backplane bus or performs a write. Operation of the array cards is controlled by the memory controller, but the array cards communicate directly with the backplane when sending or receiving data or receiving address bits A0 to A9. For a detailed description of the array cards, refer to Section IV.

Table 3-1. Memory Controller/Array Frontplane Pin Assignments

3   A10-	2 4 6 8 0 2 4 6
5   A12-	6   8   0   2   4
5   A12-	8   0   2   4
9   A16-	0   2   4
	2   4
13   A20-   A21-   1	4
	•
15   A22-	6 ¦
,	
17   MIO+	8
19   MI1+   MO1+   2	0
i i i i   21   MI2+   MO2+   2	i 2
• • •	4
25   GND	6
27   MI4+   MO4+   2	8
29   MI5+   MO5+   3	0
; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	i  2
33   MI7+	34
1 35   PAR-   PHXRAS-   3	6 l
37   WRITE+   DRIVE-   3	88
39   LATCH+	10
	2
	14
, , ,	16
	18
49   GND	0

Table 3-2. Array Card Frontplane Signal Definitions

SIGNAL NAME	FUNCTION
ACK-	Acknowledge - signals that an array card has recognized the address. (Open collector signal.)
A10 - A23	Physical address (mapped address) - 14 bits.
CASEN-	Enables the array cards to do a CAS.
DRIVE-	Enables the selected array card to drive data onto the data bus.
GO+	J input to RAS flip-flop on array cards.
LATCH+	Latch address and data.
MIO-MI7	Memory Chain In (not used on memory controller).
MO0-MO7	Memory Chain Out.
PAR-	Parity bit to be written into the parity RAM.
PCK-	Parity Check bit returned on a read. (Open collector signal.)
PHX-	Asserted by the A700 memory controller.
PHXRAS-	Do a RAS (not used in an A600 system).
REF+	Do a refresh cycle.
WRITE-	Start a write operation.
XTND-	Extend the memory cycle - asserted by ROM array cards. (Open collector signal.)

Because the memory system in the A600 computer is self-configuring, the memory installed on the memory controller puts constraints on the array cards that can be used. When an array card is added to the system, its size must conform to the address-space boundaries. A compatible size is indicated when an integer results from dividing the size of existing memory by the size of the array card to be added.

The memory array on the controller can be effectively disabled by loading both jumpers W1 and W9; removing jumper W7 (if present); and connecting the top hole of W7 (next to resistor pack R16) to GND (W9 in this configuration is GND). This would allow a user with a 128k-byte memory controller to disable the memory on the controller and add 12103C or 12103D array cards without first adding three 12103A array cards. (It is also possible to disable the array on the 512k-byte memory controller with this method.)

### 3.3.1.1 MI/MO Chain

Each array card receives a base address over the frontplane that tells the array card which addresses are recognized by the cards below it in the backplane. The array card adds its size to this value and sends the new value over the MO chain lines to the next array card. Every 128k bytes on a card causes it to add one to the value of the memory chain.

The memory controller card sends either the value 1 or 4 out over the MO chain, depending on whether it is a 128k byte controller (12102A) or a 512k byte controller (12102B). A disabled memory controller (subsection 3.3.1) sends 0 out over the MO chain.

# 3.3.1.2 Array Frontplane Handshakes

The array cards receive the signals DRIVE, CASEN, WR, GO, etc., which have the same effect as they do on the memory controller. The array card selected (if any) will return the ACK and PCK signals to the controller, to tell it that there is real memory out there, and to allow the controller to check the parity of the data coming back. See Table 3-2 for definitions of the signals on the array frontplane.

## 3.3.1.3 Array Card Differences in A600/A700 Applicatio

Two functions of the memory array cards differ when used with A600 and A700 memory controllers. The first difference concerns the RAS signal. The A700 memory controller sends the RAS signal over the frontplane, whereas the A600 memory controller sends the GO signal that allows the RAS flip-flop on the array card to set. This is necessary because of the tighter timing restriction on RAS in an A600 system. The other difference is that on the 12103C/D array cards, the row select operation is performed by bits A8 and A9 in an A600 computer, rather than by bits A16 and A17 in an A700. This is necessary because the earlier RAS in an A600 does not leave time for A16 and A17 to become valid before selecting a row of RAMs to RAS.

### 3.4 MEMORY SYSTEM FUNCTIONAL DESCRIPTION

### 3.4.1 BASIC OPERATION

The memory system serves as the main memory of the A600 computer system. The memory is "dynamically mapped" which provides the ability to access more than 32k words of 16-bit data. Map RAMs on the controller card are used to generate the physical address of data to be accessed during a memory cycle. Mapping widens the 15-bit address bus (which can access up to 32k words of memory) to a 24-bit address bus which can access up to 16M words (32M bytes) of memory. The memory array cards are word addressable. (See Figure 3-2 for a functional block diagram of the memory controller card.)

Memory accesses can be initiated by either the processor or by an I/O device using DMA. Processor accesses can be read and/or write protected by two bits which are stored in the map RAMs. Thus, a processor access to protected memory will cause an interrupt to occur and the access will be stopped and memory protected.

An I/O device using DMA can access protected memory, however. This is true for either a read or write access.


## 3.4.2 DATA CAPACITY

The format of the data stored in memory is 16-bit words. When data is read, 16 bits at a time are transferred directly to the backplane from the array cards.

Memory system capacity is a function of the number of address lines available. Since there are 24 address lines, 32M bytes of memory can be addressed. The amount of memory present in the system depends on the number and type of array cards installed. Due to physical limitations, a maximum of four array cards can be used in the memory system. Thus, the maximum memory system size using the 1M-byte dynamic RAM card is 4M bytes of main memory.

### 3.4.3 MEMORY MODULE ADDRESSING

When adding array cards to the memory system, there is no need to physically identify the array cards (i.e., jumper or switch settings) when installing them in the system. The arrays incorporate a module self-configuring scheme which automatically designates the array card next to the memory controller as the first module and successively designates the remaining modules in



ascending order going away from the memory controller. The beginning of memory is, therefore, on the memory controller and the end of memory is on the array card farthest from the controller.

It is possible to use partially loaded array cards as long as the total memory on the array is either 128k-, 512k-, or 1M-bytes. The partially loaded arrays can be incorporated into the module self-configuring scheme. There can be up to four partial array cards in the system.

### 3.4.4 DATA TRANSFER RATE

A complete memory access to main memory occurs within two SCLK (clock signal) cycles. Therefore, the data transfer rate is dependent on the maximum frequency of SCLK. The shortest period of SCLK possible for proper memory operation in the A600 system is 227 nanoseconds. The fastest data transfer rate possible, taking into account refresh cycles, is the result of the following expression:

32 Word Accesses

ACCESS RATE = ----- = 2.105M words/sec = 4.21M bytes/sec
15.2 usec

### 3.4.5 MEMORY ARRAY/CONTROLLER INTERFACE

# 3.4.5.1 Interface To Processor

The interface to the processor is achieved partially on the frontplane and consists of the FPD bus and a number of status signals that are used to communicate between the processor and the memory controller.

The processor also interfaces over the backplane to the memory system. Handshake signals transmitted over the backplane are used to accomplish memory cycles, provide parity error interrupts, and provide data transfer.

# 3.4.5.2 Memory Data Transfer To I/O

All data transfers to an I/O card occur over the backplane. The memory cycle is initiated by the I/O card and the handshake occurs on the backplane. The 15-bit address sent by DMA is mapped by the memory controller so that DMA can access anywhere in the physical memory space. If a parity error occurs during a memory read access, the parity error interrupt signal is asserted on the backplane and is received by the I/O card. If DMA accesses protected memory, the memory protect interrupt is not asserted and the access is allowed to continue (both read and write). This is not true of memory accesses by the processor.

### 3.4.6 HANDSHAKE, DATA AND ADDRESS FORMAT

Before the main memory system can be used, the map RAMs on the memory controller must be initialized by the processor. This is necessary since the 15-bit address appearing on the backplane is converted to a 24-bit address by using the address extension bus and map RAMs. The information in the map RAMs can be altered by the processor over the frontplane FPD bus.

All data transfers to memory are handled over the backplane. Data flow to the memory system occurs directly from the data bus to the array cards, i.e., data does not pass through the memory controller to the array card during data transfers. The transfers are controlled by the handshake signals MEMGO, BUSY, and VALID, which are also sent over the backplane.

#### 3.4.7 REFRESH OPERATIONS

The characteristics of the dynamic RAMs require memory refreshing for maintaining data. This refreshing must be performed every two milliseconds and be interleaved between requested memory cycles. The refresh operation is transparent in the sense that no handshake signals are asserted (i.e., BUSY) when a refresh is executing unless a memory cycle is requested by the assertion of MEMGO. All memory RAMs are refreshed at the same time.

### 3.4.8 POWER FAIL CONSIDERATIONS

Whenever power is removed from memory, data present in memory will be lost. Under a-c power failure with battery backup operation, the +5M backplane voltage must be maintened at the memory for retention of data.

## 3.4.9 TEST FEATURES

On parity check memory array cards (except the 1Mb card), a test socket at U213 connects to two test points. (Refer to the memory array card schematic in Section IV). These test points allow the intialization of certain state devices for diagnostic purposes. A green light indicates the parity checking system status. It is lit under normal conditions (no parity error) and is extinguished if a parity error occurs during a memory access.

Once the light is extinguished it will remain out until reset by the processor. In this way the error event is latched so that field service personnel can indentify where the error occurred.

### 3.4.10 CONTROL SIGNALS

The following control signals are needed for memory operation:

- SCLK The system clock, which is needed to operate the memory cycles synchronously.
- PON Power on signal. This is necessary to initialize memory properly and to determine standby or normal mode of operation.
- CRS Control reset. Needed to reset the parity LEDs.
- MEMGO Needed to initialize memory cycles.
- MEMDIS Needed to distinguish between accesses to main memory and boot memory.
  - R/W Used to select read or write mode.
  - MP Used to enable memory protect function of controller.
  - PS Used to establish odd or even parity generation.
- REMEM Used to inhibit controller during a remote memory access.

### 3.4.11 INTERRUPT CONDITIONS

The memory controller asserts two types of interrupts; memory protect and parity error. Whenever the processor attempts to access memory that is read protected, the memory protect interrupt will be asserted and the access will be stopped. The normal handshake sequence will be allowed to complete, however, with the memory system outputting all logic 1s onto the backplane data bus.

If a memory write is attempted by the processor to protected memory, the interrupt will be asserted, memory will not be altered and the handshake will be allowed to complete. Whenever DMA accesses memory, the access will not be inhibited, whether or not it is to protected memory.

Whenever data is accessed from a memory array module and the parity of data is not correct, the parity error interrupt will be asserted.

### 3.5 MEMORY CONTROLLER CARD FUNCTIONAL DESCRIPTION

The controller card contains several sections including some external registers for the processor, the mapping system, map RAMs, read-write protect, boot RAM and ROM, timing and control, parity generator and comparator, and dynamic RAM refresh circuitry. These circuit areas are shown in the block diagram of the controller, shown in Figure 3-2.

### 3.5.1 EXTERNAL REGISTERS

The Special-Purpose External Registers of the processor are located in the memory controller and communicate with the processor over the frontplane bus during a SPRD:PRLEN, PELENL, or PELENH microorder.

- 1 PELENL: Parity Error Latch Low is a 16-bit read-only register containing the low 16 bits of physical address where the last parity error occurred. It is updated even if parity interrupts are disabled. Addresses are latched for both DMA and processor errors. The low-order 10 bits are high-true, and the high-order 6 bits are low-true.
- 2 PELENH: Parity Error Latch 16-Bit read-only register containing the high 8-bits of physical address of the last parity error. This address is stored in the low-order eight bits (low true) of the register. The high-order eight bits are undefined.
- 3 PRLEN: The Memory Protect Violation Register is a 15-bit read-only register that contains the address of the last instruction fetched with the memory protect system on.

# 3.5.2 MAPPING SYSTEM

The mapping system is the means by which the memory controller can provide a physical address equal to the maximum possible size of main memory array. The map system is composed of four high-speed static RAMs which convert (or map) the logical address received from the backplane into a 24-bit address. There are 32 maps with 32 address locations that can address up to 32M bytes of physical memory.

In the address mapping operation, a 15-bit logical address word is divided so the lower-order 10 bits are used directly, where bit 0 of the backplane logical address is bit 0 of the physical address. The upper-order five bits of the backplane address are used in combination with five bits from the address extension bus to select a map RAM location containing the upper-order

14 bits of the extended physical address of the memory location to be accessed along with the read and write protect bits. The 14-bit mapped address is sent to the array cards over the frontplane, with the array cards receiving the low-order 10 bits directly off the backplane.

The map RAMs are loaded from the processor Y-Bus under control of the processor only. The memory accesses are timed so that the processor may access (or change) the map addresses during memory cycles.

#### 3.5.2.1 Map Address Latch

During a normal memory access, (i.e., an access with no hold-offs due to refresh) the logical address on the backplane accesses the map RAMs and the extended address is sent to the array cards. After the assertion of MEMGO-is complete, the logical address is no longer valid, but the extended address must remain valid for the remainder of the memory cycle. This is necessary to keep the appropriate array card selected for driving the requested data onto the backplane. The extended address is, thus, latched on the memory controller at the end of MEMGO so that the memory access can complete. At the same time, this frees the map RAMs so that they can be accessed by the processor during the memory cycle if so desired. It is in this way that the processor can modify the contents of the map RAMs during a memory cycle.

### 3.5.2.2 Read-Write Protect

Two bits of the map RAMs are used to store the read-write protect status bits which control the access of protected areas of memory. These bits are written at the same time as the address bits, and are accessed in the same manner. During any protected processor access to memory, these bits, if set, will prevent a memory access from occurring.

The mechanism by which this occurs is as follows: As the logical address accesses the map address RAMs, it also accesses the read-write protect bits. If either bit is set, then the requested read or write is inhibited. In the case of a write cycle, the aborted write will not cause any change of data in main memory. In the case of a read cycle, the aborted read will cause the memory controller to drive all "ones" (octal 177777) on the backplane data bus. However, a read can occur from write protected memory and a write can occur to read protected memory. In the case of a DMA access by a peripheral device, the protect bits are ignored.

#### 3.5.3 CONTROLLER ROM AND RAM

The memory controller contains 1k-words of static RAM (refresh not needed) and 8k-words of ROM space. The ROM is used for the storage of front panel code, and for the storage of "boot" loaders.

The RAM is used for bootstrap loading, diagnostic purposes, and for extra processor registers.

The 1k-words of static RAM are accessed by the assertion of MEMDIS- on the backplane and the assertion of a base page address (0-1777, octal) on the address bus. Reading or writing of data into the RAMs is controlled by the R/W bit on the backplane.

The 8k-words of ROM are accessed by asserting MEMDIS- on the backplane along with an address equal to or greater than 8k but less than 16k (20000 to 37777, octal) on the address bus.

Memory accesses to the controller ROM and RAM are the same as those to main memory with the exception of the assertion of MEMDIS— on the backplane. Also, since the address may select one of the array cards in the main memory array, the controller inhibits any array card from driving the backplane data bus during a boot access.

The memory controller performs the access to either ROM or RAM in three SCLK cycles instead of two. This is necessary since the ROMs have slower access time than the RAMs in main memory.

#### 3.5.4 PARITY GENERATION AND DETECTION

Parity bit generation is performed by the memory controller for both read and write. The parity generators monitor the data on the backplane for both read and write. For a write cycle, the parity bit is generated and sent to every array card over the frontplane shortly after the data is valid on the backplane.

As the write cycle continues, the appropriate main memory array card is selected and the parity check bit is written into the parity RAM along with the 16-bit data word on the same array card.

Read parity detection is done using the same set of parity generators as used for write. As the array card drives the requested data onto the backplane, the parity generators monitor it for correctness. At the same time, the parity check bit from the array card is sent to the memory controller over the frontplane. The parity generators compare the check bit with the data on the backplane to insure proper parity. If an error has occurred, the offending physical address is latched and the parity error signal, PE-, is asserted on the backplane after the release of VALID-. Also, the parity LED on the array card which was responsible for the parity error is extinguished.

To summarize, the memory controller asserts a parity error interrupt whenever a parity error occurs on the memory controller or one of the array cards. This occurrence indicates that accessed data is in error. The faulty card will have its green parity indicator light extinguished.

#### 3.5.5 REFRESH CIRCUITRY

The main memory array is composed of dynamic RAMs which require periodic refreshing for the retention of data. The memory controller schedules and performs the refresh function on all array cards simultaneously.

The controller derives the refresh period by dividing the system clock using a counter. Thus, when a refresh is due, it is performed synchronously. If a memory cycle is in progress when a refresh cycle becomes due, the refresh waits until the pending memory cycle completes. On the other hand, if a refresh is executing and a memory cycle is requested, the memory cycle is extended while the refresh completes. The requested memory cycle is then executed.

When a-c power is removed from the computer system and there is a battery back-up system installed, the memory controller will still refresh memory using circuitry powered by +5M.

### 3.5.6 TIMING AND CONTROL

Timing and control refers to the circuitry necessary for the complete function of the memory controller. It is responsible for the following functions:

- 1. Generate handshake signals for backplane (BUSY, VALID).
- 2. Latch data and address during memory cycles.
- 3. Generate interrupt signals (MPV, PE).
- 4. Arbitrate memory and refresh cycles.
- 5. Generate read strobes for array cards.
- 6. Protect memory during illegal accesses.
- 7. Access loader and front panel firmware.
- 8. Inhibit array cards during protected accesses.
- 9. Maintain memory data during power failures.
- 10. Verify that physical address indeed accesses an extant array card and if not, drive all "ones" onto the backplane.
- 11. Determine whether the requested memory cycle should occur in two or three SCLK cycles.

## 3.6 DETAILED THEORY OF OPERATION

The following paragraphs contain a detailed theory of operation of the memory controller card together with a description of system-level memory functions. For detailed theory regarding memory array cards, refer to Section IV. Backplane protocols are described in Section VI. Schematic diagrams (drawing numbers 5955-4389-51 through -54) for the memory controller card are included at the rear of this section.

### 3.6.1 MAPPING

The mapping system on the A600 computer allows the accessing of up to 32M bytes of main memory. The mapping system has 32 maps, each of which maps 32 pages. The maps are high-speed static RAMs, which create a 14-bit physical page number from the five-bit address extension bus (map number) and the high-order five bits of the address bus (logical page number). The read and write protect bits are also contained in the mapping RAMs, so that each page can be individually read and/or write protected. The low-order ten bits of the physical address come straight off the backplane; thus, the page offset is not mapped.

## 3.6.1.1 Self-Configuration Map Select

DMA self-configurations by definition originate in map 0. This is ensured by the MAPO- signal (U0809-3), which is asserted during the first cycle of a memory access while the SELFC- signal is asserted on the backplane. The assertion of MAPO- at U0110 and U0210 forces the MX-bus to zero. The map RAMs may be accessed by the processor during subsequent cycles without interference from SELFC-, as MAPO- is qualified with FPSEL (U0909-6).

I/O interrupt trap-cell memory references are also asserted with SELFC-low, ensuring that the trap-cell reference comes out of physical page 0.

### 3.6.1.2 Map RAMs

The actual mapping of the 10-bit extended address to the 14-bit physical page address is done by U0109, U0209, U0309, and U0409. These are 55-nanosecond access 1k-by-4 bit static RAMs (2148H-3). They take the five-bit qualified address extension bus (MX-bus) and the five-bit logical page number as a ten-bit address and produce a 14-bit mapped physical page number, along with the read and write protect bits.

The map RAMs are needed for mapping only during the first cycle of a memory access, after which they can be accessed by the processor over the frontplane. The signal FPSEL+ (= MEMGO- v SECOND+) at U0909-6 is asserted when the map RAMs are available for processor access over the frontplane.

The processor accesses the map RAMs by asserting the proper page address bits and address extension register bits on the backplane to select a specific mapping register, then either reading or writing data over the frontplane data bus (FPD-bus).

The map RAMs are always selected except briefly before one is written to. During a write, the processor signal MAPDEN— is asserted, which deselects the map RAMs at the same time it turns the frontplane data bus around. Later, the WE signal at the map RAMs is asserted in response to the assertion of MAPWR— by the processor. Next, the signal MAPWR+ from the processor becomes valid, providing the chip selects for the map RAMs. This scheme keeps the data I/O pins of the map RAMs in the input mode, which prevents contention on the internal map data bus (M-bus).

The map RAMs are also deselected by the signal SPON-, which would conserve power in battery backup mode if the map RAMs were being battery backed up (on the +5M supply). The decision was made NOT to back up the map RAMs, as RTE-A.1 can recreate the maps from information stored in main memory.

# 3.6.1.3 Frontplane Data Drivers

The frontplane data drivers are LS245 tri-state bidirectional bus drivers (U0307, U0407), which are normally enabled in the direction of the M-bus to the FPD-bus. The only time the drivers are turned around is during a processor write to the map RAMs. To prevent contention on the FPD-bus, the drivers are tri-stated by the signal U1208-6 (= PRLEN+ v PELENH+ v PELENL+) whenever the processor reads one of the registers on the memory card.

# 3.6.1.4 Mapped Address Driver/Latch

The mapped address generated by the map RAMs during the first cycle is latched by U0107 and U0207 to keep it valid throughout the memory cycle. U0107 and U0207 are Fairchild octal inverting transparent latches (74F533), which also have enough output drive to put the latched physical page address onto the frontplane address bus. This bus is received by all the array cards and by the RAM array section of the memory controller card. The mapped address latch is set when the LATCH— signal is asserted, which occurs slightly before the end of the first cycle of a memory access. (Refer to paragraph 3.4.7.1 for a discussion of latch timing.)

### 3.6.2 MEMORY CONTROLLER REGISTERS

Two other processor-accessible registers reside on the memory controller: the memory-protect violation register (MPVR) and the parity error register (PER). The MPVR is a 15-bit register containing the logical address of the last

instruction fetched with the memory protect system on, and the PER is a 24-bit register containing the physical address of the last memory read that caused a parity error.

# 3.6.2.1 Memory Protect Violation Register

The memory protect violation register (MPVR) consists of two LS374 octal D-type register ICs (U0609, U0410). This register drives its data onto the FPD-bus when the processor asserts the signal PRLEN-, which also disables the map data from the FPD-bus. Bit 15 of this register is always zero, and the lower 15 bits contain the logical address of the last instruction fetched with the memory protect system on. Because by definition interrupts turn off the memory protect system, a memory protect violation (which interrupts through trap cell 7) will leave the logical address of the offending instruction (not necessarily the address of the read or write that caused the interrupt) in the MPVR.

The MPVR latches the logical address off the backplane on the assertion edge of the signal PRLCK+ (= FETCH+ ^ BPMP+ ^ LATCH+).

## 3.6.2.2 Parity Error Register

The parity error register (PER) consists of three LS374 octal D-type flip-flop ICs (U0509, U0510, U0607), forming a 24-bit register. This register is too big to read in one operation, so the processor must perform two frontplane accesses to read the full contents of the register. When the processor asserts the PELENL- signal, the memory controller drives the lower 16 bits of the PER onto the FPD-bus; similarly, processor assertion of the PELENH- signal causes the memory controller to drive the upper 16 bits of the PER onto the FPD-bus. The middle byte of the 24-bit PER in either case appears as the upper byte on the FPD-bus. This allows the processor to read either the page offset address or the physical page number of the offending memory location in one operation. The register is clocked on the assertion edge of the signal PE+, which ensures that the physical address of the last memory read causing a parity error is always in the PER. The PER will contain random data on power-up, so it should not be read until after a parity error has occurred. After the self-test has finished, the PER will contain a page offset address of 1700 and a physical page number corresponding to the last page in physical memory.

The address bits in the PER are not all of the same polarity. The lower 10 bits of the PER (page offset address) are positive-true, and the upper 14 bits of the PER (physical page number) are negative-true. The user does not need to worry about this, however, as the microcode that accesses the PER converts all bits to positive true.

#### 3.6.3 BOOT MEMORY

The A600 boot memory system provides 2k bytes of RAM and up to 16k bytes of EPROM memory, which are outside of the main memory space. The boot memory area is used in the A600 for virtual control panel code, the pretest, and the boot loaders. Boot memory is accessed whenever the backplane signal MEMDIS—is asserted along with MEMGO. Boot memory accesses are not mapped by the mapping system, but are mapped by the boot memory system, which maps addresses 00000 to 17777 octal into boot RAM and addresses 20000 to 37777 into boot ROM. Address bit 14 on the backplane is not used for boot memory accesses, which means that addresses 40000 to 57777 are mapped into boot RAM and addresses 60000 to 77777 are mapped into boot ROM.

Boot memory accesses are three cycles long, as compared to main memory accesses that are only two cycles in duration. This allows the use of slower, low power, cheaper parts for boot memory. For the exact sequence of events that takes place during a boot cycle, refer to the section on memory access timing, subsection 3.6.7.

The boot memory address is latched by U0310, U0709 and is presented to the address inputs of the EPROMs on the low-order 10 bits of the A-bus (latched, unmapped page offset address) and the low-order 3 bits of the AL-bus (latched, unmapped logical page address). Bit AL13 selects either boot ROM or boot RAM. When AL13+ is high, boot ROM is selected by U1109-8 (= MEMDISL+ ^ AL13+ ^ WRITEL-). The processor may attempt a write to the boot ROM space, but the EPROMS will not be selected, preventing contention on the RD-bus.

During a read, boot memory data is placed on the tri-state bi-directional RD-bus by boot RAM or boot ROM; it also is driven onto the internal data bus (D-bus) by the LS244 boot data drivers (U1005,U1205). These drivers are enabled onto the D-bus during all boot memory accesses by MEMDISL-. This can be overridden for diagnostic purposes by holding pin 2 of R29 low.

During a write, data is latched off the backplane by the data-bus latch (U1006, U1206), which is enabled onto the RD-bus during any write (main memory or boot memory). It is latched by the signal LATCH-.

## 3.6.3.1 Boot RAM

Boot RAM consists of four 2114AL-3 1k-by-4 bit static RAMs (U0605, U0705, U0805, U0905) with a maximum access time of 150 nanoseconds. Slower RAMs (up to 300 nanoseconds access) could have been used, but the 2114AL-3s were chosen because of low power dissipation. Each RAM contains one nibble (four bits) of the full 16-bit word, providing 1k words of boot RAM. This 1k of words resides in the base page of boot memory. The first eight pages of boot memory are reserved for boot RAM (addresses 00000 to 17777), and in the A600 all eight pages map into the base page.

#### BOOT-RAM READ ACCESS

The address for a boot-RAM read is presented to the RAMs during the first cycle. In the second cycle, the boot RAMS are chip-selected by U1109-6 (= AL13- ^ SECOND+ ^ MEMDISL+). Three gates (U0809-8, U0809-6, and U0908-3) delay the chip-select signal with respect to the write-enable signal by one propogation delay, preventing the outputs of the boot RAMs from being enabled during a boot write.

#### **BOOT-RAM WRITE ACCESS**

The address for a boot-RAM write is presented to the RAMs during the first cycle, as in a read. The RAMs are chip-selected during the second cycle of the access, with the write enable of the RAMs asserted at the same time as or prior to the chip selection. This keeps the output of the RAMs tri-stated, preventing contention on the RD-bus.

### 3.6.3.2 Boot ROM

The EPROM space of boot memory starts at address 20000 octal. U0606 and U0706 are sockets that may contain either 2732 or 2764 EPROMs without hardware reconfiguration. The EPROMs used must have a maximum access time of 300 nanoseconds or less.

The boot ROMs are chip-selected by U1109-8 (= AL13+ ^ MEMDISL- ^ WRITEL-), with the output data presented to the RD-bus.

### 3.6.4 MAIN MEMORY

The main memory for the A600 memory controller resides in 68 64k-by-1 bit dynamic NMOS RAMs (U0101 through U1601, U0102 through U1602, U0103 through U1603, U0104 through U1604 for the data; and U1405, U1406, U1505, U1506 for the parity bits).

The memory is organized into four rows of 17 RAMs each (16 data bits and one parity bit). The proper row is selected with bits 9 and 8 of the address bus by U0505 (row 0 selected if bits 9 and 8 = 00; row 1 selected if bits 9 and 8 = 01; etc.).

A multiplexed addressing scheme that saves IC pins is used for the RAMs in the A600 memory controller. Eight bits of the 16-bit address are latched into the RAM with the RAS signal (row address strobe), and the other eight bits are latched into the RAM with the CAS signal (column address strobe). RAS also is used to refresh the row selected by the RAS address; CAS, while asserted during a memory read, keeps the RAM outputs valid. Any RAM used in the A600 computer must have a RAS access time Trac(max) of 150 nanoseconds or less and a CAS access time Tcac(max) of 80 nanoseconds or less for proper memory operation.

# 3.6.4.1 Memory Controller Card Configurations

There are ten jumpers on the memory controller that are used to select either the 128k-byte or 512k-byte configuration. Jumpers W1 through W5 are installed in the 512k-byte card, and W6 through W10 are installed in the 128k-byte card. As the 128k-byte card is loaded with only one row of RAMs, row select operations are not required; thus, jumpers W3 and W4 are not installed. Because row 3 is the one loaded with RAMS on the 128k-byte card, it is always selected by U0505, which has its select inputs tied high by R16 pins 3 and 4. The row select bits (A8 and A9) for the 512k-byte card become part of the CAS address for the 128k-byte card, replacing bits A16 and A17; this is implemented by removing jumpers W2 and W5 and by installing W8 and W10. Bits A16 and A17 become part of the card select bits used by U0507 (jumpers W6 and W7). When jumper W9 is installed in place of jumper W1, the memory chain address sent out by the memory controller card is 1, rather than 4; this indicates a 128k-byte card configuration.

## 3.6.4.2 RAM Addressing

The RAM row address strobed in with RAS consists of address bits ABO to AB7, which are latched off the backplane during MEMGO by U0310. By default, these bits are driven onto the address bus by U0506 any time a memory cycle is not in progress (a RAM access or refresh). This keeps a valid row address at the RAM inputs, allowing RAS to be asserted as soon as a memory access is detected (SCLK-^ during MEMGO). The address is strobed into the RAMs by RAS, which occurs on SCLK-^ during the first cycle of a memory access. (See Figure 3-3.)

The row address drivers are disabled 23 nanoseconds (typical) after RAS, and the column address is driven onto the RAM address bus by U0406. The column address is driven off the A-bus with mapped-address bits A10 to A17 (512k-byte card) or A8 to A15 (128k-byte card). CAS is asserted 60 nanoseconds (typical) after RAS, which latches the column address into the RAMs. During a refresh cycle, the refresh address is driven onto the RAM address bus by U0306 from the refresh address counter (U0206).

There are eight series-limiting resistors (R6 to R13), which limit the initial current surge into the RAM address bus from the drivers and help keep ringing on the bus from exceeding -1V. This is necessary to prevent damage to the RAM address inputs.

### 3.6.4.3 Data Path

The RAM data for a write is latched by the same data-bus latch that is used for a boot memory write (U1006, U1206). The data-in pins of the RAMs are connected to the RD-bus. During a read, the RAM data is output to the D-bus. The data-out pins of each row are tied together; thus, only the RAM that gets both a RAS and a CAS strobe is enabled for output onto the bus. CAS assertion is maintained by U0210-6 until the end of the memory cycle to keep valid data at the RAM outputs.

The data from a read is driven onto the backplane by 74F241 octal non-inverting backplane drivers (U1105, U1305), the outputs of which are enabled onto the data bus during any memory read not causing an array card to assert ACK-. If a memory access is made to a location outside the address space on the memory controller, its RAMs do not receive a CAS, and the RAM outputs remain tri-stated. The internal data bus (D-bus) is pulled high by 10k-ohm resistor packs R21 and R22. By default during a memory read, the memory controller drives all ones onto the backplane data bus in the event that no array card recognizes the address and ACK- is not asserted. A memory protect violation will not be signaled on a read or write to nonexistent memory unless the corresponding protect bit has been set for the addressed page.




Figure 3-3. RAM Read Timing Diagram

#### 3.6.5 PARITY SYSTEM

The parity system on the memory controller consists mainly of two 74S280 parity generator/checker ICs (U1106, U1306), which along with an exclusive-OR gate (U1010) generate parity off the backplane data bus. Either even or odd parity can be generated, depending on the state of backplane line PS- from the processor card. An STF 5 instruction generates even parity (PS- low), and a CLF 5 generates odd parity (PS- high). The power-on state of PS- is high (odd parity). During a write, the parity of the word on the backplane is generated, with the sense indicated by PS-. The signal PBIT+, which is received by U1106 and used for checking parity on a read, is disabled (logic 0) by U0807 during the first cycle of a memory access; the parity bit (PAR+) that is generated during this time is latched by U0707 and becomes PARL+, which is the data-in bit written into the parity RAM. U0907 inverts PARL+ and drives it (PAR-) onto the memory array frontplane (J1-35), which becomes the parity bit written by an array card during a write to an array card.

For a memory read, the parity is again checked off the backplane data bus, and the result is compared to the parity check bit returned from the RAMs. The parity check bit PCK- is supplied by the addressed card, driving the open-collector array frontplane (J1-42). The memory controller ANDs (U0710-8) the data-out pin of the parity RAMs with the card-select signal SEL+. The signal PCK- is inverted by U0807 and passed to U1106 during the second cycle of a memory access. For a valid memory read (no parity error), the signal PAR+ out of the parity generators should be low.

Parity errors are detected by U1008, input signals to which ensure that a parity error is not signaled during the following: ROM access, memory write, nonexistent memory access, an access causing a memory protect violation, or when the data bus is not valid.

<u>Pin</u>	Name	<u>Function</u>
1	MCYC+	PE only during a memory cycle.
2	BUSY-	PE after BUSY has been de-asserted.
3	WRITEL-	No PE on a write.
4	ROML-	No PE on a boot memory or user ROM access.
5	ACK+ v SEL+	PE only on accesses to existent memory.
6	PAR+	If all other conditions are met, PAR+ high indicates a parity error has occurred.
11	VAL23-	Ensures that PAR+ is valid.
12	MPVL-	No PE on an access that causes a memory protect violation.

If all conditions for a parity error are met, then U1008 asserts PE- on the backplane. U1010 inverts the PE- signal to create the latch signal for the parity error address latch (paragraph 3.6.2.2).

A green LED at the front of each memory card is lit at power-up, indicating valid parity; the LED is extinguished when a parity error occurs. On the memory controller, the state of the LED is controlled by the combination of U0710 and U0808. A parity error in the memory controller causes pin 11 of U0809 to go low, which in turn causes pin 11 of U0710 to go high; this turns off the parity LED and causes the bistable latch formed by U0710 and U0808 to change state. This latch remains in the new state until either SPON+ goes low (power goes away) or CRS- goes low (the processor executes a CLC 0), again lighting the parity LED.

### 3.6.5.1 Memory Protect

The memory-protect system allows the user memory to be protected from unauthorized access. Each page of memory can be read and/or write protected on a page-by-page basis. Only the write-protect function is used in the RTE-A.1 operating system; consequently, the A600 microcode does not allow read protection of memory. However, both kinds of memory protection are implemented in the hardware, so both are described in the following paragraphs.

Memory-protect violations can only occur when the memory-protect system is on (MP+ asserted on the backplane) and during a reference to main memory, but not to the A- or B-register. References to boot memory do not cause memory protect violations. Processor accesses are the only memory accesses examined for memory-protect violations. DMA can read from or write to protected memory at any time.

A memory-protect violation on a read causes the memory controller to drive all ones onto the data bus. A memory protect violation on a write does not alter any data in memory.

The read and write protect bits are written into the map RAMs along with the mapped address into U0109. Bit 15 of the word is read protect and bit 14 is write protect. During a memory access, the protect bits are examined for a possible violation at the same time the physical address is being determined.

During a memory access, WE- is latched by U0709 off the backplane. The latched WE- signal is used by U1009-8 to select either the read protect bit (RP+) or the write protect bit (WP+) from U0109 as the protect bit. This signal is further qualified by U0807 with the ABREF+ frontplane signal to make sure that it is not an access of the A- or B-register. Next, the signal is qualified with MEMDIS- by U1507 to make sure it is not a boot access; and with MP+ and PMGO+ by U0808 to ensure that the memory protect system is on and that a processor (not DMA) access is occurring.

This fully qualified signal is called MPV-, which is latched by U0707 to ensure that it stays valid to the end of the memory cycle. MPVL- is driven onto the processor frontplane to signal to the processor when a memory protect violation occurs. When asserted, MPVL- disables CASEN- (U1208) to prevent a memory access from occurring and disables ALLOW- (U1109) to prevent memory array cards from driving the data bus. Because CAS has not occurred, the internal D-bus is pulled high, and the memory controller drives all ones onto the data bus. MPVL- also disables parity errors.

### 3.6.5.2 RAM Array Selection

Selection of the RAM array on the memory controller is performed by U0507. During a main memory access, the mapped address is sent by the memory controller to its own RAM array and to all the array cards as well. U0507 checks bits A16 to A23 (128k-byte card) or bits A18 to A23 (512k-byte card) to determine if any bit is asserted, indicating that the address is not in the address space of the memory controller. If installed, jumpers W6 and W7 cause the memory controller to recognize addresses for the first 128k bytes of memory. If the jumpers are not installed, the two inputs to U0507 are pulled high by pins 6 and 7 of R16, and the memory controller recognizes addresses for the first 512k bytes of memory.

The output of U0507 is latched by U0707 and is called SEL-, which is used by the memory controller to enable the following:

- a. MYCASEN- on the memory controller (U1407-8).
- b. The parity system (U1008).
- c. The parity LED latch on the memory controller to respond to parity errors (U0809-11).
- d. The memory controller's parity bit onto the open-collector frontplane line PCK-(U0710-8).
- e. The WRITE- line (U1107-3) to the RAMs on the memory controller during a memory write.

The signal SEL- is only used to enable the RAM array signals dealing with main memory. It is not used for boot memory accesses, all of which must access the memory controller.

### 3.6.6 BACKPLANE HANDSHAKES

The A600 backplane is a synchronous backplane on which all signals begin to change state on one edge or the other of the system clock SCLK-. (See the timing diagrams presented in Figures 3-3 through 3-10.) The A/L-series backplane uses a three-line handshake to access memory and three status lines to identify the type of memory access taking place (DMA cycle, boot memory access, remote memory access). These lines are:

### Handshake Signals

MEMGO- Start a memory cycle.

BUSY- Memory is busy and unable to accept a MEMGO-.

VALID— The rising edge of VALID— signals that data is valid on the data bus (memory read). VALID— also occurs with the

same timing on a write, but the data bus is not

necessarily valid.

## Status Signals

MRQ- DMA MEMGOs are asserted with MRQ- low.

MEMDIS- Boot memory accesses assert MEMDIS- along with MEMGO-.

REMEM- If REMEM- is asserted along with MEMGO-, the memory

access is to a remote memory.

BUSY- and VALID- are generated by the memory controller, and MEMGO- is an open-collector signal that can be asserted by any card in the backplane when Both MEMDIS- and REMEM- have the same timing as BUSY- is not asserted. MEMGO-. Figure 3-4 shows three different memory accesses: a boot memory access, a processor main memory access, and a DMA access. An I/O card doing DMA asserts MRQ- one SCLK cycle before it is ready to do a MEMGO-; this means that either the processor must abort its MEMGO- when DMA asserts MRQ, or the memory controller must have another way of distinguishing between DMA and The A600 memory controller receives a signal over the processor accesses. processor frontplane called PMGO+, which when asserted means that the MEMGObeing received is from the processor. Note that a boot memory access is three cycles long. Also note that the I/O card is forced to wait an extra SCLK cycle because, although DMA has asserted MRQ, BUSY is asserted one SCLK cycle later and prevents the I/O card from asserting MEMGO. This improves the useful backplane bandwidth, as SCLK cycles are not wasted aborting MEMGOs.

MEMGO- and REMEM- are received from the backplane by an S86 IC (U1010-3). When MEMGO- is asserted and REMEM- is not, the signal MGO+ becomes asserted (U1010-3). REMEM- can never be asserted without a MEMGO-, so a spurious MGO cannot occur. MGO+ gets inverted and qualified with the signal SECOND- by U0909, becoming the frontplane signal FPSEL+. The only time the map RAMs are used by the memory controller is during the first cycle of a memory access (while MEMGO- is asserted).

FPSEL- is ORed with the signal (BUSY+  $^{\circ}$  VALID-) to produce MGOL+ (U0909-3), which is a latched version of MEMGO that is deasserted on the assertion edge of VALID-. Because refresh takes priority over a MEMGO, MGOL is used to save a MEMGO request coinciding with a refresh for execution after the refresh has finished.

MGOL+ is further qualified with SPON+ by U1309-11 to ensure that a memory cycle is not started when PON+ has been deasserted. This fully qualified MEMGO is ORed with the RREF-line by U1309-8 to produce the J input to the RAS flip-flop (U1408-9), as well as the GO+ signal on the memory array frontplane. (Refer to subsection 3.6.7.3 for details concerning boot RAM read timing.)




Figure 3-4. Busy Memory Timing Diagram




Figure 3-5. Memory Access LATCH- Timing Diagram

#### 3.6.7 MEMORY ACCESS TIMING

When MEMGO- is asserted, the memory controller initiates a number of parallel operations. While the upper address bits and AER bits are being mapped, the lower (page offset) bits are driven onto the RAM address bus. The rising edge of SCLK- during MEMGO (see Figure 3-3) sets the BUSY, RAS, and VAL flip-flops. Just before the next falling edge of SCLK-, the LATCH flip-flop sets, saving the states of address, data, and status lines that are needed later in the cycle. The row address drivers (U0506) are disabled 23 nanoseconds (typical) after VAL, and the column address drivers (U0406) are enabled. Also, VALID- is asserted at this time. The column address becomes valid at the RAM address inputs 60 nanoseconds (typical) after VAL, and CAS is asserted. Valid data is available 90 nanoseconds later (maximum) at the RAM outputs and is driven onto the backplane data bus by U1105 and U1305.

# 3.6.7.1 Latch and Second

The LATCH- signal (U1007-7) is used to latch all data and address lines as well as five status signals (SE-, MPV-, MEMDIS-, PAR+, ROM-), making their valid states available to the memory controller after the unlatched versions become invalid later in the memory cycle. To avoid violating hold-time requirements, LATCH must be asserted before the falling edge of the SCLK-pulse that deasserts MEMGO-, because the valid period for most of the latched lines ends at that time. The latch timing is provided by a special clock (SPCLK-) received by U0907-5 from the processor card.

The LATCH clock LCLK- is derived from SCLK- when BUSY is not asserted and from SPCLK- during BUSY. This multiplexing, which is done by U1009, asserts LATCH- one-half an FCLK cycle before the falling edge of SCLK- (about 22 nanoseconds) and deasserts LATCH- on the falling edge of the SCLK- pulse occurring at the end of the memory cycle (see Figure 3-5).

SECOND- (U1308-6) is a signal that is used by the memory controller to start operations that take place in the second cycle of a memory access. It enables the selected card to drive data onto the data bus during a memory read or starts the write operation during a memory write. It also causes the assertion of FPSEL+ (U0909-6), which allows the processor to access the map RAMs over the frontplane.

SECOND is asserted at the start of the second cycle of a memory access and is released at the end of the memory cycle, along with LATCH.

### 3.6.7.2 Two-Cycle Main Memory Access

For either a boot-memory or main-memory access, the RAS- flip-flop (U1408-7) sets any time the memory controller receives a qualified MEMGO- (or refresh). Setting of the VAL- flip-flop (U1408-6) depends on the type of access: it sets on the SCLK- edge that starts a main memory access; it sets one cycle later for a boot memory access; and it stays in the reset state for a refresh cycle. The VAL flip-flop is used as the input to the delay line (U1409), which creates the timing signals needed for VALID, CAS, and the RAS/CAS/REFRESH address multiplexer (U0306, U0406, and U0506). The RAS and VAL flip-flops are in the same IC (U1408), which gives a minimal timing skew between RAS- and VAL-.

When the RAS flip-flop sets, RAS- is applied to the row of RAMs that has been selected for access by U0505. An S37 chip (U0305) with lots of drive applies the RAS pulse through a 17.8-ohm resistor onto the RAS lines of the selected row of RAMs. The series resistor is needed to limit the initial current pulse on the RAS line, keeping the line from ringing below -1 volt and potentially damaging the RAMs.

For a normal main-memory access, VAL- is set at the same time as RAS-, and the VAL pulse propagtes through the delay line while the row address is being strobed into the RAMs. The VAL23- signal at the output of the delay line occurs 23 nanoseconds (typical) after VAL- goes low, causing the row address appearing on the RAM address bus to end, and the column address to be driven onto the RA-bus. VAL23- assertion disables U1309-6 (ROW-) and enables U1407-11 (COL-).

The VAL60- signal is asserted 60 nanoseconds (typical) after VAL-, which in turn causes U1210-8 to assert CAS+. If the memory cycle is to be allowed a normal completion, MYCASEN- (U1407-8) on the memory controller is asserted (for the array cards, CASEN- is asserted), and the combination of MYCASEN and CAS cause U0106 to supply CAS- to all the RAMS on the card. However, only the RAMs that receive a RAS along with a CAS are selected. The CAS lines are driven through 17.8-ohm resistors for the same reason as the RAS lines; the CAS- lines to the RAMs are pulled up to +5M through 2.2k-ohm resistors, ensuring that CAS remains unasserted while +5V power is down.

The CASEN- signal (U1208-12) remains de-asserted in order to prevent a main-memory access when either a memory-protect violation or a ROM access occurs.

RAM READ ACCESS (See Figures 3-3 and 3-6): 150 nanoseconds (maximum) after RAS- is asserted at the RAM, valid data is available at the RAM outputs. This data remains valid as long as CAS is asserted, so CAS+ is latched by U0210-8. The CAS+ output of U0210-8 is ANDed with MCYC+ by U0210-5 and returned to U0210-9, which holds CAS+ asserted at U0210-8 until the end of the memory cycle (MCYC+ deasserted).

Data is driven onto the backplane by U1105 and U1305, which are 74F241 octal bus drivers with an Ios of 100 mA. The 10k-ohm pullup resistor packs R21 and R22 ensure that the D-bus is all logic 1s when valid data is not present on the D-bus; this allows the memory controller to drive all logic 1s onto the backplane in case of a read from non-existent memory or a read-protect violation.

VAL— is asserted for only one SCLK cycle, and VALID follows VAL by 23 nanoseconds (typ). The rising edge of VALID— signifies that data has been valid on the data bus for at least 50 nanoseconds and will be valid for at least 50 nanoseconds longer. To enhance risetime, VALID— is double—driven onto the backplane by U1110—3 and U1110—5. (It is permissible to hook two outputs together as long as both outputs are matched, which is guaranteed if both outputs are on the same chip.)

RAM WRITE ACCESS (See Figures 3-7 and 3-8): A RAM write is similar to a RAM read in that the assertion and timing of the RAS and CAS signals are the same. However, the memory controller does a delayed write to the RAMs, which means that the WRITE- signal is asserted after CAS. The delay is necessary because a row of RAMs is selected, RASed, and CASed on every memory card in the system; the specific card actually selected is not determined until after the assertion of CAS. This is not a problem during a memory read, as only the selected card drives data onto the data bus. A write, however, can be made only to the row of RAMs that is to be altered. The write enable signal is asserted by U1107-6 during the second cycle of a memory access (= ALLOW+ ^ WRITEL+), which allows time for the write signal to be qualified with the board select signal. WRITEL is the latched version of WE off the backplane, and ALLOW equals SECOND+ ^ MPVL- ^ MEMDISL-, so the write enable signal WR- is only asserted for writes that do not cause a memory protect violation and do not access boot memory.




Figure 3-6. Memory Protect Violation During RAM Read, Timing Diagram




Figure 3-7. RAM Write Timing Diagram




Figure 3-8. Memory Protect Violation During RAM Write, Timing Diagram

The write enable signal WR is ANDed with the board select signal SEL, and is asserted to all RAMs by U1107-3 if the memory controller was selected. Only the RAM row that received both a RAS and a CAS does the write, however. U1107-3 drives the WRITE- signal through a 17.8-ohm resistor for the same reason as RAS and CAS, to limit the undershoot to less than -1 volt. WRITE- is pulled up to +5M through a 2.2k-ohm resistor (R24-4), ensuring that the WRITE- line remains unasserted when power is down.

# 3.6.7.3 Three-Cycle Boot Memory/User ROM Access

Boot memory accesses and user ROM accesses are similar to main memory cycles in that the same backplane handshake is used and many of the same operations are performed (driving the data bus, latching address and data, etc). The major difference is that boot memory and user ROM are slower than main memory, so these accesses must be three cycles long. (See Figure 3-9.) This is accomplished by setting the VAL flip-flop (U1408-6) one cycle later, which delays the completion of the memory access by one cycle. However, boot memory accesses are distinctly different from user ROM accesses, as follows:

BOOT MEMORY ACCESS: The J input to the VAL flip-flop is fed from a LS27 (U0810-8), the output of which conforms to the equation: MGOL+ ^ MEMDIS- ^ REF-. This allows VAL to set during the first cycle of a main-memory access (MGOL asserted), but not during the first cycle of a boot access (MGOL asserted and MEMDIS asserted). MEMDIS has the same timing as MEMGO; thus, in the second cycle, MGOL is still asserted, but MEMDIS has been deasserted, allowing the VAL flip-flop to set. Refer to paragraph 3.4.3 for more detail on boot memory accessing.

USER ROM ACCESS: User ROM is different than boot memory in that it resides in the same address space as main memory and is accessed in much the same way (through the mapping system). However, user ROM is installed in the system on an array card, which must recognize a memory access is occurring to it so as to extend the memory cycle. The cycle is extended when the ROM array card asserts the open-collector signal XTND- on the array frontplane. The XTNDsignal is connected to the clear input of the VAL flip-flop, preventing VAL from setting; this keeps the memory cycle from finishing until XTND- is deasserted. Thus, a memory of any speed may be used on a ROM array card (as long as the access time is not so long that it interferes with refresh, which is held off while a memory cycle in progress). XTND- can be asserted even after the VAL flip-flop has set, as long as it comes early enough to prevent VALID from being falsely asserted on the backplane. U0908-11 ANDs XTND- with VAL23+, which allows XTND- to arrive as late as 23 nanoseconds after the rising edge of SCLK- while still holding off VALID- and extending the cycle. The XTND- signal also asserts ROM- (U0908-6), which deasserts CASEN and disables the parity error checker (U1008).




Figure 3-9. Boot ROM Read Timing Diagram

## 3.6.8 REFRESH

Main memory of the A600 memory system consists of dynamic RAMs, which must be periodically refreshed to prevent the loss of data. Each of the 128 rows in a RAM chip (addressed by lines RAO to RA6) must be accessed at least once every two milliseconds; for compatibility with new types of 64k RAMs that may be available in the future, all 256 row addresses should be accessed at least once every four milliseconds, which satisfies the requirements of the first case. The refresh system is the only part of memory (aside from the RAMs) that is backed up by batteries; thus, LS-type parts are used in it wherever possible to conserve +5M current.

To access 128 rows in a RAM chip within two milliseconds means that one row must be accessed every 15.6 microseconds. To accomplish this, the memory controller counts 64 SCLK cycles with U1410, then requests a refresh cycle by setting the RPEND- flip-flop (U1508-7). (See Figure 3-10 for a timing diagram showing both a refresh cycle pending during a RAM read and a RAM read during a refresh cycle.) Refresh cycles are actually performed every 65 to 67 SCLK cycles (depending on memory usage), causing one row address to be accessed every 14.8 to 15.2 microseconds. The addressed row in every RAM on all memory cards in the system is refreshed during the cycle.

If the memory is not being accessed (MCYC+ at U1507-11 is not asserted), then the RPEND request causes REF- (U1407-3) and RREF- (U1207-8) to be asserted. REF differs from RREF in that it also is asserted when +5V power is down, simulating a refresh in progress that keeps the memory controller from initiating memory cycles (subsection 3.4.10.2), whereas RREF actually causes the RAS flip-flop (U1408-7) to set, refreshing the memory.

The assertion of REF- holds off memory cycles by disabling MCYC+ (U1507-11), and it keeps the VAL flip-flop from setting by disabling U0810-8. REF- also causes the RAM address multiplexer (U0306, U0406, U0506) to drive the refresh address onto the RA-bus by disabling ROW- (U1309-6) and COL- (U1407-11) and by enabling U0306 onto the RA-bus. Assertion of REF- also causes the RAS enable signal for each of the four rows of RAMs to be asserted at the same time (U0405), so that all RAMs are refreshed at once. RREF- is ORed into the J input of the RAS flip-flop along with the qualified MGOL+ by U1309-8, causing the RAS flip-flop to set. Once set, the RAS flip-flop is reset on the next clock cycle and, if a request still exists at the J input, is set once again on the following cycle.

The refresh cycle is similar to a normal main-memory cycle, except that only a RAS is performed (no CAS) and no backplane handshake occurs.

The BUSY, LATCH, and SECOND flip-flops set with normal timing when MEMGO is asserted during a refresh cycle, but the MCYC+ signal (U1509-11) is not asserted until the refresh cycle finishes. Also, the VAL flip-flop is kept from setting. After the refresh cycle, MGOL+ sets RAS and VAL, allowing the memory cycle to begin with the address and data that was latched during MEMGO. This results in a memory cycle that is either three or four clock cycles long, depending on whether the MEMGO came in the first or second clock cycle of the refresh.




Figure 3-10. Refresh Cycle Timing Diagram

The assertion of RAS during refresh (U1507-6) clears the LS393 SCLK cycle counter (U1410) and sets the COUNT flip-flop (on the falling edge of SCLK-), which indicates the last clock cycle of the refresh. On the next SCLK-falling edge, the RPEND flip-flop is reset, clearing the COUNT flip-flop and allowing the SCLK counter to resume incrementing.

The address of the next row to be refreshed is kept in an LS393 counter (U0206), which is incremented at the end of each refresh cycle. The falling edge of COUNT+ at the end of the refresh cycle increments U0206. COUNT is also buffered by U1210-13 and sent to the array frontplane.

## 3.6.9 BATTERY BACKUP

The memory controller has the capability of keeping data in the memory system intact during failure of main power if a battery backup system has been installed in the A600 computer (either a battery backup card in a Model 6 system, or a battery backup module in the power supply of other A600 computers). The battery backup card in the Model 6 supplies current sufficient to back up only a memory controller (no array cards). For other A600 computers, up to 4M bytes of RAM can be backed up.

Toggle switch S1, located on the memory controller near the backplane edge connnector, shorts +5M to +5V on the backplane when it is set to the NORM position. This setting also causes the memory controller to assert the backplane signal MLOST-, as memory data will be lost during power-down. When switch S1 is set to the BATT position, the memory controller accepts +5M from the backplane, and the MLOST- signal is generated by the battery backup system or by the MLOST switch on the processor card.

The generation of MLOST is done by U0810-12 and U0710-3. In the NORM position, switch S1 does not make contact with R20, and pin 2 of U0810 is held low. This in turn makes the output of U810 high, which causes U0710-3 to pull the open-collector line MLOST- low. When switch S1 is in the BATT position, the voltage divider formed by R20 and R21 keeps pin 2 of U810 at +2.7 volts (logic 1), so U810-3 is low and U710-3 does not assert MLOST-.

### 3.6.10 POWER SEQUENCING

The power supplies used for A600 computers assert the PON+ signal on the backplane after the power rails on the backplane have stabilized. They deassert PON+ if any power rail goes out of tolerance (generally when main power is failing).

The memory controller uses U1308-9 to generate the SPON signal, which is the asychronous backplane signal PON+ synchronized with SCLK-. SPON is asserted and deasserted only on falling edges of SCLK-. This timing allows the memory controller to control the power-up and power-down of logic circuits that are not backed up and ensures the correct timing of backed up signals.

# 3.6.10.1 Cold Power-On

When both +5M and +5V power are first applied, the memory controller must have time for eight refresh cycles before it is ready for a main memory access. This time is obtained by making the memory start refreshing immediately, whereas PON+ is not asserted for at least one millisecond after the power lines have stabilized. (Eight refresh cycles take about 120 microseconds.)

The BUSY, SECOND and LATCH flip-flops are cleared on power-up (U1207-6), but the states of the RAS, VAL, and SPON flip-flops are ambiguous. Because RAS, VAL and SPON are clocked with SCLK-, they attain their proper states within two cycles, so that the memory controller is conditioned properly by the time PON+ is asserted.

# 3.6.10.2 Power Fail

During a +5V power failure, the memory must be in a quiescent state to prevent glitches from destroying data in the RAMs. Deassertion of the PON+ signal when the power supply voltages fail to meet tolerances causes the memory controller to initiate this quiescent state. The synchronous SPON signal is used to prevent the asynchronous PON+ from interrupting a memory cycle in progress.

When SPON is asserted, U1309-11 keeps MGOL+ from getting through to the J input of the RAS flip-flop (U1408). A memory cycle in progress is allowed to finish, but no new memory cycle can be started. The assertion of SPON- also deasserts the chip select for the map RAMs by causing U1407-6 to go high. This feature was implemented to conserve battery backup current if the map RAMs were on +5M, but in the present version of the A600 the map RAMs are not powered with +5M.

Assertion of SPON causes the memory controller to go into a state (REF- at U1407-3 is asserted) in which a continuous refresh is simulated. This keeps the non-refresh circuitry on the controller quiescent after the completion of the memory cycle that was in progress when SPON was asserted. All electrical parts affecting RAM operation must either be powered by +5M or have an input powered by +5M that keeps the part inactive as +5V fails. Because REF-(U1407-3) is asserted during a power-down sequence, MCYC+(U1507-11) is unasserted and keeps CASEN-(U1208-12) unasserted. The active REF- also keeps ROW-(U1309-6) and COL-(1407-11) unasserted, which in turn holds the row and column address drivers (U0406 and U0506) inactive as +5V fails. MYCASEN-(U1407-8) is powered by +5M, as is the inverter that produces MYCASEN+(U1210-14), which keeps the CAS drivers (U0106) inactive as +5V fails.

The SCLK generation circuitry on the processor card is powered by +5M, so that the memory controller can keep performing refresh when +5V power is down. In a standard A600 system, refresh is the only activity during a power failure.

# 3.6.10.3 Warm Power-Up

Just as with power-down, glitch prevention is required when +5V power is restored while memory is being sustained with a battery backup system. The same circuitry is used for both cases. The LATCH, BUSY, and SECOND flip-flops are kept clear by U1207-6, and the combinational circuitry has the appropriate inputs of +5M signals to keep them quiet. The VAL flip-flop may power up in either state, as its preset and clear inputs are pulled up to +5V, but the states of VAL23 and VAL60 out of the delay line do not matter at this time because ROW-, COL-, and CASEN- are all disabled.

### 3.6.11 POWER REQUIREMENTS

The A600 memory system has the following power requirements.

Board	+5V	+5M Operating	+5M Standby	Operating Power
12102A	2.78 A	920 mA	493 mA	18.5 W
12102B	2.78 A	994 mA	661 mA	18.8 W
12103A	1.05 A	883 mA	467 mA	9.7 W
12103C	1.05 A	960 mA	636 mA	10.0 W
12103D	1.31 A	1.63 A	974 mA	14.7 W

These numbers are calculated, worst-case rms values. The actual measured power is somewhat less than that indicated (about 14.2W on the 12102B card that was measured).

### 3.6.11.1 Decoupling

The A600 memory controller is built on a six-layer printed circuit board, with layer 4 devoted to the voltage planes (+5V and +5M) and layer 3 devoted to ground. This is essential for providing low inductance paths from the backplane power pins to all the ICs on the board. Dynamic RAMs use large amounts of current when they are accessed, and these large current spikes can cause voltage spikes on the board. Decoupling capacitors are interspersed among the RAMs to help supply the large currents needed by the RAMs and to hold voltage spikes down to acceptable levels.

When a refresh is performed, the RAM array draws about 14 amperes of current for about 200 nanoseconds. A large bulk capacitor (C1, 33 uF) helps keep the +5M voltage from sagging on the card during refresh, and the smaller capacitors (C2, C4 to C22) supply current at the large edge rates demanded by the dynamic RAMs.

A bulk capacitor (C23, 33 uF) and a number of smaller capacitors (C24 to C31) do a similar job of decoupling the parts on the +5V plane.

#### 3.6.12 TEST PROVISIONS

All flip-flops have separate pullups for the preset and clear inputs, allowing a tester either to set or to clear the flip-flops and condition the board to a known state for signature analysis. The signal INIT+ (U1210-9) when asserted clears the LS393 counter ICs (U1410, U0206) to provide a known starting state for a signature analysis test. Gate U1108-6 is used to keep boot memory data from being driven onto the D-bus; pulling down on U1108-5 causes the boot data drivers (U1005, U1205) to be disabled.

### 3.6.13 UNUSED GATES

There are three unused gates (\$38-type IC U0710-6, \$86-type IC U1010-11, and \$00-type IC U0909-11) and one half of an \$139-type chip (U0505). All unused inputs of these chips are tied to ground so as to keep the unused gates in a known state. All unused inputs of \$240-type chips are also tied to ground to keep the corresponding outputs from oscillating.

### 3.7 MEMORY CONTROLLER SIGNAL DEFINITIONS

Table 3-3 provides a brief functional description of the memory controller signals listed in alphabetical order of mnemonic. Many of the signals have latched versions, which are indicated by the addition of an "L" to the mnemonic of the unlatched version. Refer to Table 3-1 for descriptions of signals used in the controller/array card frontplane interface.

## 3.8 PARTS LOCATION

A cross-reference listing of component parts to schematic diagram locations is presented in Table 3-4. Physical locations of parts are identified in Figure 3-11.

# 3.9 PARTS LIST

The parts list for the memory controller cards is presented in Table 3-5. Refer to Table 6-38 for the names and addresses of manufacturers listed according to code number.

# 3.10 SCHEMATIC DIAGRAMS

Schematic diagrams, part numbers 5955-4389-51 through -54, are located at the end of this section. A cross-reference listing of all schematic locations in which elements of each component pack appear is presented in Table 3-4. Component packs are listed in reference-designation order. The packs marked by an asterisk (\*) are powered by +5M.

Table 3-3. Memory Controller Signal Definitions

SIGNAL NAME	PURPOSE
A BUS	Physical address bus - 24 bits.
AL BUS	Latched logical address bus - 4 bits. Contains the unmapped logical address, and is used for addressing during boot memory cycles.
ALLOW	Allows the array cards to drive the data bus (read cycle), or a write operation to be done (write cycle).
BUSY	The memory controller is busy and therefore unable to accept a MEMGO.
CAS	Column Address Strobe - strobes the column address into the RAMs from the RA bus.
COL	Column address enable - drives the column address onto the RA bus.
COUNT	Increments the refresh row address counter (U0206).
CYC	The memory controller is cycling (refresh or memory access).
D BUS	Internal Data bus - 16 bits. Contains the data to be driven onto the backplane.
DRIVE	Allows the memory controller to drive the data bus.
INIT	Initialize - clears U1410 and U0203 for signature analysis.
LCLK	Latch clock - used to clock the Latch flip-flop.
M BUS	Map RAM data bus - 16 bits.
MAPO	Forces map 0 during a DMA self-configuation.
MCYC	Memory Cycle - there is a memory cycle in progress.
MEMDISL	Latched MEMDIS.
MGO	Local memory MEMGO (as opposed to remote memory).
MGOL	Latched MEMGO - Necessary for remembering MEMGO in   the case of MEMGO occurring during refresh.

Table 3-3. Memory Controller Signal Definitions (Continued)

+	
MPV/MPVL	Memory Protect Violation - signals that a memory   protect violation has occurred.
MX BUS	Map RAM address bus (Map select) - 5 bits.
MYCASEN	Memory controller's CASEN - enables CAS to be   asserted on the memory controller.
PAR/PARL	The output of the parity generator/detector.
PBIT	The parity bit output from the RAMs, or 0 for the first cycle of a write.
PRLCK	Memory Protect Register Clock - causes the memory   protect register to latch the address bus.
RA BUS	RAM Address bus - 8 bits.
RAS	Row Address Strobe - strobes the row address into the RAMs from the RA bus.
RD BUS	ROM data/Write data Bus - 16 bits. Contains the data from a boot memory read, or the latched data from the data bus on any write.
REF	Refresh - signals that a refresh is being performed, or that PON is no longer asserted.
ROM/ROML	Signals that a ROM access is to take place.
ROW	Row address enable - drives the row address onto the RA bus.
RP	Read Protect - the read protect bit from the map
RPEND	Refresh Pending - set every 15 microseconds to initiate a refresh operation.
RREF	Real Refresh - asserted when an actual refresh cycle   is to take place.
SE/SEL	Card select - asserted when the memory access is in the address space of the controller card.
SECOND	Second Cycle - asserted during the second and   subsequent cycles of a memory access.

Table 3-3. Memory Controller Signal Definitions (Continued)

SPON	Synchronized PON - synchronizes the asynchronous   backplane signal PON to shut the memory controller   down in an orderly fashion during a power failure.
VAL	Used to create the timing signals VAL23 and VAL60.
VAL23	VAL delayed 23 ns - switches the RA bus from Row address to Column address, and asserts VALID.
VAL60	VAL delayed 60 ns - initiates CAS.
WP	Write Protect - the write protect bit from the   map RAMs.
WRITEL	Latched write enable (from WE on the backplane).
2QC	Output of U1410 - used to set the RPEND flip-flop.

Table 3-4. Memory Controller Components, Schematic Cross Reference


<b>+</b>				
U0 107	F533 2148H3 S00	17B 14A 12D 12D		CAS DRIVERS UPPER BYTE MAPPED ADDRESS DRIVER TOP NIBBLE MAP RAM LOW NIBBLE MXBUS MUX REFRESH ROW ADDRESS COUNTER
U0209*	S37	14B 12C 27B 34C 34C	27B 23A 34D 340	MIDDLE BYTE MAPPED ADDRESS DRIVER UPPER MIDDLE NIBBLE MAP RAM VARIOUS NAND GATES RAS DRIVER REFRESH ADDRESS DRIVER
U0307 U0309* U0310 U0405* U0406	2148H3 S373 S00	17D 33C 33C		TOP BYTE FRONT PLANE DATA DRIVER LOWER MIDDLE NIBBLE MAP RAM LOW BYTE ADDRESS DRIVER REFRESH/ROW RAS MUX COLUMN ADDRESS DRIVER
U0407 U0409* U0410 U0505 U0506	LS374 S139	12B 31D 48C		LOW BYTE FRONT PLANE ADDRESS DRIVER LOW NIBBLE MAP RAM LOW BYTE MEMORY PROTECT REGISTER ADDRESS:ROW DEMUXR / SPARE ROW ADDRESS DRIVER
U0509   U0510   U0605	LS374	22E 18B 18C 44B 46A		CARD SELECT GATE TOP BYTE PARITY ERROR LATCH LOW BYTE PARITY ERROR LATCH UPPER MIDDLE NIBBLE BOOT RAM TOP BYTE BOOT ROM
•		18C 12A 44A 46B 24C		MIDDLE BYTE PARITY ERROR LATCH TOP BYTE MEMORY PROTECT LATCH UPPER NIBBLE BOOT RAM LOW BYTE BOOT ROM VARIOUS SIGNALS LATCH
U0805	S373 S38 2114AL S02 S10	44D 36D 28B		BOOT MEMORY ADDRESS LATCH OPEN COLLECTOR SIGNALS LOW NIBBLE BOOT RAM VARIOUS NOR GATES VARIOUS NAND GATES
U0810   U0905   U0907	2114AL	26D 21C 44C 38D 39A	26B 21B 29D	VARIOUS OR GATES VARIOUS NOR GATES LOWER MIDDLE BYTE MAP RAM 41C 28D VARIOUS INVERTERS VARIOUS AND GATES

Table 3-4. Memory Controller Components, Schematic Cross Reference (Cont.)


<u> </u>				· · ·
U0909 U1005 U1006 U1007 U1008	S00 LS244 LS373 S112 S30	24B 22A 41D 43D 22B 23B 31E	23A 47	D VARIOUS NAND GATES LOW BYTE BOOT DATA DRIVER LOWER BYTE DATA BUS LATCH BUSY & LATCH FLIP FLOPS PARITY ERROR DETECTOR
U1010   U1105   U1106	S86 F241 S280	22A 43A 41B 43B	36E 47	MEMORY PROTECT AND LCLK MUXES C VARIOUS EXCLUSIVE OR GATES LOW BYTE DATA BUS DRIVER LOW BYTE PARITY DETECTOR/GENERATOR E VARIOUS OR GATES
U1108 U1109 U1110 U1205 U1206	S04 S10 S240 LS244 LS373	46C 25E 27C 43E 28C 41C 43C	40D 22 46D	A 27B 25D VARIOUS INVERTERS  VARIOUS NAND GATES  BACKPLANE VALID & BUSY DRIVERS  UPPER BYTE BOOT DATA DRIVER  UPPER BYTE DATA BUS LATCH
U1208   U1210#	S10 S240	28C 16C 21C 21C	31E 24B 23	A VARIOUS OR GATES  VARIOUS NAND GATES  A 35D 27B 25B 28B VARIOUS INVERTERS  UPPER BYTE DATA BUS DRIVER  UPPER BYTE PARITY DETECTOR/GENERATOR
U1309*	S00 S32	21A 28B 25B 11E	27A 26	SECOND & SPON FLIP-FLOPS A VARIOUS NAND GATES B VARIOUS OR GATES VAL & RAS FLIP-FLOPS DELAY LINE
U1410* U1507* U1508* C1,2	S08	24B 25A	55C 5r	REFRESH TIMER-COUNTER  B VARIOUS AND GATES  RPEND & COUNT FLIP-FLOPS  HIGH FREQ DECOUPLING CAP, +5M  BULK DECOUPLING CAP, +5M
C4-20   C21,22   C23   C24-26   C27	.22 uF 33 uF .22 uF	21D 20D 21D		HIGH FREQ DECOUPLING CAP, +5M HIGH FREQ DECOUPLING CAP, +5V BULK DECOUPLING CAP, +5V HIGH FREQ DECOUPLING CAP, +5V HIGH FREQ DECOUPLING CAP, +5V
C28,29   C30   C31   CR1   SW1	.22 uF .22 uF LED	24D 21D 35E		HIGH FREQ DECOUPLING CAP, +5M HIGH FREQ DECOUPLING CAP, +5M HIGH FREQ DECOUPLING CAP, +5V GREEN PARITY LED +5M TO +5V SHORTING SWITCH

Table 3-4. Memory Controller Components, Schematic Cross Reference (Cont.)

·		y controller	obmponents, benematic of oss hererence (oons.
R1   R2   R3   R4   R5	220 17.8 17.8 17.8 17.8	35E 35C 35C 35D 35D	LED CURRENT LIMITING RESISTOR  CASO- LIMITING RESISTOR  CAS1- LIMITING RESISTOR  CAS2- LIMITING RESISTOR  CAS3- LIMITING RESISTOR
R15	17.8 10k	000 29A 31D	RAO-RA7 LIMITING RESISTOR RAS3- LIMITING RESISTOR RAS2- LIMITING RESISTOR 31D 36E 22E 22E 29A RAS1- LIMITING RESISTOR
R18 R19 R20 R21 R22	17.8 1.0k	37D 26D	RASO- LIMITING RESISTOR WRITE- LIMITING RESISTOR VOLTAGE DIVIDER FOR MLOST- GENERATION   41B 41B 41B 41B 41B 48B   41A 41A 41A 41A 41A 41A
R23 R24* R25 R26 R27	2.2k 1.2k 422	000 28A 26A 26D 36D	PULLUP FOR SC5 (SELFC-)  37D 28B 28C 36C 36D 36C 36C  VOLTAGE DIVIDER FOR MLOST- GENERATION   PULLUP FOR MPPCK- PULLUP FOR MPACK-
R28 R29 R30* R31	2.2k 220	21A 000 40D 23A 26E 21C 29B	PULLUP FOR BPREMEM—  26B 27D  PULLUP FOR PHXRAS—  PULLUP FOR XTND—  MOO JUMPER FOR 512k CARD
! W3		31B 31D 31D 31B 22E	A17 JUMPER FOR 512k CARD  A8 JUMPER FOR 512k CARD  A9 JUMPER FOR 512k CARD  A16 JUMPER FOR 512k CARD  A16 JUMPER FOR 128k CARD
W7   W8   W9   W10	JMPR JMPR	22E 31B 29A 31B	A17 JUMPER FOR 128k CARD A8 JUMPER FOR 128k CARD MO2 JUMPER FOR 128k CARD A9 JUMPER FOR 128k CARD



Memory Controller Card Parts Location, 12102-60001



Memory Controller Card Parts Location, 12102-60002

Figure 3-11. Memory Controller Card Parts Location

Table 3-5. Memory Controller Card Parts List

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	12102A 12102-60001	6		MEMORY CONTROL, 128 KB PCA-MEMORY CONTROL	28480 28480	12102A 12102-60001
C1 C2 C3 C4 C5	0160-4842 0160-4842 0160-0229 0160-4842 0160-4842	6 6 7 6 6	29 2	CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .33UF+-10% 10VDC TA CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 56289 28480 28480	0160-4842 0160-4842 1500336X9010B2 0160-4842 0160-4842
C6 C7 C8 C9 C10	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C11 C12 C13 C14 C15	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C16 C17 C18 C19 C20	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C21 C22 C23 C24 C25	0160-4842 0160-4842 0180-0229 0160-4842 0160-4842	66766		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD 33UF+-10% 10VDC TA CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 56289 28480 28480	0160-4842 0160-4842 1500336×901082 0160-4842 0160-4842
C26 C27 C28 C29 C30	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C31	0160-4842	6		CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480	0160-4842 5082-4984
CR1 E1 E2	1990-0485 0360-1682 0360-1682	0 0	3	LED-LAMP LUM-INT=800UCD IF=30MA-MAX  TERMINAL-STUD SGL-TUR PRESS-MTG  TERMINAL-STUD SGL-TUR PRESS-MTG	28480 28480	0360-1682 0360-1 <b>6</b> 82
E3 R1 R2 R3 R4 R5	0360-1682 0683-2215 0757-0294 0757-0294 0757-0294 0757-0294	1 9 9 9	2 9	TERMINAL-STUD SGL-TUR PRESS-MTG  RESISTOR 220 5% .25W FC TC=-400/+600  RESISTOR 17.8 1% .125W F TC=0+-100  RESISTOR 17.8 1% .125W F TC=0+-100  RESISTOR 17.8 1% .125W F TC=0+-100  RESISTOR 17.8 1% .125W F TC=0+-100	28480 01121 19701 19701 19701	0360-1682 CB2215 MF4C1/8-T0-17RB-F MF4C1/8-T0-17RB-F MF4C1/8-T0-17RB-F MF4C1/8-T0-17RB-F
R6 R6 R7 R7 RB R8	0698-3432 0811-3587 0698-3432 0811-3587 0698-3432 0811-3587	757575	5	RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR-ZERD OHMS 22 AWG LEAD DIA RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR-ZERO OHMS 22 AWG LEAD DIA RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR-ZERO OHMS 22 AWG LEAD DIA	03888 28480 03888 28480 03888 28480	PME55-1/8-T0-26R1-F 0811-3587 PME55-1/8-T0-26R1-F 0811-3587 PME55-1/8-T0-26R1-F 0811-3587
R9 R9 R10 R10 R11	0698-3432 0811-3587 0698-3432 0811-3587 0698-3432	7 5 7 5 7		RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR-ZERO OHMS 22 AWG LEAD DIA RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR-ZERO OHMS 22 AWG LEAD DIA RESISTOR 26.1 1% .125W F TC=0+-100	03888 28480 03888 28480 03888	PMF55-1/8-T0-26R1-F 0811-3587 PME55-1/8-T0-26R1-F 0811-3587 PME55-1/8-T0-26R1-F
R12 R13 R14 R15 R16	0698-3432 0698-3432 0757-0294 0757-0294 1810-0280	7 7 9 9		RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 NETWORK-RES 10-SIP10.0K OHM X 9	03888 03888 19701 19701 01121	PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F 210A103
R17 R18 R19 R20 R21	0757-0294 0757-0294 0757-0294 0757-0280 1810-0280	9 9 9 3 8	1	RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100 NETWORK-RES 10-SIP10.0K OHM X 9	19701 19701 19701 24546 01121	MF4C1/8-T0-17R8-F HF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F C4-1/8-T0-1001-F 210A103
R22 R23 R24 R25 R26	1810-0280 0698-3447 1810-0277 0757-0274 0698-3447	B 4 3 5 4	2	NETWORK-RES 10-SIP10.0K OHM X 9 RESISTOR 422 1% .125W F TC=0+-100 NETWORK-RES 10-SIP2.2K OHM X 9 RESISTOR 1.21K 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100	01121 24546 01121 24546 24546	210A103 CA-1/B-T0-422R-F 210A222 C4-1/B-T0-1211-F C4-1/B-T0-422R-F
R27 R28 R29 R30 R31	0698-3447 0698-3447 1810-0277 0698-0084 0683-2215	4 3 9 1	1	RESISTOR 422 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100 NETWORK-RES 10-SIP2.2K OHM X 9 RESISTOR 2.15K 1% .125W F TC=0+-100 RESISTOR 220 5% .25W FC TC=-400/+600	24546 24546 01121 24546 01121	C4-1/8-T0-422R-F C4-1/8-T0-422R-F 210A222 C4-1/8-T0-2151-F CB2215

Table 3-5. Memory Controller Card Parts List (Continued)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
<b>S</b> 1	3101-2541	7	1	SWITCH-TGL SUBMIN SPDT 3A 120VAC PC	28480	3101-2541
U1 04 U1 06 U1 07 U1 07 U1 10	5180-0156 1820-1450 1820-2786 5180-0175 1820-0681	47474	17 2 2 4 5	IC-RAM, 64K 75NS IC BFR TTL 8 NAND QUAD 2-INP IC-74F533PC IC-RAM, 1024 X 4 IC GATE TTL 8 NAND QUAD 2-INP	28480 01295 28480 28480 01295	5180-0156 SN74S37N 1820-2786 5180-0175 SN74S00N
U204 U206 U207 U209 U210	5180-0156 1820-1989 1820-2786 5180-0175 1820-0681	4 7 4 7 4	5	IC-RAM, 64K 75NS IC CNTR TTL LS BIN DUAL 4-BIT IC-74F533PC IC-RAM, 1024 X 4 IC GATE TTL S NAND QUAD 2-INP	28480 07263 28480 28480 01295	5180-0156 74L8393PC 1820-2786 5180-0175 SN74S00N
U304 U305 U306 U307 U309	5180~0156 1820-1450 1820-1917 1820-2075 5180-0175	4 7 1 4 7	1 2	IC-RAM, 64K 75NS IC BFR TTL S NAND QUAD 2-INP IC BFR TTL LS LINE DRVR OCTL IC MISC TTL LS IC-RAM, 1024 X 4	28480 01295 01295 01295 28480	5180-0156 SN74837N SN74L8240N SN74L8245N 5180-0175
U310 U404 U405 U406 U407	1820-1676 5180-0156 1820-0681 1820-1633 1820-2075	9 4 4 8 4	3	IC LCH TTL S D-TYPE OCTL IC-RAM, 64K 75NS IC GATE TTL S NAND QUAD 2-INP IC BFR TTL S INV OCTL 1-INP IC MISC TTL LS	01295 28480 01295 01295 01295	SN745373N 3180-0156 SN74500N SN745240N SN74L5245N
U409 U410 U504 U505 U506	5180-0175 1820-1997 5180-0156 1820-1072 1820-1633	7 7 4 9 8	5	IC-RAM, 1024 X 4 IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC-RAM, 64K 75MS IC DCDR TTL S 2-TD-4-LINE DUAL 2-INP IC BFR TTL S INV OCTL 1-INP	28480 01295 28480 01295 01295	5180-0175 SN74L5374N 5180-0156 SN745139N SN74S240N
U507 U509 U510 U604 U605	1820-1323 1820-1997 1820-1997 5180-0156 5180-0160	3 7 7 4 0	2	IC GATE TTL S NAND 8-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC-RAM, 64K 75MS IC-RAM, 2114AL-4	01295 01295 01295 01295 28480 28480	SN74530N SN74LS374N SN74LS374N 5180-0156 5180-0160
U606 U607 U609 U704 U705	5180-0189 1820-1997 1820-1997 5180-0156 5180-0160	3 7 7 4 0	1	IC-ROM, VCP-U IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC-RAM, 64K 75NS IC-RAM, 2114AL-4	28480 01295 01295 28480 28480	5180-0189 SN74LS374N SN74LS374N 5180-0156 5180-0160
U706 U707 U709 U710 U804	5180-0190 1820-1676 1820-1676 1820-1451 5180-0156	6 9 9 8 4	1	IC-ROM, VCP-L IC LCH TTL S P-TYPE OCTL IC LCH TTL S D-TYPE OCTL IC LCH TTL S D-TYPE OCTL IC GATE TTL S NAND QUAD 2-INP IC-RAM, 64K 75NS	28480 01295 01295 01295 28480	5180-0190 SN745373N SN745373N SN74538N 5180-0156
U805 U807 U808 U809 U810	5180-0160 1820-1322 1820-0685 1820-1449 1820-1206	0 2 8 4 1	1 3 3 1	IC-RAM, 2114AL-4 IC GATE TTL S NOR QUAD 2-INP IC GATE TTL S NAND TPL 3-INP IC GATE TTL S OR QUAD 2-INP IC GATE TTL LS NOR TPL 3-INP	28480 01295 01295 01295 01295	5180-0160 SN74502N SN74510N SN74532N SN74LS27N
U904 U905 U907 U908 U909	5180-0156 5180-0160 1820-0683 1820-1367 1820-0681	4 0 6 5 4	5	IC-RAM, 64K 75NS IC-RAM, 2114AL-4 IC INV TTL S HEX 1-INP IC GATE TTL S AND QUAD 2-INP IC GATE TTL S NAND QUAD 2-INP	28480 28480 01295 01295 01295	5180-0156 5180-0160 SN74504N SN74508N SN74500N
U1 004 U1 005 U1 006 U1 007 U1 008	5180-0156 1820-2024 1820-2102 1820-0629 1820-1323	4 3 8 0 3	3 2	IC-RAM, 64K 75NS IC DRVR TTL LS LINE DRVR OCTL IC LCH TTL LS D-TYPE OCTL IC FF TTL S J-K NEG-EDGE-TRIG IC GATE TTL S NAND 8-INP	28480 012 <del>9</del> 5 01295 01295 01295	5180-0156 SN74LS244N SN74LS373N SN74S112N SN74S30N
U1009 U1010 U1104 U1105 U1106	1820-1158 1820-0694 5180-0156 1820-2699 1820-1638	2 9 4 8 3	1 1 2 2	IC GATE TTL S AND-OR-INV DUAL 2-INP IC GATE TTL S EXCL-OR QUAD 2-INP IC-RAM, 64K 75NS IC DRVR TTL F LINE DRVR OCTL IC GEN TTL S PAR GEN 9-BIT	01295 01295 28480 07263 01295	SN74S51N SN74S86N 5180-0156 74F241PC SN74S280N
U1107 U1108 U1109 U1110 U1204	1820-1449 1820-0683 1820-0685 1820-1633 5180-0156	4 6 8 8		IC GATE TIL S OR QUAD 2-INP IC INV TIL S HEX 1-INP IC GATE TIL S NAND TPL 3-INP IC BFR TIL S INV OCTL 1-INP IC-RAM, 64K 75NS	01295 01295 01295 01295 01295 28480	SN74532N SN74504N SN74510N SN745240N 5180-0156
U1205 U1206 U1207 U1208 U1210	1820-2024 1820-2102 1820-1208 1820-1685 1820-1633	3 8 3 8 8	1	IC DRUR TIL LS LINE DRUR OCTL IC LCH TIL LS D-TYPE OCTL IC GATE TIL LS OR QUAD 2-INP IC GATE TIL S NAND TPL 3-INP IC BFR TIL S INV OCTL 1-INP	01295 01295 01295 01295 01295 01295	SN74LS244N SN74LS373N SN74LS32N SN74S10N SN74S240N
U1304 U1305 U1306 U1308 U1309	5180-0156 1820-2699 1820-1638 1820-0629 1820-0681	4 B 3 0 4		IC-RAM, 64K 75NS IC DRVR TTL F LINE DRVR OCTL IC GEN TTL S PAR GEN 9-BIT IC FF TTL S J-K NEG-EDGE-TRIG IC GATE TTL S NAND QUAD 2-INP	28480 07263 01295 01295 01295	5180-0156 74F241PC SN74528NN SN748112N SN74500N

Table 3-5. Memory Controller Card Parts List (Continued)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U1404 U1406 U1407 U1408 U1409	5180-0156 5180-0156 1820-1449 1820-0629 1813-0286	4 4 4 0 0	1	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC GATE TTL 5 OR QUAD 2-INP IC FF TTL S J-K NEG-EDGE-TRIG IC-DELAY LINE	28480 28480 01295 01295 28480	5180-0156 5180-0156 SN74532N SN745112N 1813-0286
U1410 U1504 U1507 U1508 U1604	1820-1989 5180-0156 1820-1367 1820-1282 5180-0156	7 4 5 3 4	1	IC CNTR TTL LS BIN DUAL 4-BIT IC-RAM, 64K 75NS IC GATE TTL S AND QUAD 2-INP IC FF TTL LS J-K BAR POS-EDGE-TRIG IC-RAM, 64K 75NS	07263 28480 01295 01295 28480	74LS393PC 5180-0156 SN74S08N SN74LS109AN 5180-0156
	0403-0289 1200-0994 1480-0116	3 8 8	2 2	MISCELLANEOUS PARTS  EXTR-PC BD RED POLYC .063-BD-THKNS SOCKET-28 PIN PIN-GRV .062-IN-DIA .25-IN-LG STL	28480 28480 28480	0403-0289 1200-0994 1480-0116


Table 3-5. Memory Controller Card Parts List (Continued)


Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	12102B 12102-60002	8 2	1	MEMORY CONTROL, 512 KB PCA-CONTROL LR,512 KB	28480 28480	12102B 12102-60002
C1 C2 C3 C4 C5	0160-4842 0160-4842 0180-0229 0160-4842 0160-4842	6 6 7 6 6	29 2	CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .32UF+-10% 10VDC TA CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 56289 28480 28480	0160-4842 0160-4842 150033649010B2 0160-4842 0160-4842
C6 C7 C8 C9 C10	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C11 C12 C13 C14 C15	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C16 C17 C18 C19 C20	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6 6		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 29480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C21 C22 C23 C24 C25	0160-4842 0160-4842 0180-0229 0160-4842 0160-4842	66766		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD 33UF+-10% 10VDC TA CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 56289 28480 28480	0160-4842 0160-4842 1500336X901082 0160-4842 0160-4842
C26 C27 C28 C29 C30	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C31	0160-4842	6		CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480	0160-4842
CR1 E1	1990-0485 0360-1682 0360-1682	5 0 0	3	LED-LAMP LUM-INT=800UCD IF=30MA-MAX  TERMINAL-STUD SGL-TUR PRESS-MTG  TERMINAL-STUD SGL-TUR PRESS-MTG	28480 28480 28480	5082-4984 0360-1682 0360-1682
E2 E3 R1 R2 R3 R4 R5	0360-1682 0360-1682 0683-2215 0757-0294 0757-0294 0757-0294	1 9 9 9	2 9	TERMINAL-STUD SGL-TUR PRESS-MTG  RESISTOR 220 5% .25W FC TC=-400/+600  RESISTOR 17.8 1% .125W F TC=0+-100  RESISTOR 17.8 1% .125W F TC=0+-100  RESISTOR 17.8 1% .125W F TC=0+-100  RESISTOR 17.8 1% .125W F TC=0+-100	28480 01121 19701 19701 19701 19701	0360-1682 CB2215 MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F
R6 R7 R8 R9 R10	0698-3432 0698-3432 0698-3432 0698-3432 0698-3432	7777	8	RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100	03888 03888 03888 03888 03888	PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F
R11 R12 R13 R14 R15	0698-3432 0698-3432 0698-3432 0757-0294 0757-0294	7 7 7 9	!	RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100	03888 03888 03898 19701 19701	PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F
R16 R17 R18 R19 R20	1810-0280 0757-0294 0757-0294 0757-0294 0757-0280	8 9 9 3	3	NETWORK-RES 10-SIP10.0K OHM X 9 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100	01121 19701 19701 19701 24546	210A103 MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F C4-1/8-T0-1001-F
R21 R22 R23 R24 R25	1810-0280 1810-0280 0698-3447 1810-0277 0757-0274	8 8 4 3 5	4 2 1	NETWORK-RES 10-SIP10.0K OHM X 9 NETWORK-RES 10-SIP10.0K OHM X 9 RESISTOR 422 1% .125W F TC=0+-100 NETWORK-RES 10-SIP2.2K OHM X 9 RESISTOR 1.21K 1% .125W F TC=0+-100	01121 01121 24546 01121 24546	210A103 210A103 C4-1/8-T0-422R-F 210A222 C4-1/8-T0-1211-F
R26 R27 R28 R29 R30	0698-3447 0698-3447 0698-3447 1810-0277 0698-0084	4 4 3 9	1	RESISTOR 422 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100 NETWORK-RES 10-51P2.2K OHM X 9 RESISTOR 2.15K 1% .125W F TC=0+-100	24546 24546 24546 01121 24546	C4-1/8-T0-422R-F C4-1/8-T0-422R-F C4-1/8-T0-422R-F 210A222 C4-1/8-T0-2151-F
R31 S1	0683-2215 3101-2541	1 7	,	RESISTOR 220 5% .25W FC TC=-400/+600 SWITCH-TGL SUBMIN SPDT 3A 120VAC PC	01121 28480	CB2215 3101-2541
			•			


Table 3-5. Memory Controller Card Parts List (Continued)


Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U101 U102 U103 U104 U106	5180-0156 5180-0156 5180-0156 5180-0156 1820-1450	4 4 4 7	68	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-BFR TTL S NAND QUAD 2-INP	28480 28480 28480 28480 01295	5180-0156 5180-0156 5180-0156 5180-0156 SN74S37N
U107 U109 U110 U201 U202	1820-2786 5180-0175 1820-0681 5180-0156 5180-0156	4 7 4 4	2 4 5	IC-74F533PC IC-RAM, 1024 X 4 IC GATE TTL S NAND QUAD 2-INP IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 01295 28480 28480	1820-2786 5180-0175 SN74500N 5180-0156 5180-0156
U203 U204 U206 U207 U209	5180-0156 5180-0156 1820-1989 1820-2786 5180-0175	4 7 4 7	2	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC CNIR TTL LS BIN DUAL 4-BIT IC-74F533PC IC-RAM, 1024 X 4	28480 28480 07263 28480 28480	5180-0156 5180-0156 74LS393PC 1820-2786 5180-0175
U210 U301 U301 U302 U303	1820-0681 1820-1676 5180-0156 5180-0156 5180-0156	4 9 4 4	3	IC GATE TTL S NAND QUAD 2-INP IC LCH TTL S D-TYPE OCTL IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 01295 28480 28480 28480	SN74S00N SN74S373N 5180-0156 5180-0156 5180-0156
U304 U305 U306 U307 U309	5180-0156 1820-1450 1820-1917 1820-2075 5180-0175	4 7 1 4 7	1 2	IC-RAM, 64K 75NS IC BFR TTL S NAND QUAD 2-INP IC BFR TTL LS LINE DRVR OCTL IC HISC TTL LS IC-RAM, 1024 X 4	28480 01295 01295 01295 28480	5180-0156 9N74537N SN74LS240N SN74LS245N 5180-0175
U401 U402 U403 U404 U405	5180-0156 5180-0156 5180-0156 5180-0156 1820-0681	4 4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC GATE TTL S NAND QUAD 2-INP	28480 28480 28480 28480 01295	5180-0156 5180-0156 5180-0156 5180-0156 SN74500N
U406 U407 U409 U410 U501	1820-1633 1820-2075 5180-0175 1820-1997 5180-0156	8 4 7 7 4	<b>4</b> 5	IC BFR TTL S INV OCTL 1-INP IC MISC TTL LS IC-RAM, 1024 X 4 IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC-RAM, 64K 75NS	01295 01295 28480 01295 28480	SN748240N SN74L8245N 5180-0175 SN74L5374N 5180-0156
นธ02 บ503 บธ04 บ505 บธ06	5180-0156 5188-0156 5188-0156 1820-1072 1820-1633	4 4 9 8	1	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC DODR TIL S 2-TO-4-LINE DUAL 2-INP IC BFR TTL S INV OCTL 1-INP	28480 28480 28480 01295 01295	5180-0156 5180-0156 5180-0156 5N748139N SN748240N
น507 นธ09 ม510 น601 น602	1820-1323 1820-1997 1820-1997 5180-0156 5180-0156	3 7 7 4 4	2	IC GATE TTL S NAND 8-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG PRIIN IC FF TTL LS D-TYPE POS-EDGE-TRIG PRIIN IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 01295 01295 21295 28480 28480	SN74530N SN74LS374N SN74LS374N 5180-0156 5180-0156
U603 U604 U605 U606 U607	5180-0156 5180-0156 5180-0160 5180-0189 1820-1997	4 0 3 7	<b>4</b> 1	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 2114AL-4 IC-ROM, VCP-U IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN	28480 28480 28480 28480 01295	5180-0156 5180-0156 5180-0160 5180-0189 SN74LS374N
U609 U701 U702 U703 U704	1820-1997 5180-0156 5180-0156 5180-0156 5180-0156	7 4 4 4		IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 28480 28480 28480 28480	SN74LS374N 5180-0156 5180-0156 5180-0156 5180-0156
U705 U706 U707 U709 U710	5180-0160 5180-0190 1820-1676 1820-1676 1820-1451	0 6 9 8	1	IC-RAM, 2114AL-4 IC-ROM, VCP-L IC LCH TIL S D-TYPE OCTL IC LCH TIL S D-TYPE OCTL IC GATE TIL S NAND QUAD 2-INP	28480 28480 01295 01295 01295	5180-0160 5180-0190 SN745373N SN745373N SN745378N
U801 U802 U803 U804 U805	5180-0156 5180-0156 5180-0156 5180-0156 5180-0160	4 4 4 0		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 2114AL-4	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0160
U807 U808 U809 U810 U901	1820-1322 1820-0685 1820-1449 1820-1206 5180-0156	2 8 4 1	1 3 2 1	IC GATE TTL S NOR QUAD 2-INP IC GATE TTL S NAND TPL 3-INP IC GATE TTL S OR QUAD 2-INP IC GATE TTL LS NOR TPL 3-INP IC-RAM, 64K 75NS	01295 01295 01295 01295 01295 28480	SN74502N SN74S10N SN74B32N SN74LS27N 5180-0156
U902 U903 U904 U905 U907	5180-0156 5180-0156 5180-0156 5180-0160 1820-0683	4 4 0 6	2	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 2114AL-4 IC INV TTL S HEX 1-INP	28480 28480 28480 28480 01295	5180-0156 5180-0156 5180-0156 5180-0160 SN74804N

Memory Controller Schematics (5955-4389-51 through -54)









				-+			-+
;	MEMO RY	ARRAY	CARDS	1	SECTION	IV	!

## 4.1 INTRODUCTION

This section covers the 12103-series memory array cards. The HP 12103A and HP 12103C are identical except for the number of the RAM chips installed on them. The HP 12103D has a different parts layout to accommodate twice the number of RAMs as the HP 12103C array card. These memory array cards are described as though there were one basic card, but the differences on them are mentioned wherever a difference exists.

The memory array cards described in this section include single-bit "parity checking" (as differentiated from error-correcting memory as used in A700 computers). The memory array cards that may be installed in A600-Series computers are the following:

HP 12103A: 128 Kilobyte Memory Array Card, part no. 12103-60001

HP 12103C: 512 Kilobyte Memory Array Card, part no. 12103-60003

HP 12103D: 1024 Kilobyte Memory Array Card, part no. 12103-60004

NOTE

The HP 12103B card used in A700 computers is not compatible with A600 computers.

# 4.2 PHYSICAL CHARACTERISTICS

The memory array cards are installed in the A600 backplane above the memory controller card (refer to Figure 1-2 in Section I). Additional array cards are added in successive fashion with the memory-array frontplane connecting each array card to the controller.

# HP 12103A 125k-Byte Card




Figure 4-1. HP 12103A/C Memory Array Cards (Sheet 1 of 2)

# HP 12103C 512k-Byte Card




Figure 4-1. HP 12103A/C Memory Array Cards (Sheet 2 of 2)




Figure 4-2. HP 12103D 1M-Byte Memory Array Card

All signals and data are Schottky-TTL levels and comply with Schottky TTL design rules. The HP 12103A and HP 12103C memory array cards are shown in Figure 4-1. The HP 12103A and HP 12103C are identical except for differing amounts of 64k-byte RAMs. The HP 12103D 1M-byte memory array is shown in Figure 4-2.

No jumper or switch settings are necessary for configuring the array cards for insertion into the system (jumpers on the cards are preset at the factory for the size of the memory on the card.

The power supply specifications for the cards are covered in Section I of this manual.


# 4.3 MEMORY ARRAY CARD OPERATION


# 4.3.1 MODULE CONFIGURATION CIRCUIT

The memory array cards in the A600 memory system serve as an extension of the data storage space provided by the memory controller card. Operation of the memory array cards is described below. Refer to the block diagram provided in Figure 4-3 for the operating description.

Each array card, when installed, occupies a unique address space so that the controller may access it by address only. To accomplish this, each array card has an adder that takes a chained address from the previous card, adds the number of rows of RAMs on the card, and passes this incremented address over the frontplane to the next higher array card In the backplane. These incremented addresses are essentially the starting address for each array card and, when compared to the physical address (on the frontplane), form a basis for selecting the array cards. The main memory address into the first card above the controller is either 001 or 004 (octal), signifying that 128k or 512k bytes, respectively, of memory exists on the memory controller.

Since each array card sends a number equal to the number of rows of RAMs in the system up to and including those installed on it to the next array card in the backplane, the array cards automatically configure themselves in an ascending address order. Thus, if two cards are interchanged, they automatically reconfigure themselves to form the ascending address sequence. The advantage of this scheme is that identical memory modules become unique in the address space of the computer without the aid of manually selected switch or jumper settings unique to the location of the card, or dedicated backplane locations.





### 4.3.2 ARRAY CARD SELECT

Each memory array card receives the physical address sent by the memory controller over the frontplane. Using XOR gates, the cards compare the physical address with the incoming address from the previous array card (see previous paragraph). When a match is encountered on a card, the outputs of all its XOR gates go high causing its card select line to go true (This can happen on only one array card at a time). When a card select line is true, that card is enabled for access to the RAM array.

#### 4.3.3 RAM ARRAY

The RAM array consists of dynamic MOS memory elements in 16-pin DIP packages with 64k bits per package. The RAMs are arranged on the 128-, and 512-kilobyte array cards in rows of 17 to provide sixteen data bits plus one parity bit. The 128k-byte card has one row of RAMs and the 512k-byte card has four rows of RAMs. The 1M-byte card has eight rows of RAMs.

Each word of data written into memory is stored in one row of the array. Thus, during any access only one row of RAMs is activated. (This is not true of refresh cycles, which access all rows of all array cards simultaneously.) One row of RAMs is accessed on every memory card in the system during every memory cycle [two rows are accessed on 12103D].

## 4.3.4 ROW DECODER

Row decoding is used to select a row of the RAM array for access. Bits 8 and 9 of the logical address from the backplane are routed to the decoder which performs a one-out-of-four decoding function. The outputs of the decoder are then fed to the row address strobe (RAS) buffers. The RAS signal to the RAMs performs the chip select function in concert with the CAS signal. On the 1M-byte card, address bit 18 is used to select a bank of four rows of RAMs with bits 8 and 9 selecting a row within the bank.

## 4.3.5 STROBE GENERATION

The RAM elements need two strobe signals to allow access to the array. This is necessary since the RAM elements are organized into a 64k-by-1 matrix and thus require a 16-bit address to identify each memory cell. Since the RAM is housed in a 16-pin DIP package, there are an insufficient number of pins to allow direct addressing. Therefore, the 16-bit address is split into two groups of eight; i.e., the lower-order address and the upper-order address (ROW and COLUMN).

The procedure for accessing the RAM cell is as follows:

- 1. Set up ROW address at RAM input.
- 2. Apply RAS strobe to RAM.
- 3. Set up COLUMN address at RAM input.
- 4. Apply CAS strobe to RAM.

The timing of these two strobes is critical to efficient memory timing. Therefore, a delay line is incorporated on each array card to ensure a tightly controlled time spacing between the RAS and CAS signals. Thus, when the RAS pulse is generated and is asserted at the RAMs, the CAS pulse occurs a precise time later at the RAMs.

## 4.3.6 ADDRESS MULTIPLEXER

The timing of the multiplexer switching of the ROW and COLUMN addresses is just as critical as the timing of the RAS and CAS pulses. To ensure the correct timing between strobes and address switching, the same delay line is used to switch the multiplexer from ROW address to COLUMN address. This signal occurs from an intermediate tap on the delay line.

A third group of address bits is the refresh address needed for the memory refresh operation. Only seven bits of address are needed by the RAMs since refreshing is done by rows in the RAM elements. This address is switched to the RAMs during every refresh cycle. Control of the refresh multiplexer is handled from the memory controller by the REF+ signal over the frontplane.

### 4.3.7 DATA LATCH

During a write cycle, data is latched on each array card at the beginning of the memory cycle. The latch signal is generated on the memory controller and is routed to all array cards over the frontplane. The latching function occurs on all array cards even though the data is only being written to one particular card.

### 4.3.8 PARITY STATUS LED

The green parity error LED is controlled by a NAND latch circuit on each array card which monitors the PE signal on the backplane and the card select signal. Thus, when a parity error occurs, the memory controller asserts the PE signal and the LED on the selected card is extinguished.

The latch circuit can be reset by asserting a CRS (Control Reset) signal on the backplane (execution of a CLC 0 instruction). Also, the latch is initialized during system turn-on by the PON signal.

# 4.4 THEORY OF OPERATION

When reading this theory of operation, refer to the block diagram of the standard memory array card given previously in Figure 4-3 and to the schematics for these cards located at the rear of this section.

The integrated circuit packages (chips) are referenced by their U-numbers and schematic locations. For example, U502 (14-C) means chip U502 on schematic sheet 1 is located by coordinates 14 and C; where the horizontal grid on sheet 1 is numbered 10, 11, etc, and on sheet 2 it is numbered 20, 21, etc. All chip references for the 12103A/C cards are followed by a chip reference for the 12130D in brackets []. The schematic locations are included in the same way.

### 4.4.1 MODULE ADDRESSING CIRCUIT

The module addressing circuit is used to automatically configure the array cards into the address space of the A600 computer. This is accomplished by using eight chained lines on the memory frontplane to allow the passing of unique addresses to each array card. Each array card uses the address sent to it as the starting address of its address space.

The array card sends an address to the array card above it which has been incremented by the number of rows of RAMs on the card. This address is used as the starting address of that next array card. In this manner, each array card is located on a unique address boundary in the memory address space. Also, each array card is in sequence with the others; the beginning of memory is located on the memory controller and the end of memory is on the array card farthest from the controller.

The module addressing circuit is implemented by using two 4-bit full adders U102 (23-B) and U202 (23-A). These adders are connected in cascade to perform full eight-bit addition. Jumpers located at W1, W4 and W7 determine the capacity of the array card by setting the number to be added to the incoming address to form the outgoing address to the next array card. The 1M-byte card adds eight to the memory chain address using just one four-bit adder [U113 (11-A)].

The memory capacity of each array card is determined by the number of RAMs loaded. The 12103A/C card has a maximum of four rows of 17 RAMs of capacity. Since 64k RAMs are used, the capacity of each row is 64k words or 128k bytes of memory. Two configurations are allowed, viz., 128k and 512k corresponding to one or four rows of RAMs loaded, respectively. At the time of manufacture, the desired number of rows are loaded and the jumpers set accordingly. The card will then send the correct incremented address to the next array card when installed in a system. The 12103D 1M-byte card cannot be partially loaded, and therefore it has no jumper options.

In operation, the eight bits of chained address are compared to the upper eight bits of physical address present on the memory frontplane. (The lower-order 16 bits are used to address locations in the RAM chips themselves.) These eight bits are used to determine which card is to be selected when a given address is present. The card select signal is generated by the NAND gate U204 (23-C) [U1402 (13-B) on the 12103D].

This eight-input gate receives the outputs of the XOR gates at U103 (22-D) and U203 (22-C) [U1202 (11-B) and U1302 (12-B) on the 12103D]. In operation, the outputs of all the XOR gates must be high for the card to be selected in the following way:

The physical address is "low true" while the chained address is "high true" so that the comparison of these two signals is equal when one is "low" and the other is "high." The output of the XOR gates under the equal condition is, therefore, "high."

The following is a detailed explanation of how the card select circuit operates in the 12103A/C/D for the three memory card configurations mentioned above: Consider the case of one row of RAMs loaded on the card. The capacity of the card is 128kb. In this case, address bits 16 and 17 do not need to select the row of RAMs to be accessed. Jumpers W5 and W6 are not present and the row select lines to U402 (13-D) are pulled "high" by R1 and R2 (23-D) so that row 0 is always selected. Also, jumpers W2 and W3 are present since only one combination of the A16 or A17 address lines represents an address on this array card. Jumper W1 is present to add a "one" to the chain address so that the next array card will respond to an address that is one greater than the address to which the present array card will respond. (Note that this address would have been on the present array card if more than one row of RAMs were installed.)

In the case of a fully loaded card (capacity = 512k bytes), jumpers W5 and W6 are both present to allow address decoding to select all four rows of the array card. Jumpers W2 and W3 are both absent and the corresponding inputs of U204 are pulled "high" so that the card select circuit ignores bits A16 and A17. Thus, the card remains selected while bits A16 and A17 select the desired row of RAMs. Jumper W7 is present to add a "four" to the chain address.

The 12103D card is selected on a match of bits A19 through A23. It uses bit A18 to select a bank of four rows of RAMs and bits A8 and A9 to select a row within that bank. The 12103D has no jumper options.

An important restriction must be placed on the position of partially loaded array cards in the computer system. All cards MUST be located on an address boundary where the starting address for the card can be evenly divided by the memory capacity of the card. That is, a 512k-byte card can only be installed where its starting address would be an even multiple of 512k bytes and so on. (Note that a 128k-byte card can never be installed on an incorrect boundary.) An example of an incorrect installation would be to have one 128k-byte card as the first card in the system followed by a 512k-byte card. The correct

installation would be to reverse the array cards. However, the preferred way of installing array cards in the system is to install them in order of decreasing size. The following example illustrates the order of memory-array card placement:

## MEMORY ARRAY PLACEMENT IN COMPUTER BACKPLANE

WRONG	WRONG	WRONG	CORRECT	CORRECT	CORRECT	CORRECT
> 512k	128k	> 512k	512k	128k	128k	1M
128k	> 512k	> 1M	128k	128k	128k	1M
> 512k	> 512k	128k	128k	512k	1M	1M
128k	128k	128k	128k	512k	512k	512k
128k*	512k*	512k*	128k#	512k*	512k*	512k*

The reason for the restriction is that the jumper scheme assumes that card selection on a 512k-byte card occurs with address bits 16 and 17 going through the sequence of 00, 01, 10, 11 with NO CHANGE on address bit 18, and thus is located on a 512k-byte boundary in the address space. If address bit 18 did change, the card could not remain selected.

Similarly, the 1M-byte card only looks at address bits A19 through A24 for card selection, and assumes that memory chain bits MIO, 1, and 2 are all "low", which only happens on 1Mb boundaries.

### 4.4.2 RAS GENERATION

The RAS pulse is used to initiate every access and to perform refreshes to the RAM array. The array card is a dual purpose card in that it has two ways of generating the RAS signal, depending on which computer system (A600 or A700) the card is installed.

The RAS pulse is generated on the array card by the RAS flip-flop U503 (13-D) [U1212 (13-C)] when the GO+ signal is asserted by the memory controller. The PHXRAS- line is pulled up (disabled) by the memory controller.

When the RAS pulse occurs, the proper row of RAMs to be accessed has already been determined, and the appropriate RAS driver is enabled by U303 (15-D)[U307 (25-B) or U407 (25-C) on the 12103D]. RAS then passes through to the selected row.

### 4.4.3 ROW SELECTION

The proper row of memory to be accessed is determined by logical address bits 8 and 9 from the backplane. These bits are routed to multiplexer U402-2 and -5 (13-E) [U1213-2 and -5 (13-D) for the 12103D]. The A inputs of this multiplexer are selected so that the address bits pass through to U302-3 and -2 (14-E) [U207 (22-D) of the 12103D] which is a one-of-four decoder. This decoder determines which row to enable from the binary code on the address lines and sets the appropriate line "high" to the RAS drivers U403 [U807 and U907 of the 12103D].

During refresh cycles, all four outputs of the multiplexer are "high" to enable RAS to all rows simultaneously. This occurs by asserting the BREF+ signal at U303-15 (15-D) [U307-15 (25-B) and U407-15 (25-C) for the 12103D] "high" for the duration of the refresh cycle.

#### 4.4.4 CARD SELECT CONTROL

When the correct address is present on the frontplane, the card select circuitry enables the card as described in paragraph 4.4.1. The card is enabled by the card select signal BDSEL generated at U204-8 (23-C) [U1402-8 (13-B) for the 12103D]. This signal enables the card for a memory access in several ways.

First, the BDSEL (Board Select) line is sent to NAND gate U210 (14-D) [U812 (25-D) for the 12103D]. At U210-9 [U812-12], the DRIVE signal is enabled so that the array card may drive the backplane if the present cycle is a read access. In the case of a write access, the WRITE+ signal at U501-5 (16-D) [U107-9 (27-E)] is enabled to the RAMs.

On the 12103D, the BDSEL line is decoded with A18 by U812 (25-D) to produce bank select signals BDSELL and BDSELH. BDSELL goes to U307-1 and BDSELH goes to U407-1, which allows the proper row of RAMs to be selected in the A700 configuration.

In the A600, the state of BDSEL- at U303-1 (15-D) [U307 and U407 for the 12103D] does not matter, as the LTNG- signal is asserted and the A and B inputs to U303 are identical. This results in a row of RAMs receiving a RAS pulse whether or not the card is selected.

### 4.4.5 CAS GENERATION

The CAS (Column Access Stobe) pulse is used to enter the second half of the address into the RAMs during a memory access. The CAS pulse to the RAMs is generated from the RAS pulse through the use of a delay line located at U601

(15-C) [U1607 (24-E) for the 12103D]. The delay inserts the minimum time required for the RAM address bus to switch from the row address to the column address.

The CAS pulse is sent to CAS drivers U603 (16-B, C) [U1207 (28-D) and U1307 (27-D) for the 12103D]. Note on the schematic that the CAS pulse only appears at the RAMs if the CASEN (CAS Enable) signal is asserted. Since the delay line signal CAS occurs every time the RAS pulse occurs, the CASEN signal is used to inhibit unwanted CAS cycles during memory refreshes and memory protect violations.

Since the CAS pulse holds the accessed data valid at the output of the memory RAMs during a read cycle, CAS at the RAMs must remain asserted until the memory cycle completes. This is done by latching RAS, which holds CAS (otherwise it would terminate 60 nanoseconds after the controller RAS signal terminates).

In operation, the CASEN and VALID signals are gated at U501-1 and -2 (13-C) [U912-5 and -4 (13-C) for the 12103D], and present an "extended RAS" signal to U502-4 (14-C) [U107-1 and -2 (15-C) on the 12103D]. Thus, RAS to the RAMs is extended to the end of the VALID signal and the delay line CAS is correspondingly extended. This provides sufficient extra time for the delay line CAS to hold data valid until the end of the memory cycle.

#### 4.4.6 ADDRESS MULTIPLEXER

The addresses used by the memory RAMs are controlled by the address multiplexer chips U107 (12-A), U108 (12-B), and U109 (12-C). For the 12103D, the multiplexer chips are U213 (21-C), U902 (21-A), and U413 (21-B) for the low bank; and U313 (22-C), U901 (22-A), and U513 (22-B) for the high bank.

The address multiplexer presents the row and column addresses as well as the refresh addresses to the RAMs. Latch U109 [U413 and 513] is used to latch the lower-order eight bits of physical address directly from the backplane. The output of this latch is used as the row address to the RAMs. After the RAMs pulse occurs and the address hold time at the RAMs is satisfied, the delay line asserts the COLEN signal at U401-13 (11-C) and U501-9 (12-C) [U512-2 (23-C) and U912-10 (23-B) on the 12193D] which disables the output of the row driver U109 [U413 and U513] and enables the output of column driver U108 [U901 and 902].

After the column address has had sufficient time to settle, the CAS pulse is asserted at the RAMs.

When a refresh cycle is initiated, the REF+ signal appears at U401-12 [512-1] and inverted at U501-10 [912-9]. This signal disables the outputs of both the row and column address drivers U109 (12-C) and U108 (12-B) [U413, U513, U901, and U902 for the 12103D] and enables the refresh address driver U107 (12-A) [U213 (21-C) and U313 (22-C) for the 12103D]. This presents the refresh address to the RAMs.

#### 4.4.7 ADDRESS LATCH

The lower-order ten bits of physical address are latched directly from the backplane. Bits 0 through 7 are latched by U109 [U413 and U513] and are presented to the RAMs as the row address. Bits 8 and 9 are latched by U214 (11-E) [U1013 (12-D)].

#### 4.4.8 DATA LATCH

Data is latched directly from the backplane using U111 (18-B) and U211 (18-A) [U813 (38-C) and U913 (38-B) on the 12103D]. These latches are transparent so that as data becomes available on the backplane, it is sent to the RAMs before the LATCH signal freezes the latch. These latches hold the input data at the RAMs during every write cycle.

#### 4.4.9 BACKPLANE DATA DRIVERS

Data is driven onto the backplane by two octal drivers U112 (18-C) and U212 (18-C) [U613 (38-D) and U713 (38-C) on the 12103D]. The outputs of these drivers are enabled by the BDRIVE signal whenever the card is selected and the memory access is a read cycle.

#### 4.4.10 PARITY LED LATCH

Whenever the parity of data being accessed from the card is not correct, the controller asserts a "parity interrupt" signal to the processor and memory array. This is the PE- (Parity Error) signal line. A memory array card must be selected to monitor the PE- signal. The PE- signal is received at U220-13 (18-E) [U512-12 (14-E) on the 12103D] and if the BDRIVE- signal is asserted at U220-11 [U512-13], latch U220 [U912 and 612] will be reset, turning off the parity LED. This will identify this card as causing the parity error. The latch can be set again by issuing a CRS- (Control Reset) signal or by turning the system off and then on again.

#### 4.4.11 REFRESH COUNTER

Refresh addresses are generated on the array card. Counter U106 (11-A) [U312 (21-D) on the 12103D] is used to count in a binary sequence to generate the 128 row addresses needed for refresh cycles. Note that eight bits are generated and sent to the RAMs but only seven are needed. The counter is clocked by the COUNT+ signal from U210 (15-C) [U412-1 (20-D)] which is a gated form of the REF signal. The counter is clocked at the end of each refresh cycle so that the refresh address is set up in time for the next refresh cycle.

#### 4.4.12 FRONTPLANE HANDSHAKE SIGNALS

There are two signals passed over the frontplane from the standard array card to the memory controller whenever a memory access takes place. These are the Acknowledge (ACK-) and Parity Check (PCK-) signals. Both signals are sent to the controller by the open-collector driver U206 (24, 25-D) [U612 (16-B) on the 12103D]. The driver is enabled when the card is selected.

The ACK- signal is sent as soon as the card is enabled to inform the controller that the address on the frontplane does indeed access an extant array card. The PCK- bit is sent at the time that the parity bit has been accessed from the parity RAM. This is used by the controller in the parity checking process.

#### 4.4.13 STAND-BY OPERATION

The standard array card maintains stored data when the +5V power supply is removed, provided that the +5M power supply is maintained and the memory controller continues to schedule refresh cycles. Since not all of the circuitry on the array card is necessary for refreshing, only that circuitry needed for refreshes is powered by +5M. All circuit chips designated by an asterisk (\*) on the array card schematics receive +5M voltage. These are the only chips that are active when the array card is in standby mode during battery backup operation.




Figure 4-4. HP 12103A/C Memory Array Card Parts Location

Table 4-1. HP 12103A/C Memory Array Card Parts List

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	12103A 12103-60001	7 2	1	128 KB MEMORY ARRAY PCA- ARRAY CARD	28480 28480	121 03A 121 03-60001
C1 C2 C3 C21 C22	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666	20	CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C23 C24 C25 C26 C27	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C28 C29 C30 C31 C32	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR-FXD ,22UF +80-20% 50VDC CER CAPACITOR-FXD ,22UF +80-20% 50VDC CER CAPACITOR-FXD ,22UF +80-20% 50VDC CER CAPACITOR-FXD ,22UF +80-20% 50VDC CER CAPACITOR-FXD ,22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C33 C34 C35 C36 C37	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C38 C39 C40 C41 C42	0180-0374 0180-0374 0180-0374 0180-0374 0180-0374	3 3 3 3	11	CAPACITOR-FXD 10UF+-10X 20VDC TA CAPACITOR-FXD 10UF+-10X 20VDC TA CAPACITOR-FXD 10UF+-10X 20VDC TA CAPACITOR-FXD 10UF+-10X 20VDC TA CAPACITOR-FXD 10UF+-10X 20VDC TA	56289 56289 56289 56289 56289	150D106X9020B2 150D106X9020B2 150D106X9020B2 150D106X9020B2 150D106X9020B2
C43 C44 C45 C46 C47	0180-0374 0180-0374 0180-0374 0180-0374 0180-0374	3 3 3 3 3		CAPACITOR-FXD 10UF+-10X 20VDC TA CAPACITOR-FXD 10UF+-10X 20VDC TA CAPACITOR-FXD 10UF+-10X 20VDC TA CAPACITOR-FXD 10UF+-10X 20VDC TA CAPACITOR-FXD 10UF+-10X 20VDC TA	56289 56289 56289 56289 56289	150D106X9020B2 150D106X9020B2 150D106X9020B2 150D106X9020B2 150D106X9020B2
C48 C49	0180-0374 0160-4818	3	1	CAPACITOR-FXD 18UF+-10% 20VDC TA CAPACITOR-FXD 47PF +-10% 180VDC CER	56289 28480	150D106X9020B2 0160-4818
CR1	1990-0598	1	1	LED-LAMP LUM-INT=800UCD IF=60MA-MAX	28480	5082-4190
E1 E2	0360-1682 0360-1682	0	5	TERMINAL-STUD SGL-TUR PRESS-MTG TERMINAL-STUD SGL-TUR PRESS-MTG	28480 28480	0360-1682 0360-1682
R 1 R 2 R 3 R 4 R 5	0757-0442 0757-0442 0698-3441 0757-0346 0757-0346	9 9 8 2 2	2 1 9	RESISTOR 10K 1% .125W F TC=0+-100 RESISTOR 10K 1% .125W F TC=0+-100 RESISTOR 215 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-1002-F C4-1/8-T0-1002-F C4-1/8-T0-215R-F C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F
R6 R7 R8 R9 R10	0757-0346 0757-0346 0757-0346 0757-0346 0757-0346	8888		RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F
R11 R12 R13 R14 R15	0757-0346 0757-0346 0698-3447 0757-0294 0757-0294	2 2 4 9 9	1 4	RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100	24546 24546 24546 19701 19701	C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F C4-1/8-T0-422R-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F
R16 R17 R18 R19 R20	0757-0294 0757-0294 0698-3430 0698-3430 1810-0227	9 9 5 5 3	4	RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 21.5 1% .125W F TC=0+-100 RESISTOR 21.5 1% .125W F TC=0+-100 NETWORK-RES 10-STP2.2K OHM X 9	19701 19701 03888 03888 01121	MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F PME35-1/8-T0-21R5-F PME55-1/8-T0-21R5-F 210A222
R21 R22 R23	0698-3430 0698-3430 0698-4037	5 5 0	1	RESISTOR 21.5 1% .125W F TC=0+-100 RESISTOR 21.5 1% .125W F TC=0+-100 RESISTOR 46.4 1% ,125W F TC=0+-100	03888 03888 24546	PME55-1/8-T0-21R5-F PME55-1/8-T0-21R5-F C4-1/8-T0-4&R4-F
U102 U103 U106 U107 U108	1820-1441 1820-0694 1820-1989 1820-1917 1820-1633	6 9 7 1 8	2 2 1 1 2	IC ADDR TTL LS BIN FULL ADDR 4-BIT IC GATE TTL S EXCL-OR QUAD 2-INP IC CNTR TTL LS BIN DUAL 4-BIT IC BFR TTL LS LINE DRVR OCTL IC BFR TTL S LINV OCTL 1-INP	01295 01295 07263 01295 01295	SN74LS2B3N SN74SB6N 74LS393PC SN74LS240N SN74S240N
U1109 U1111 U112 U202	1820-1676 1820-1633 1820-2102 1820-2699 1820-1441	9 8 8 8	1 2 2	IC LCH TTL S D-TYPE OCTL IC BFR TTL S INV OCTL 1-INP IC LCH TTL LS D-TYPE OCTL IC DRVR TTL F LINE DRVR OCTL IC ADDR TTL LS BIN FULL ADDR 4-BIT	01295 01295 01295 01295 07263 01295	SN745373N SN745240N SN74L5373N 74F241PC SN74LS283N

Table 4-1. HP 12103A/C Memory Array Card Parts List (Continued)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U203 U204 U205 U206 U210	1820-0694 1820-1323 1820-0683 1820-1451 1820-1197	9 3 6 8 9	1 1 1	IC GATE TTL S EXCL-OR QUAD 2-INP IC GATE TTL 6 NAND 8-INP IC INV TTL S HEX 1-INP IC GATE TTL S NAND QUAD 2-INP IC GATE TTL LS NAND QUAD 2-INP	01295 01295 01295 01295 01295	SN74586N SN74588N SN74584N SN74538N SN74L500N
U211 U212 U214 U215 U220	1820-2102 1820-2699 1820-2786 1810-0235 1820-1414	8 8 4 3	1 1 1	IC LCH TTL LS D-TYPE OCTL IC DRVR TTL F LINE DRVR OCTL IC-74F5378 NETWORK-RES 16-DIP2.2K OHM X 15 IC GATE TTL LS NAND TPL 3-INP	01295 07263 28480 01121 01295	SN74LS373N 74F241PC 1820—2786 316A222 SN74LS12N
U302 U303 U401 U402 U403	1820-1072 1820-1015 1820-1449 1820-1015 1820-1450	9 0 4 0 7	1 2 1 2	IC DCDR TTL S 2-TO-4-LINE DUAL 2-INP IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC GATE TTL S OR QUAD 2-INP IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC BER TTL S NAND QUAD 2-INP	01295 01295 01295 01295 01295	SN74S139N SN74S158N SN74S32N SN74S156N SN74S156N SN74S37N
บธ01 บ502 บธ03 บ601 บ603	1820-0681 1820-0691 1820-0629 1813-0199 1820-1450	4 6 0 4 7	1 1 1 1	IC GATE TTL S NAND QUAD 2-INP IC GATE TTL S AND-OR-INV IC FF TTL S J-K NEG-EDGE-TRIG IC-DELAY HY-5003 IC BFR TTL S NAND QUAD 2-INP	01295 01295 01295 01295 07910 01295	SN74500N SN74564N SN745112N SN745112N HY-5003 SN74537N
U604 U605 U606 U607 U608	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4	17	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U609 U610 U611 U612 U613	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U614 U615 U616 U617 U618	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U619 U620	5180-0156 5180-0156	4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480	5180-0156 5180-0156
₩1 ₩2 ₩3	0811-3587 0811-3587 0811-3587	555	3	RESISTOR-ZERO OHMS 22 AWG LEAD DIA RESISTOR-ZERO OHMS 22 AWG LEAD DIA RESISTOR-ZERO OHMS 22 AWG LEAD DIA	28480 28480 28480	0811-3587 0811-3587 0811-3587
	0403-0289 1200-0997 1480-0116	3 1 8	2	MISCELLANEOUS PARTS  EXTR-PC BD RED POLYC .063-BD-THKNS SOCKET-8 PIN DIP PIN-GRV .062-IN-DIA .25-IN-LG STL	28480 28480 28480	0403-0289 1200-0997 1480-0116
			i			




Figure 4-5. HP 12103C Memory Array Card Parts Location

Table 4-1. HP 12103A/C Memory Array Card Parts List (Continued)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	121 03C 121 03-60003	1 4	1	512KB NMEMORY ARRAY PCA-ARRAY CARD	28480 28480	12103C 12103-60003
C36 C37 C38 C39	0160-4842 0160-4842 0180-0374 0180-0374	6 6 3 3	37 11	CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA	28480 28480 56289 56289	0160-4842 0160-4842 150D106X9020B2 150D106X9020B2
C40 C41 C42 C43 C44	0180-0374 0180-0374 0180-0374 0180-0374 0180-0374	33333		CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA	56289 56289 56289 56289 56289	150D106X9020B2 150D106X9020B2 150D106X9020B2 150D106X9020B2 150D106X9020B2
C45 C46 C47 C48 C49	0180-0374 0180-0374 0180-0374 0180-0374 0180-0374	3 3 3 6	1	CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 47PF +-10% 100VDC CER	56289 56289 56289 56289 28480	1501106X9020B2 150D106X9020B2 150D106X9020B2 150D106X9020B2 0160-4818
CR1	1990-0598	1	1	LED-LAMP LUM-INT=800UCD IF=60MA-MAX	28480	5082-4190
E1 E2	0360-1682 0360-1682	0	5	TERMINAL-STUD SGL-TUR PRESS-MTG TERMINAL-STUD SGL-TUR PRESS-MTG	28480 28480	0360-1682 0360-1 <b>6</b> 82
R1 R2 R3 R4 R5	0757-0442 0757-0442 0698-3441 0757-0346 0757-0346	99822	2 1 9	RESISTOR 10K 1% .125W F TC=0+-100 RESISTOR 10K 1% .125W F TC=0+-100 RESISTOR 215 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-1002-F C4-1/8-T0-1002-F C4-1/8-T0-215R-F C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F
R6 R7 R8 R9 R10	0757-0346 0757-0346 0757-0346 0757-0346 0757-0346	មេខខេខ		RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F
R11 R12 R13 R14 R15	0757-0346 0757-0346 0698-3447 0757-0294 0757-0294	22499	1 4	RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100	24546 24546 24546 19701 19701	C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F C4-1/8-T0-12R2R-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F
R16 R17 R18 R19 R20	0757-0294 0757-0294 0698-3430 0698-3430 1810-0277	9 9 5 5 3	4	RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 21.5 1% .125W F TC=0+-100 RESISTOR 21.5 1% .125W F TC=0+-100 NETWORK-RES 10-SIP2.2K OHM X 9	19701 19701 03888 03888 01121	MF 4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F PME55-1/8-T0-21R5-F PME55-1/8-T0-21R5-F 210A222
R21 R22 R23	0698-3430 0698-3430 0698-4037	5 5 0	1	RESISTOR 21.5 1% .125W F TC≖0+-100 RESISTOR 21.5 1% .125W F TC=0+-100 RESISTOR 46.4 1% .125W F TC=0+-100	03888 03888 24546	PME55-1/8-T0-21R5-F PME55-1/8-T0-21R5-F C4-1/8-T0-46R4-F
U102 U103 U106 U107 U108	1820-1441 1820-0694 1820-1989 1820-1917 1820-1633	6 9 7 1 8	2 2 1 1 2	IC ADDR TTL LS BIN FULL ADDR 4-BIT IC GATE TTL S EXCL-OR QUAD 2-INP IC CNTR TTL LS BIN DUAL 4-BIT IC BER TTL LS LINE DRVR OCTL IC BER TTL S LINE OCTL 1-INP	01295 01295 07263 01295 01295	SN74LS283N SN74886N 74LS393PC SN74LS24NN SN74S240N
U109 U110 U111 U112 U202	1820-1676 1820-1633 1820-2102 1820-2699 1820-1441	9 8 8 6	1 2 2	IC LCH TIL S D-TYPE OCTL IC BER TIL S INV OCTL 1-INP IC LCH TIL LS D-TYPE OCTL IC DRVR TIL F LINE DRVR OCTL IC ADDR TIL LS BIN FULL ADDR 4-BIT	01295 01295 01295 01295 07263 01295	SN74S373N SN74S240N SN74LS373N 74F241PC SN74LS283N
U203 U204 U205 U206 U210	1820-0694 1820-1323 1820-0683 1820-1451 1820-1197	93 68 9	1 1 1 1	IC GATE TTL S EXCL-OR QUAD 2-INP IC GATE TTL S NAND 8-INP IC INV TTL S HEX 1-INP IC GATE TTL S NAND QUAD 2-INP IC GATE TTL S NAND QUAD 2-INP	01295 01295 01295 01295 01295	SN74S86N SN74S30N SN74S04N SN74S38N SN74LS00N
0211 0212 0214 0215 0220	1820-2102 1820-2699 1820-2786 1810-0235 1820-1414	8 4 3 3	1 1 1	IC LCH TIL IS D-TYPE OCT. IC DRVR TIL F LINE DRVR OCTL IC-74F533PC NETHORK-RES 16-DTP2.2K OHM X 15 IC GATE TIL IS NAND TPL 3-INP	01295 07263 28480 01121 01295	SN74LS373N 74F241PC 1820-2786 316A222 SN74LS12N
U.302 U.303 U.304 U.305 U.306	1820-1072 1828-1015 5180-0156 5180-0156 5180-0156	9 0 4 4 4	1 2 68	IC DODR TTL S 2-TD-4-LINE DUAL 2-INP IC MUXR/DATA-SEL TTL S 2-TD-1-LINE QUAD IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 01295 28480 28480 28480	SN74S139N SN74S158N 5180-0156 5180-0156 5180-0156
U307 U308 U309 U310 U311	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156

Table 4-1. HP 12103A/C Memory Array Card Parts List (Continued)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U312 U313 U314 U315 U316	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U317 U318 U319 U320 U401	5180-0156 5180-0156 5180-0156 5180-0156 1820-1449	4 4 4 4	1	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC GATE TTL S OR QUAD 2-INP	28480 28480 28480 28480 01295	5180-0156 5180-0156 5180-0156 5180-0156 SN74S32N
U402 U403 U404 U405 U406	1820-1015 1820-1450 5180-0156 5180-0156 5180-0156	0 7 4 4	5	IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC BFR TTL S NAND QUAD 2-INP IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 01295 28480 28480 28480	SN745158N SN74537N 5180-0156 5180-0156 5180-0156
U407 U408 U409 U410 U411	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U412 U413 U414 U415 U416	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U417 U418 U419 U420 U501	5180-0156 5180-0156 5180-0156 5180-0156 1820-0681	4 4 4 4	. 1	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC GATE TTL S NAND QUAD 2-INP	28480 28480 28480 28480 01295	5180-0156 5180-0156 5180-0156 5180-0156 SN74S00N
U502 U503 U504 U505 U506	1820-0691 1820-0629 5180-0156 5180-0156 5180-0156	6 0 4 4	1	IC GATE TTL S AND-OR-INV IC FF TTL S J-K NEG-EDGE-TRIG IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 01295 28480 28480 28480	SN74S64N SN74S112N 5180-0156 5180-0156 5180-0156
U507 U508 U509 U510 U511	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U512 U513 U514 U515 U516	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U517 U518 U519 U520 U601	5180-0156 5180-0156 5180-0156 5180-0156 1813-0199	4 4 4 4	1	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-DELAY HY-5003	28480 28480 28480 28480 27910	5180-0156 5180-0156 5180-0156 5180-0156 HY-5003
U603 U604 U605 U606 U607	1820-1450 5180-0156 5180-0156 5180-0156 5180-0156	7 4 4 4		IC BFR TTL S NAND QUAD 2-INP IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 28480 28480 28480 28480	SN74S37N 5180-0156 5180-0155 5180-0156 5180-0156
U608 U609 U610 U611 U612	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U613 U614 U615 U616 U617	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U618 U619 U620	5180-0156 5180-0156 5180-0156	4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480	5180-0156 5180-0156 5180-0156
₩5 ₩6 ₩7	0811-3587 0811-3587 0811-3587	5 5 5	3	RESISTOR-ZERO DHMS 22 AWG LEAD DIA RESISTOR-ZERO DHMS 22 AWG LEAD DIA RESISTOR-ZERO DHMS 22 AWG LEAD DIA MISCELLANEOUS PARTS	28480 28480 28480	0811-3587 0811-3587 0811-3587
	0403-0289 1200-0997 1480-0116	3 1 8	2 1 2	EXTR-PC BD RED POLYC .063-BD-THKNS SOCKET-8 PIN DIP PIN-GRV .062-IN-DIA .25-IN-LG STL	28480 28480 28480	0403-0289 1200-0997 1480-0116




Figure 4-6. HP 12103D Memory Array Card Parts Location

Table 4-2. HP 12103D Memory Array Card Parts List

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	12103D 12103-60004	3 5	1	1 MEGABYTE MEMORY PCA-1 MEGABYTE ARRAY	28480 28480	12103D 12103-60004
C1 C2	0180-0229 0180-0229	7 7	5	CAPACITOR-FXD 33UF+-10% 10VDC TA CAPACITOR-FXD 33UF+-10% 10VDC TA	56289 56289	150D336X9010B2 150D336X9010B2
C48 C49	0160-5148 0160-4818	7 6	48 1	CAPACITOR- CAPACITOR-FXD 47PF +-10% 100VDC CER	28480 28480	0160~51 <b>4</b> 8 0160-4818
C50 C51 C52 C53 C54	0160-5148 0160-5148 0180-0229 0180-0229 0180-0229	7 7 7 7 7		CAPACITOR- CAPACITOR- CAPACITOR-FXD 33UF+-10% 10VDC TA CAPACITOR-FXD 33UF+-10% 10VDC TA CAPACITOR-FXD 33UF+-10% 10VDC TA	28480 28480 56289 56289 56289	0160-5148 0160-5148 1500336X901082 1500336X901082 1500336X901082
CR1	1990-0485	5	1	LED-LAMP LUM-INT=800UCD IF=30MA-MAX	28480	5082-4984
R1 R2 R3 R4 R5	0683-2215 0698-0084 0757-0294 0698-3432 0698-3432	1 9 7 7	1 4 17 16	RESISTOR 220 5% .25W FC TC=-400/+600 RESISTOR 2.15K 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100	01121 24546 19701 03888 03888	CB2215 C4-1/8-T0-2151-F MF4C1/8-T0-17R8-F PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F
R6 R7 R8 R9 R10	0698-3432 0698-3432 0698-3432 0698-3432 0698-3432	77777		RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100	03888 03888 03888 03888 03888	PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F
R11 R12 R13 R14 R15	0698-3432 0698-3432 0698-3432 0698-3432 0698-3432	77777		RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100	98820 88820 88820 88828 98828	PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F
R16 R17 R18 R19 R20	0698-3432 0698-3432 0698-3432 0698-3432 0757-0294	7 7 7 9		RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100	03888 03888 03888 03888 19701	PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F MF4C1/8-T0-17R8-F
R21 R22 R23 R24 R25	0757-0294 0757-0294 0757-0294 0757-0294 0757-0294	9 9 9 9		RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100	19701 19701 19701 19701 19701	MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F
R26 R27 R28 R29 R30	0757-0294 0757-0294 1810-0277 0757-0294 0757-0294	9 9 3 9	1	RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 NETWORK-RES 10-SIP2.2K OHM X 9 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100	19701 19701 01121 19701 19701	MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F 210A222 MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F
R31 R32 R33 R34 R35	0757-0294 0757-0294 0757-0294 0757-0294 0757-0294	9 9 9 9		RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100	19701 19701 19701 19701 19701	MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F
R36 R37 R38 R39 R40	0757-0294 0698-0084 0698-0084 0698-4037 0698-0084	9 9 9 0 9	1	RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 2.15K 1% .125W F TC=0+-100 RESISTOR 2.15K 1% .125W F TC=0+-100 RESISTOR 46.4 1% .125W F TC=0+-100 RESISTOR 2.15K 1% .125W F TC=0+-100	19781 24546 24546 24546 24546 24546	MF4C1/8-T0-17R8-F C4-1/8-T0-2151-F C4-1/8-T0-2151-F C4-1/8-T0-46R4-F C4-1/8-T0-2151-F
U1 03 U1 04 U1 05 U1 06 U1 07	5180-0156 5180-0156 5180-0156 5180-0156 1820-0690	4 4 4 4 5	136	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC BFR TTL S NAND DUAL 4-INP	28480 28480 28480 28480 01295	5180-0156 5180-0156 5180-0156 5180-0156 SN74540N
U108 U109 U110 U111 U113	5180-0156 5180-0156 5180-0156 5180-0156 1820-1441	4 4 4 6	1	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-ADDR TIL LS BIN FULL ADDR 4-BIT	28480 28480 28480 28480 01295	5180-0156 5180-0156 5180-0156 5180-0156 5N74L5283N
U203 U204 U205 U206 U207	5180-0156 5180-0156 5180-0156 5180-0156 1820-1072	4 4 4 9	1	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-DCDR TIL S 2-TO-4-LINE DUAL 2-TNP	28480 28480 28480 28480 01295	5180-0156 5180-0156 5180-0156 5180-0156 5N748139N
U208 U209 U210 U211 U213	5180-0156 5180-0156 5180-0156 5180-0156 1820-1917	4 4 4 4 1	5	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-BRM, 64K 75NS IC BFR TTL LS LINE DRVR OCTL	28480 28480 28480 28480 01295	5180-0156 5180-0156 5180-0156 5180-0156 5N74L8240N

Table 4-2. HP 12103D Memory Array Card Parts List (Continued)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U303 U304 U305 U306 U307	5180-0156 5180-0156 5180-0156 5180-0156 1820-1015	4 4 4 0	3	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC MUXR/DATA-SEL TIL S 2-ID-1-LINE QUAD	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5N745158N
U308 U309 U310 U311 U312	5180-0156 5180-0156 5180-0156 5180-0156 1820-1989	4 4 4 7	1	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC CNTR TTL LS BIN DUAL 4-BIT	28480 28480 28480 28480 07263	5180-0156 5180-0156 5180-0156 5180-0156 74LS393PC
U313 U403 U404 U405 U406	1820-1917 5180-0156 5180-0156 5180-0156 5180-0156	1 4 4 4		IC BFR TTL LS LINE DRVR OCTL IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 28480 28480 28480 28480	SN74LS240N 5180-0156 5180-0156 5180-0156 5180-0156
U407 U408 U409 U410 U411	1820-1015 5180-0156 5180-0156 5180-0156 5180-0156	0 4 4 4		IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 28480 28480 28480 28480	SN745158N 5180-0156 5180-0156 5180-0156 5180-0156
U412 U413 U503 U504 U505	1820-1322 1820-1676 5180-0156 5180-0156 5180-0156	2 9 4 4	1 2	IC GATE TIL S NOR QUAD 2-INP IC LCH TTL S D-TYPE OCTL IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 01295 28480 28480 28480	SN74502N SN745373N 5180-0156 5180-0156 5180-0156
U506 U508 U509 U510 U511	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U512 U513 U603 U604 U605	1820-1449 1820-1676 5180-0156 5180-0156 5180-0156	4 9 4 4	1	IC GATE TTL S OR QUAD 2-INP IG LCH TTL S D-TYPE OCTL IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 01295 28480 28480 28480	SN74532N SN745373N 5180-0156 5180-0156 5180-0156
U606 U608 U609 U610 U611	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U612 U613 U703 U704 U705	1820-1451 1820-2699 5180-0156 5180-0156 5180-0156	8 4 4 4	1 2	IC GATE TTL S NAND QUAD 2-INP IC DRVR TTL F LINE DRVR OCTL IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 07263 28480 28480 28480	SN74S38N 74F241PC 5180-0156 5180-0156 5180-0156
U706 U708 U709 U710 U711	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U712 U713 U803 U804 U805	1820-0683 1820-2699 5180-0156 5180-0156 5180-0156	6 8 4 4	2	IC INV TTL S HEX 1-INP IC DRVR TTL F LINE DRVR OCTL IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 07263 28480 28480 28480	SN74S04N 74F24IPC 5180-0156 5180-0156 5180-0156
UB06 UB07 UB08 UB09 UB10	5180-0156 1820-1450 5180-0156 5180-0156 5180-0156	4 7 4 4	4	IC-RAM, 64K 75NS IC BER TTL S NAND QUAD 2-INP IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 81295 28480 28480 28480	5180-0156 SN74537N 5180-0156 5180-0156 5180-0156
U811 U812 U813 U901 U902	5180-0156 1820-0681 1820-2102 1820-1633 1820-1633	4 4 8 8 8	2 2 3	IC-RAM, 64K 75NS IC GATE TIL 5 NAND QUAD 2-TNP IC LOH TIL LS D-TYPE OCTL IC BFR TIL 5 INV OCTL 1-INP IC BFR TTL 5 INV OCTL 1-INP	28480 01295 01295 01295 01295	5180-0156 SN74500N SN741.S373N SN748240N SN745240N
U903 U904 U905 U906 U907	5180-0156 5180-0156 5180-0156 5180-0156 1820-1450	4 4 4 7		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC BER ITL S NAND QUAD 2-INP	28480 28480 28480 28480 01295	5180-0156 5180-0156 5180-0156 5180-0156 5N74S37N
U908 U909 U910 U911 U912	5180~0156 5180~0156 5180~0156 5180~0156 5180~0156 1820~0681	4 4 4	l	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC GATE TIL S NAND QUAD 2-INP	28480 28480 28480 28480 01295	5180-0156 5180-0156 5180-0156 5180-0156 SN74S00N

Table 4-2. HP 12103D Memory Array Card Parts List (Continued)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U913 U1003 U1004 U1005 U1006	1820-2102 5180-0156 5180-0156 5180-0156 5180-0156	B 4 4 4		IC LCH TTL LS D-TYPE OCTL IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 28480 28480 28480 28480	SN74LS373N 5180-0156 5180-0156 5180-0156 5180-0156
U1008 U1009 U1010 U1011 U1012	5180-0156 5180-0156 5180-0156 5180-0156 1820-0483	4 4 4 6		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC INV TTL S HEX 1-INP	28480 28480 28480 28480 01295	5180-0156 5180-0156 5180-0156 5180-0156 SN74S04N
U1013 U1103 U1104 U1105 U1106	1820-2786 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4	1	IC-74F533PC IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	1820-2786 5180-0156 5180-0156 5180-0156 5180-0156
U1108 U1109 U1110 U1111 U1113	5180-0156 5180-0156 5180-0156 5180-0156 1820-1633	4 4 4 8		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC BFR TTL S INV OCTL 1-INP	28480 28480 28480 28480 01295	5180-0156 5180-0156 5180-0156 5180-0156 5N748240N
U1202 U1203 U1204 U1205 U1206	1820-0694 5180-0156 5180-0156 5180-0156 5180-0156	9 4 4 4	2	IC GATE TTL S EXCL-OR QUAD 2-INP IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 28480 28480 28480 28480	SN74586N 5180-0156 5180-0156 5180-0156 5180-0156
U1207 U1208 U1209 U1210 U1211	1820-1450 5180-0156 5180-0156 5180-0156 5180-0156	7 4 4 4 4		IC BFR TTL S NAND QUAD 2-INP IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 28480 28480 28480 28480	SN74637N 5180-0156 5180-0156 5180-0156 5180-0156
U1212 U1213 U1302 U1303 U1304	1820-0629 1820-1015 1820-0694 5180-0156 5180-0156	0 0 9 4 4	1	IC FF TTL S J-K NEG-EDGE-TRIG IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC GATE TTL S EXCL-OR QUAD 2-INP IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 01295 01295 28480 28480	SN745112N SN745158N SN74586N 5180-0156 5180-0156
U1305 U1306 U1307 U1308 U1309	5180~0156 5180~0156 1820~1450 5180~0156 5180~0156	4 4 7 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC BFR TIL S NAND QUAD 2-INP IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 01295 28480 28480	5180-0156 5180-0156 SN74537N 5180-0156 5180-0156
U1310 U1311 U1312 U1313 U1402	5180-0156 5180-0156 5180-0156 5180-0156 1820-1323	4 4 4 3	1	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC GATE TTL S NAND 8-INP	28480 28480 28480 28480 01295	5180-0156 5180-0156 5180-0156 5180-0156 SN74S30N
U1403 U1404 U1405 U1406 U1408	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U1409 U1410 U1411 U1412 U1413	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U1503 U1504 U1505 U1506 U1508	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U1509 U1510 U1511 U1512 U1513	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U1603 U1604 U1605 U1606 U1607	5180-0156 5180-0156 5180-0156 5180-0156 1813-0292	4 4 4 8	1	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-DELAY LINE	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 1813-0292
U1608 U1607 U1610 U1611 U1612	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156

Table 4-2. HP 12103D Memory Array Card Parts List (Continued)

HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
5180-0156 0403-0289	4	N	IC-RAM, 64K 75NS EXTR-PC BD RED POLYC .063-BD-THKNS	28480 28480	5180-0156 0403-0289 1480-0116
1480-0116	В	2	PIN-GRV .062-IN-DIA .25-IN-LG STL	28480	1480-0116
<u>.</u>					
	<u> </u>	5180-0156 4	5180-0156 4	5180-0156 4 IC-RAM, 64K 75NS	Number D Code 5180-0156 4 IC-RAM, 64K 75NS 28480

# Memory Array Card Schematics


D-5955-4388-61


D-5955-4388-62

D-12103-60004-51

D-12103-60004-52


D-12103-60004-53






**\*** 

1





+						+			-+
1						i			i
i	HP	12013A	BATTERY	BACKUP	CARD	i	SECTION	V	i
:	•••	120,00	J	2		i	<b>DD 11 1 1 1</b>	•	i
+						, +			-+

### 5.1 INTRODUCTION

The Hewlett-Packard HP 12013A Battery Backup system (used only in the Model 6 version of the A600 computer system) is a non-interruptible power supply that provides memory voltages to maintain data during the absence of a-c line power. The battery backup system is contained on one circuit card and plugs directly into the A/L-Series backplane (i.e., the battery backup card is not part of the power supply). The circuit card is shown in Figure 5-1.

#### 5.2 OVERVIEW

The purpose of a memory support battery backup system is to act as a non-interruptible power supply and protect computer memory from a-c line power disturbances.

The following kinds of a-c line power disturbances exist:

- a. olta : sag, which is a drop in a-c line voltage longer than five econds but not longer than five seconds.
- b. Power interruption, which is a complete loss of power for longer than five milliseconds but not longer than 0.5 second.
- c. Power outage, which is a complete loss of power for more than 0.5 second.

All the components of the battery backup (batteries, battery regulators, and control logic) are on one circuit card.




Figure 5-1. HP 12013A Battery Backup Card

The batteries contain enough power to support memory for one hour. Because the memory 5 volt supply range is 4.75 to 5.25 volts, and the batteries provide 6.0 to 7.5 volts, regulation of the battery voltage is required. Linear regulation is used, because it provides noise-free regulation which is necessary in the card cage.

When a-c line power is present, the batteries are being charged and the memory voltages are supplied by the main power supply. A relay is used to control this connection. After two cycles of a-c line power loss, the main power supply causes the processor to execute a power fail sequence, and causes the battery backup card to supply power to memory. After the battery regulator circuit is enabled, the relay opens and memory now is supported from batteries.

## 5.3 SPECIFICATIONS

Specifications for the battery backup card are listed in Table 5-1.

Table 5-1. Specifications

```
| OUTPUT VOLTAGES:
   +5M: 5.25 to 4.75 volts
 +12M: 11.4 to 12.6 volts
  -12M: -6.0 to -8.4 volts
! OUTPUT CURRENT:
   +5M: 1500 mA maximum
 +12M: 500 mA maximum
          110 mA maximum
  -12M:
OVER-VOLTAGE LIMITS:
   +5M: 7 volts maximum
 +12M: 15 volts maximum
i −12M: −15 volts maximum
| ACTUAL LOAD - MEMORY IN STANDBY:
  +5 volts: 900 mA
+12 volts: 0 mA (Not Used)
-12 volts: 0 mA (Not Used)
 -12 volts:
! MEMORY SUPPORT TIME - MAXIMUM LOAD: One Hour
```

Table 5-1. Specifications (Continued)

BATTERY CAPACITY:
7.2 volts: 1500 mAh
1 4.4 volts: 110 mAh
-7.2 volts: 110 mAh

BATTERY CHARGE CURRENT:
7.2 volts: 150 mA from +12V
14.4 volts: 22 mA from +12V
-7.2 volts: 11 mA from -12V

BATTERY CHARGE POWER:
+12V: 2.17 watts
-12V: 0.13 watts

BATTERY CHARGE TIME:
Batteries must charge 14 minutes for every 1 minute of discharge (15 minute discharge requires 210 minute recharge, 60 minute discharge requires 840 minute recharge, etc.)

### 3.4 INTERFACE REQUIREMENTS

### 5.4.1 INTERFACE SIGNALS

The A/L-Series backplane provides all interface signal lines needed for operation of the battery backup, as follows:

Signal	Connector and Pin Number
PFW	P1, PIN 7
MLOST	P1, PIN 5
+12M	P2, PIN 39
+5M	P2, PINS 45, 46
-12M	P2, PIN 40
+12V	P2, PINS 41, 42
+5V	P2, PINS 35, 36, 37, 38
-12V	P2, PINS 43, 44
GROUND	P2, PINS 29, 30, 31, 32, 33, 3

#### 5.4.2 EXTERNAL CONNECTOR

Interface connector J1 is used for fast charge of batteries or to connect the batteries to external devices.

#### 5.4.3 REMOTE/OFF/ON SWITCH

A REMOTE/OFF/ON switch is located on the battery backup card (see Figure 5-1).

In the REMOTE position, the remote input is connected to the battery backup card control circuits so that memory is not sustained if power is turned off, but is sustained if a-c line power is lost.

In the OFF position, the relays and regulators are disabled and the memory voltages are a subset of the processor voltages. If a-c line power is lost with the switch in the OFF position, memory voltages will not be sustained and data in memory will be lost.

In the ON position, the battery board is enabled upon loss of a-c line power, memory voltages are sustained and data in memory is not lost.

#### 5.4.4 AUDIO ALARM

An audio alarm is used to indicate that the memory is on the battery backup system (a-c line power lost) and to indicate when the MLOST signal is low (memory or CPU configured incorrectly).

When the memory is on battery backup, the alarm sounds for one second on and is silent for nine seconds. If the computer is configured incorrectly, the alarm sounds continuously.

Additionally, a two-second alarm is sounded upon power-up if memory data has been lost.

#### 5.4.5 POWER SUPPLY INTERFACE

When a-c line power is lost, the system power supply asserts the PFW (Power Fail Warning) signal. This signal indicates that there is a minimum of five milliseconds of regulated d-c power. The PFW signal is used to turn on the battery backup and to separate memory power from the CPU power.

#### 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE

If memory voltages fall below the regulation level, the MLOST signal is asserted by the battery backup. The MLOST signal will be asserted for one second after PON is valid. MLOST is used by the CPU to determine if memory data has been lost. If data has not been lost, an auto restart is performed; if data has been lost, memory is cleared and the boot program is entered.

#### 5.5 FUNCTIONAL THEORY OF OPERATION

A functional block diagram of the battery backup is shown in Figure 5-2.

#### 5.5.1 BATTERY CHARGER

The HP 12013A Battery Backup Card contains six nickel-cadmium batteries: three of 7.2 volt, 500 mAh, and three of 7.2 volt, 100 mAh.

The batteries are charged at a 0.1C rate. This charge rate is low enough so that the batteries can withstand the overcharge rate indefinitely, yet is high enough to provide an "overnight" charge. Five of the battery charge currents are limited by a series resistor to the power supply +12 volts through connector J2, pins 41 and 42. The sixth battery charge current is limited by a series resistor to the power supply -12 volts through connector J2, pins 43 and 44.

#### 5.5.2 VOLTAGE REGULATORS

The battery backup card contains two voltage regulators. One regulates +5 volts, the other +12 volts. Both regulators are designed to operate with a 500-millivolt Vin/Vout differential, and are enabled upon loss of a-c line power.

There are no adjustments for the regulators; the reference for each regulator is 2.5 volts + /-25 millivolts.

#### 5.5.3 NORMAL OPERATION (AC LINE POWER PRESENT)

During normal operation, a-c line power is present and the battery backup is in a charge mode. The regulators are disabled and relays short +5M to +5V (J2, pins 45 and 46 to J2, pins 35, 36, 37 and 38), and +12M to +12V (J2, pin 39 to J2, pins 41 and 42). Upon PFW going low, the regulators are enabled and the relays open (removing the shorts).




Figure 5-2. Battery Backup Functional Block Diagram

When PFW goes high (a-c line power returns), the regulators are disabled and the relays close, shorting +5M to +5V and +12M to +12V again.

#### 5.5.4 -12 VOLTS

The -12 volts is supplied through a diode to -12 volts on the processor card, or to -7.2 volts on the battery backup card. This voltage is re-regulated on the memory board down to -5 volts.

## 5.6 THEORY OF OPERATION

The following paragraphs contain a detailed theory of operation for the battery backup. All components referred to in these paragraphs are shown on the schematic diagram located at the end of this section.

#### 5.6.1 BATTERY CHARGER

Batteries BT4, BT5, and BT6 for the +5 volt regulators are charged through resistor/diode combinations to +12M. For example, BT6 is charged through R26 and CR14 (see the schematic diagram). The resistor limits the current to 61 milliamperes when the battery is fully charged to 7.2 volts. The diode prevents the battery from being discharged through the resistor when the battery backup and the computer are both turned off. Batteries BT4 and BT5 are charged in the same manner using the combinations R29/CR16 and R13/CR11, respectively. Diodes CR13, CR15, and CR12 are used to isolate the batteries so that each is charged individually.

Batteries BT2 and BT3 for the +12 volt regulator also are charged through resistor/diode combination to +12M. BT2 charges through R7 and CR6; BT3 charges through R8 and CR10. While the batteries are charging, relay K3 configures the batteries in parallel (7.2 volts). Resistors R7 and R8 limit the charging current to 17 mA. When operational, relay K3 configures the batteries in series for 14.4 volts.

Battery BT1 output is used for -12 volts and is not regulated. This battery is charged through CR1 and R1 from -12M. Resistor R1 limits the charging current to 17 milliamperes.

#### 5.6.2 +5 VOLT REGULATOR

Operational amplifier U7 and transistors Q3 and Q4 are used for the +5 volt regulation. U7 is used as the error amplifier; pin 3 is the 2.5 volt reference input. The output of the regulator (from Q3) is divided by R30 and R32; this voltage is the negative feedback and is applied to U7, pin 2. The error amplifier adjusts its output (U7, pin 1) to control the base drive transistor Q4 and series pass transistor Q3. The output of U7 (pin 1) will drive Q4 and Q3 until pin 2 of U7 equals the reference voltage (U7, pin 3). At this point, the collector of Q3 is at +5 volts and pins 2 and 3 of U7 are both 2.5 volts.

The output of the error amplifier (U7, pin 1) is used to turn on the base drive transistor Q4. The higher the output at pin 1, the more Q4 turns on, lowering its collector voltage and raising the collector voltage of Q3. The base current of Q4 is limited by R33 to a maximum of 1.0 milliampere. Under minimum voltage conditions, Q4 may go into saturation.

Transistor Q4 controls the base drive of the series pass transistor Q3. The base current of Q3 is limited by R31 to 60 milliamperes. The output of Q3 is the +5 volt regulator output. This output is filtered by capacitor C3.

Over-voltage protection is provided by the 5-volt Transorb CR8, which limits the output voltage to a safe level (7.0 volts) if there is a component failure or if there is an external over-voltage condition. If the power level exceeds 1500 watts for more than eight milliseconds, CR8 will fail (shorts).

Over-current protection is provided by current-sense resistor R11 and comparator U3 (pins 8, 9, and 14). Pin 9 of U3 monitors the current of batteries BT4, BT5, and BT6. If the voltage into pin 9 of U3 from the voltage divider R21/R22 exceeds 160 millivolts, then pin 14 of U3 lowers the +5 volt regulator reference voltage at U7, pin 3, and the regulator will turn off.

#### 5.6.3 +12 VOLT REGULATOR

Operational amplifier U7 and transistors Q2 and Q5 are used for the +12 volt regulation. U7 is used as the error emplifier; pin 5 is the 2.5 volt reference input. The output of the regulator (from Q2) is divided by R35 and R36; this voltage is the negative feedback and is applied to U7, pin 6. The error amplifier adjusts its output (U7, pin 7) to control the base drive transistor Q5 and series pass transistor Q2. The output of U7 (pin 7) will drive Q2 and Q5 until U7, pin 6, is equal to the reference voltage (U7, pin 5). At this point, the collector of Q2 is at +12 volts and U7 pins 5 and 6 are both 2.5 volts.

The output of the error amplifier (U7, pin 7) is used to turn on the base drive transistor Q5. The higher the output at pin 7, the more Q5 turns on, lowering its collector voltage and raising the collector voltage of Q2. The base current of Q5 is limited by R34 to a maximum of 1.0 milliampere. Under minimum voltage conditions, Q5 may go into saturation.

Transistor Q5 controls the base drive of the series pass transistor Q2. The base current of Q2 is limited by R37 to 60 milliamperes. The output of Q2 is the +12 volt regulator output. This output is filtered by capacitor C2.

Over-voltage protection is provided by the 12-volt Transorb CR9, which limits the output voltage to a safe level (15.0 volts) if there is a component failure or if there is an external over-voltage condition. If the power level exceeds 1500 watts for more than eight milliseconds, CR9 will fail (short).

Over-current protection is provided by current-sense resistor R9 and comparator U3 (pins 10, 11, and 13). Pin 11 of U3 monitors the current of batteries BT2 and BT3. If the voltage into pin 11 of U3 from the voltage divider R17/R18 exceeds 160 millivolts, then pin 13 of U3 lowers the  $\pm$ 12 volt regulator reference voltage at U7, pin 5, and the regulator will turn off.

#### 5.6.4 -12 VOLT OUTPUT

Negative 7.2 volts is provided for the memory -12M voltage. Transistor Q1 is used as a switch. If +12M is present, diode CR3 will have 9.0 volts across it and Q1 base/emitter resistor R2 will have 10 volts across it (10-milliampere base drive), turning off transistor Q1. If +12 volts is not present, the voltage across CR3 and R2 will be lower and Q1 will turn off. This switching circuit is necessary to prevent the battery from being discharged when the computer is turned off.

#### 5.6.5 RELAY LOGIC

Relays K1, K2, and K3 are momentary type relays and are normally closed (pin 4 to 1). Relay K3 is used to connect batteries BT2 and BT3 in series or parallel (see paragraph 5.6.1).

Relay K1 is used to provide a path for the computer power supply to provide memory with +12 volts. Relay K1 is used for the power supply to provide memory with +5 volts.

All three relays (K1, K2, and K3) are driven by U5.

Switch S1 is used to switch the battery backup to ON, OFF, or REMOTE. When S1 is ON, the relays are connected to CR5 and R5. If power is lost, CR5 is used to power the relays; R5 limits the current and holds the relays on. The

relays will not activate unless 12 volts is present. Thus, the battery backup will stay off, even if S1 is ON, if the card is plugged into a computer with its power off.

### 5.6.6 CONTROL SEQUENCE LOGIC

The battery backup card uses the PFW signal to control the operation of the regulator, relays, and audio alarm.

Table 5-2 shows a power-down sequence and Table 5-3 shows a power-up sequence. CR21, R24, and C9 provide an RC time delay of three milliseconds for relays K1 and K2 (Table 5-2, step 6). CR22, R16, and C6 provide a three-millisecond delay (Table 5-3, step 4) to keep the regulators on until primary regulation of the power is restored. Pins 1 and 2 of U3 form an OR gate. If either the PFW signal (U3-1) or any battery cell (U3-2) is less than one volt per cell (U3-2), then relay K3 is opened. This turns the 12-volt regulator off, relays K1 and K2 lose power (+12M), and the battery backup turns off.

The data path formed by P1-7, U3-6, U4-12, U5-1, and K3 is used to enable the regulators. Data path P1-7, U4-9, U4-3, U5-2, K2, and K1 is used to connect power supply voltages to the memory.

Logic levels for sequence control are 0 to +12 volts; 2.5 volts is the threshold.

When a-c line power is present, the regulators on the battery backup card are disabled. Diodes CR17 (5 volt regulator) and CR19 (12 volt regulator) are grounded by relay K3, and anodes of the diodes clamp the voltage of the base drive transistors (Q4 and Q5) to approximately 1.0 volt. Because of diodes CR15 and CR20, greater than 2.0 volts is required to turn on the base drive transistors.

#### 5.6.7 AUDIO ALARM/MLOST SIGNAL

The audio alarm (DS1) is driven by U1. When the battery backup is operating, pin 11 of U5 enables the timing components C1, R3, and R4. The timer is on for one second, off for nine.

The reset on U1 (pin 4) is used to produce a continuous tone if the MLOST signal or the MLOST timer is low. U2 is the MLOST timer. If the +5M voltage drops to less than 4.66 volts, the MLOST timer goes low and the continuous tone is produced. The timer resets itself after about two seconds.

## 5.7 PARTS LOCATIONS

Parts locations for the HP 12013A Battery Backup Card are shown in Figure 5-3.

## 5.8 PARTS LIST

The parts list for the battery backup card is shown in Table 5-4. Refer to Table 6-38 for the names and addresses of manufacturers of the parts.

## 5.9 SCHEMATIC DIAGRAM

Schematic diagram, part number 12013-60001-51, is located at the end of this section.

Table 5-2. Ac Line Power-Down Sequence

- | 1. Power Fail Warning (PFW) goes low.
- | 2. Delay of 100 microseconds.
- ; 3. Alarm timer is enabled; alarm will sound in nine seconds.
- 4. Relay K3 configures BT2 and BT3 in series (14.4 volts). One imillisecond to complete.
- | 5. Regulators are enabled.
- | 6. Delay of three milliseconds.
- 7. Relays K1 and K2 disconnect memory load from processor load. Three milliseconds to complete.
- 8. Battery backup is enabled.

## 12013A Battery Backup Card

Table 5-3. Ac Line Power-Up Sequence

- 1. Power Fail Warning (PFW) goes high.
- | 2. Delay of 100 microseconds.
- 3. Relays K1 and K2 connect memory load to processor load.
- | 4. Delay of three milliseconds.
- | 5. Alarm timer is disabled.
- | 6. Relay K3 configures BT2 and BT3 in parallel for charge
  | operation.
- 1 7. Regulators are disabled.
- 8. Memory is now powered from computer power supply (a-c primary power).





Figure 5-3. HP 12013A Battery Backup Card Parts Locations

Table 5-4. HP 12013A Battery Backup Card Parts List

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	Number  12013-60001 0180-2374 1902-0939 1902-0941 1901-1080 1901-1080 1901-1080 1901-1080 1901-1080 1901-1080 1901-1080 1901-1080 0490-0694 0490-0694 0490-0694 0490-0694 0490-0694 0490-0694 0490-0694 0490-0694 0490-0694 0490-0694 0490-0694 0490-0694 0490-0694 0490-0694 0490-0694 0490-0694 0490-0694 0490-0694 1854-0477 1854-0477 0698-3401 0698-3401 0611-1666 0811-3291 0757-1002	D 3 777 931111 11 7777 799777 000078 99924 1 77873 007	1 2 1 1 5 5 5 5 5 5 5 5 6 6 6 6 6 6 6 6 6 6	BATYERY BACKUP  CAPACITOR=FXD 100UF+=10% 20VDC TA CAPACITOR=FXD 100UF+=10% 20VDC TA DIODE=ZNR 5V PD=5W TC=+.06% IRB300UA DIODE=ZNR 12V PD05W TC=+.06% IRB300UA DIODE=SCHOITKY 1N5617 20V 1A DIODE=SCHOITKY 1N5617 20V 1A DIODE=SCHOITKY 1N5617 20V 1A DIODE=SCHOITKY 1N5617 20V 1A DIODE=SCHOITKY 1N5617 20V 1A  RELAY=REED 1C 1A 30VDC 12VDC=COIL RELAY=REED 1C 1A 30VDC 12VDC=COIL RELAY=REED 1C 1A 30VDC 12VDC=COIL RELAY=REED 1C 1A 30VDC 12VDC=COIL TRANSISTOR PNP 2N2222A SI TO=18 PD=500MW TRANSISTOR PNP 3I TO=220A8 PD=60W TRANSISTOR PNP 3I TO=220A8 PD=60W TRANSISTOR PNP 3I TO=220A8 PD=60W TRANSISTOR PNP 3I TO=220A8 PD=60W TRANSISTOR PNP 3I TO=220A8 PD=60W TRANSISTOR PNP 3I TO=220A8 PD=60W RESISTOR 215 1% .5W F TC=0+=100 RESISTOR 215 1% .5W F TC=0+=100 RESISTOR 215 1% .5W F TC=0+=100 RESISTOR 61.9 1% .5W F TC=0+=100 RESISTOR 6	28480 28490 2840 2840 28400 28400 28400 28400 28400 28400 28400 28400 28	12013-60001 1500107X9020X2 1500107X9020X2 1N5908 1.58E15A 1901-1080 1901-1080 1901-1080 1901-1080 0490-0694 0490-0694 0490-0694 0490-0694 0490-0694 0490-0694 0490-0695 MJE5195 MJE5195 2N2222A 0698-3401 0698-3401 0698-3401 0698-3401 0698-3401 0698-3401 0598-3405 3101-1513 ICM7555IPA MC145418CP LM338N MLM324P ULN-2004A MC1403U LM358N BN7407N
	0403-0289 0900-0565 1420-0266 1420-0267	3634	1 1 3 3 3	EXTR-PC BD RED POLYC .063-8D-THKNS AUDIO INDICATOR BATTERY BATTERY	28480 28480 28480 28480	0403-0289 0960-0565 1420-0266 1420-0267

USE 12013-60001-51 D-CHANGE SCHEMATIC



SECTION 6

# 6.1 INTRODUCTION

The A600/A600+ computer uses a backplane which, with only minor differences, is the same as the backplane used in the L-Series computer. The backplane serves as the link between the processor, memory, interface cards, and power supply. Both the physical and logical aspects of the backplane are described in the following paragraphs.

Physically, the backplane is merely a mother board for the processor, memory and interface cards. It is a printed circuit card, on which the traces carry the power, ground and interconnecting signals between all the cards in an A600/A600+ computer. System configurations consist of the eight-slot card cage (HP 2136 and 2186) and the twenty-slot card cage (HP 2156 and 2196), and the sixteen-slot card cage (HP 2436) for Micro/1000 systems.

The logical backplane defines protocols for the communications between all cards in the system. The definition, function, and timing of the backplane signals, and the protocols for their interaction are all considered to be part of the logical backplane.

Thus, the physical backplane houses a set of communications channels, whereas the logical backplane defines protocols for that communication.

This section covers both aspects of the A/L-Series backplane, and is intended to provide all the information needed to design a hardware interface to the backplane and thereby successfully integrate a design of arbitrary function into the A600/A600+ computer.

## 6.2 OVERVIEW

### 6.2.1 SYSTEM ENVIRONMENT OVERVIEW

An A/L-Series backplane (side view) is shown in Figure 6-1 integrated into a system environment. Note that there are two types of connections to the backplane, labeled A and B. These are used as follows:

# A. POWER SUPPLY CONNECTOR

A single socket (two sockets for the 20-slot configuration) which accepts control signals and voltages from the power supply.

### B. CARD SLOTS

Each card plugs into a set of dual 50-pin sockets, for a total of 100 connections. These pins carry signals, power, and ground connections between the card and the backplane.

Details on these interconnections are presented in subsection 6.3, Specifications. A600/A600+ computer cards and A/L-Series interface cards can be plugged into any backplane card slot subject to the following constraints.

- a. If used in a Model 6 system, the battery backup card must go in the top slot to give the batteries adequate clearance. (The battery backup card supports only the memory controller card; it cannot be used if memory array cards are installed.)
- b. If used, memory array cards must go directly above the memory controller card.
- c. The memory controller card must go directly above the processor card.
- d. All I/O cards must go below the processor card.
- e. Any unused slot between two cards must be filled with a priority jumper card.

The terms "above" and "below" are not to be taken quite literally here. The term "above" refers to a higher priority slot and "below" refers to a lower priority slot. The backplane slots are numbered from XA1, the highest priority slot in order down to XAn, the nth highest priority slot.




Figure 6-1. Backplane in Typical System Environment

### 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW

The various backplanes available for the A600/A600+ are as follows:

Model	No. Slots	Configuration
2156B,2196C/D	20	1 x 20
2136C/D	8	1 x 8
2436A,2486A	16	$2 \times 7 + 2$
12032A	5	1 x 5
12030A	10	2 x 5

These backplanes are shown in Figures 6-2 through 6-6.

The three diodes on each backplane are on the +5V, +12V and -12V lines from the power supply. They are transient voltage suppressors, with a clamping action response of one picosecond, and the capability of handling a surge current of 50 amperes. They serve to protect the components on the cards plugged into the backplane from power supply over-voltage or transient spike.

The physical backplane distinguishes between four types of traces.

- a. <u>Bus line</u>: This line is common to the same pin on each set of card sockets. Examples are WE- and CRS-.
- b. <u>Power Supply signals</u>: This line comes from the power supply and runs to the same pin on each set of card sockets. Examples are PFW- and PON+.
- c. Ground and Voltage lines: This line comes from the power supply and typically has two or more pin assignments on each set of card sockets. Grounds and voltages are typically carried on much wider traces than other signals. Examples are +5V and +12V.
- d. Chained lines: This is a set of lines which connect every pair of adjacent card sockets. Each of these lines is common to exactly two sockets. Examples are ICHID-, ICHOD-, SCHID-, and SCHOD-.

The distinction between these four types of lines is important when determining backplane compatibility.




Figure 6-2. One-by-Twenty Backplane (12151-60002)




Figure 6-3. 16-Slot Backplane (02430-60002/02430-60015)




Figure 6-4. One-by-Eight Backplane (02142-60001)

Update 1





Figure 6-5. Two-by-Five Backplane (12030-60002)



COMPONENT SIDE INK GRAPHICS

Figure 6-6. One-by-Five Backplane (12032-60001)

### 6.2.3 BACKPLANE INTERFACE HARDWARE

All backplane interface hardware can be broken down into four categories as listed below. It may be helpful to become familiar with one or more of these categories.

# 6.2.3.1 <u>Processor Interface</u>

This interface is responsible for generating all backplane clocks, and, in addition, such signals as RNI (Read Next Instruction) and IAK (Interrupt Acknowledge). The processor interface information is presented in Section II of this document.

## 6.2.3.2 Memory Interface

This interface is responsible for generating such signals as PE (memory Parity Error) and VALID (data bus Valid). The memory interface information is presented in Section III.

# 6.2.3.3 I/O Master Interface

The I/O Master interface consists of an IOP chip and its support logic. This circuitry is located on every A/L-series I/O card and serves to standardize the I/O interface to the backplane by performing all the functions (I/O instruction recognition and execution, interrupt processing, DMA control) common to all I/O cards.

### 6.2.3.4 Passive Interfaces

Passive interfaces include those that supply, monitor, or use power lines, or monitor signals without ever generating signals or interacting with the backplane. These interfaces include the A/L-Series interface for logic analyzers and the 12021A floppy disc controller interface.

## 6.3 SPECIFICATIONS

### 6.3.1 GENERAL HARDWARE SPECIFICATIONS

The 2-by-5, 1-by-20, and 16-slot backplanes use a six-layer printed circuit card. One +5V plane and a ground plane minimize signal crosstalk and permit the signal traces to maintain a consistent characteristic impedance throughout their length. Most of the logic used to drive the backplane signals is Schottky TTL, and because of the high switching speeds characteristic of this logic family, good noise immunity is necessary for the backplane.

The PC layout provides all the signal traces with a steady characteristic impedance of 47 to 51 ohms. This provides a good match with the output impedances of the backplane drivers, which are in the range of 25 to 100 ohms. That is, all impedances are matched within a 2 to 1 ratio.

The 1-by-5 and 1-by-8 backplanes use a two-layer printed circuit card. The complexity of this physical backplane is reduced considerably because the two layers used to interconnect the two stacks in the 2-by-5 configuration are eliminated in the 1-by-5 configuration. Due to the maximum trace length of 3.2 inches on this backplane, no noise problems are encountered.

#### 6.3.2 POWER SUPPLY INTERCONNECT

A 24-pin connector connects the power supply for the 2-by-5 configuration. The female connector is soldered along the bottom of the backplane. The male connector is rigidly attached to the power supply module in such a manner that it plugs in as the power supply module is slid into place. The connectors are rated at 7 amperes/pin. Pin assignments for the power supply connector are listed in Table 6-1.

The Micro/1000 backplane with 16-card slots has a 35-pin power connector. For the pin assignments, refer to the 300W power supply subsection in Appendix A.

The power supply for the 1-by-20 configuration uses two 50-pin edge connectors that plug directly into sockets on the reverse side (relative to the card sockets) of the backplane. Pin assignments for the power supply connectors are listed in Table 6-2.

For the 1-by-8 configuration, the power supply connects through a single 50-pin edge connector on the power distribution board directly into a socket on the backplane. Pin assignments for this connector are listed in Table 6-3.

The paths on the backplane extending from the power supply connector carry relatively high currents, and therefore must be as broad as possible. On backplanes larger than eight slots, ground and +5V, the most used levels, are transferred over whole planes. Other voltages are carried on traces as much as 200 mils wide. The width of each trace was selected so that it could withstand relatively large current surges without much voltage fluctuation (inductance is the key parameter here) and so that it would experience a temperature rise of less than 10 degrees C at the maximum current rating of the power supply.

### 6.3.3 CARD SOCKET INTERCONNECTS

Each card used with an A/L-Series backplane has two 50-pin tongues, P1 and P2, which plug into a set of 50 pin sockets on the backplane (J1 and J2, respectively). The card cage is constructed with card guides, in such a manner that the cards will slide in and then snap into place in the backplane connectors. The cards must be inserted component-side up as shown in Figure 6-7. The odd numbered fingers will then be on the top, and the even numbered ones on the bottom. The pin assignments for these 100 connections are given in Table 6-4. For signal definitions, see Table 6-36.

Table 6-1. HP 12032A Power Supply Connector Pin Assignments

Pin   Signal Name	_		
2	1 !	Pin	Signal Name
3	1	•	
4	i		
5	ļ		•
6	i		<del>-</del>
7	ŀ		
8	i		,
9	ł		Not Used
10	-		
11	ļ	-	Power Fail Warning (PFW-) Signal
12	į		
13	į		!!!
14	į		
15	į		; > +5V Logic
16	į	• •	į
17	į	-	i /
18	į		i \
19   > DC Common, 25 kHz Common     20	ĺ	-	i i i
20	!	-	I DC Common 25 kHz Common
21	1		1 / DC Common, 25 km2 Common j
22	1		i i i i i
23	1		1 1
· · · · · · · · · · · · · · · · · · ·	!		1 / ! 25 kHz Phase 2
+	!	_	•
	۱ +	<u></u> -	23 KHZ 1 HQSC

Table 6-2. 20-Slot Box Power Supply Connector Pin Assignments

+	P1	!! !!	P2	+ 
PIN   <sign< td=""><td></td><td></td><td><signal signal=""  =""></signal></td><td>    PIN   ====== </td></sign<>			<signal signal=""  =""></signal>	   PIN   ======
1	SV +5V <	2    1     4    3     6    5     8    7     10    9     12    11     14    13     16    15     18    17     20    19     22    21     24    23     26    25     28    27     30    29     32    31     34    33     36    35	Common   Common	2   4   6   8   10   12   14   16   18   20   24   26   30   32   34   36
35	ommon Common <	\	+5M	38   40   1   42   2   44

PIN	   	<signal< th=""><th> SIGNAL&gt;</th><th> </th><th>PIN</th><th>   </th><th>PIN</th><th>  </th><th><signal< th=""><th> SIGNAL&gt;   PI</th><th>N ¦</th></signal<></th></signal<>	 SIGNAL>		PIN		PIN	 	<signal< th=""><th> SIGNAL&gt;   PI</th><th>N ¦</th></signal<>	 SIGNAL>   PI	N ¦
= = = =	=	PFW- PON+ -12V +12V Not Used Not Used \ \ \ \ \ \ \			2 4 6 8 10 12 14 16 18 20 22 24 26	• •	27 29 31 33 35 37 39 41 43 45 47		+5V \	 +5V	

Table 6-3. Model 6 Power Supply Connector Pin Assignments

### 6.3.4 BACKPLANE LOADING RULES

Backplane loading rules were established in order to provide guidelines for the selection of bus drivers and backplane signal drivers, and in order to ensure that these drivers are not overloaded. These rules take into account the drive capabilities and loading of certain industry standard parts such as the S/LS240 and S/LS241. Because there may be a maximum of 18 I/O interface cards in any given system, each card must adhere strictly to the rules in order to prevent possible overloading. These loading rules were established assuming a maximum of 20 cards in a system. Note that the I/O Master is designed such that all backplane lines except the data bus are buffered and cannot be used in the unbuffered form by I/O interface logic external to the I/O Master.

# 6.3.4.1 DC Loading

Do loading rules are made to ensure that a device driving any given backplane line can handle sufficient current to keep all the inputs connected to that line at the required voltage level. Low state load on a given line is the sum of I IL maximum for all receivers plus I OZL for all tri-state drivers. High state load is the sum of I IH for all receivers plus I OZH for all tri-state drivers.




Figure 6-7. Card Socket Interconnects

Table 6-4. Backplane Card Slot Pinouts

======   1	<pre><signal ichid-="" mchid-="" mlost-<="" pre=""></signal></pre>	-	PIN =====	11	PIN	! <stgnal< th=""><th>SIGNAL</th><th> &gt; !</th><th>DIN</th></stgnal<>	SIGNAL	 > !	DIN
3     5     7	MCHID-	•	! 2				DIGNAL		PIN
3     5     7	MCHID-	•		11	1	! CPUTURN-	SOGND	====: !	===== 2
5     7			4	H	3	REMEM-	VALID-		4
1 7 1		MCHODOC-	6	ii	5	IORQ-	INTRQ-	i	6
	PFW-	FETCH-	8	H	7	MP+	RNI-	i	8
1 9 11	##AEO+	##AE1+	10	ii	9	MEMGO-	PE-	i	10
		##AE3+	12		11	SCHID-	**SCHOD-	i	12
13	GND	GND	14	H	13	IAK-	IOGO-	i	14
15	GND	GND	16		15	ISOGND	SLAVE-	İ	16
17   #	##AE4+	SELFC-	18	11	17	ISOGND	MRQ-	1	18
19	ABO+	AB1+	20		19	ISOGND	#FCLK-	i	20
21	AB2+	AB3+	22	11	21	ISOGND	CCLK-	1	22
23	AB4+	AB5+	24	11	23	#SPRQ-	SCLK-	- 1	24
25	AB6+	AB7+	26	11	25	CRS-	PON+	1	26
27	AB8+	AB9+	28	11	27	ISOGND	BUSY-	- 1	28
29	AB10+	AB11+	30	11	29	GND	GND	1	30
31	AB12+	AB13+	32	11	31	GND	GND	1	32
1 33 1	AB14+	WE-	¦ 34	11	33	GND	GND	1	34
1 35	DBO+	DB1+	36	11	35	+5V	¦ +5V	1	36
37	DB2+	DB3+	¦ 38	11	37	¦ +5V	+5V	1	38
39	DB4+	DB5+	40	11	39	#+12M	#-12M	-	40
41	DB6+	DB7+	¦ 42	11	41	+12V	+12V	1	42
43	DB8+	DB9+	44	11	43	-12V	-12V	1	44
45	DB 10+	DB11+	46		45	+5M	+5M	1	46
47	DB12+	DB13+	48	11	47	25kHz ph2			48
49	DB 14+	DB15+	¦ 50		49	¦ 25kHz ph1	25kHz	ph1¦	50

<sup>\* -</sup> Above the processor card, this signal is called PS-.

<sup>\*\* -</sup> Above the processor card, this signal is called MEMDIS-.

<sup># -</sup> These L-Series signals are spare lines in A600 computers.

<sup>## -</sup> These signals are SCO+ thru SC4+ for the L-Series.

# 6.3.4.2 Actual Worst Case Loading

Actual worst case loading for the address bus (ABO-AB14), address-extension bus (AEO/SCO-AE4/SC4), and the data bus (DBO-DB15) is as follows (where LS = low state load in milliamperes, and HS = high state load in microamperes):

### MAXIMUM MEMORY:

					(SCO-	SC4)		
	A BO -	AB9	AB10-	AB14	AEO -	AE4	DBO-	DB15
	LS	HS	LS	HS	LS	HS	LS	HS
12103D (x 3)	1.8	300	0.0	0	0.0	0	1.35	210
12103C	0.6	50	0.0	0	0.0	0	0.45	70
12102B	0.65	70	0.69	110	2.0	50	2.45	120
12101	0.45	70	0.05	50	0.05	50	1.25	90
I/O Master (times 14)	5.6	280	5.6	280	5.6	280	13.6	1400
TOTAL:	9.1	770	6.34	440	7.65	380	19.1	1890
MAXIMUM I/O:								
12102B	0.65	70	0.69	110	2.0	50	2.45	120
12101	0.45	70	0.05	50	0.05	50	1.25	90
I/O Master (times 18)	7.2	360	7.2	360	7.2	360	17.5	1800
TOTAL:	8.3	500	7.94	520	9.25	460	21.2	2010
WORST CASE OVERALL:	9.1	770	7.94	520	9.25	460	21.2	2010

The design rules and guidelines are shown in Table 6-5.

Table 6-5. Design Rules/Guidelines

### 6.3.4.3 AC Loading

Every connection made to any given line places a capacitive load on that line due to printed-circuit board trace capacitance and due to the integrated circuit input or output capacitance. Care must be taken to ensure that any given line is not capacitively overloaded as this results in slowing its switching speed down below a tolerable point. Typical delays are in the range of 3ns/50pF for a line driven by an S240/241 and 4ns/50pF for an S373/374.

The a-c loading specifications, as with the d-c loading rules, should be strictly adhered to for the I/O interfaces, but can be used merely as guidelines for processor and memory cards. Signal timing calculations are made considering actual worst case loads as shown in Table 6-6. Again, a 20-slot system is assumed.

## 6.3.4.4 Data Bus

Each card may not exceed 60 pF load per line.

# 6.3.4.5 All Other Lines

Each card may not exceed 25 pF load per line.

Table 6-6. Capacitance Data on 20-Slot System

PIN	SIGNAL	C IN pF
J1 = 1,2 J1 = 3,4	ICHID, ICHOD     MCHID, MCHOD	40
J1 - 5	MLOST !	25 200
J1 - 6	MCHODOC	850
J1 - 7	PFW	200
J1-8	FETCH	250
J1 - 9, 10, 11, 12, 17	AEO/SCO-AE4/SC4	400
J1 - 18	SELFC	900
J1 - 19,20,,34	ADDRESS BUS	500
J1 - 35,36,,50 J2 - 1	DATA BUS     RNI	1300 400
0L - 1	KMT	400
J2 <b>-</b> 3	REMEM	600
J2 <b>–</b> 4	VALID	550
J2 <b>-</b> 5	IORQ	580
J2 - 6	INTRQ	650
J2 - 7	MP	500
J2 - 8	RNI	500
J2 - 9	MEMGO	550
J2 - 10	PE	500
J2 - 11,12 J2 - 13	SCHID, SCHOD	30
J2 <b>-</b> 13	IAK	500
J2 - 14	IOGO	500
J2 <b>–</b> 16	SLAVE	740
J2 - 18	MRQ	550
J2 - 20	#FCLK	500
J2 <b>–</b> 22	CCLK	620
J2 - 23	*SPRQ	250
J2 - 24	SCLK	500
J2 - 25	CRS	500
J2 - 26	PON ;	550
J2 - 28	BUSY	400

NOTE: All capacitances shown are worst-case values.

\*Signals are spare lines in A600 computers.

### 6.4 INTERFACE REQUIREMENTS

The following paragraphs deal exclusively with the logical backplane. The protocols and conventions used by all A/L-Series cards to interact over the backplane are classified and described. An important feature of the A600 computer is its distributed intelligence. Every interface card in the system has the capability of handling its own memory accesses (DMA), of decoding its own instructions, and of forcing the central processor into slave mode processing. Each of these three capabilities and the protocols with which they are implemented are described. You may find it helpful, while working through each handshake protocol, to refer to the glossary of signal definitions in Table 6-36.

# 6.4.1 MEMORY ACCESS PROTOCOL

Every card that accesses memory uses the same handshake protocol. This approach greatly simplifies the operation of multichannel DMA. The DMA feature of every A/L-Series I/O interface allows input or output operations to proceed without processor intervention, significantly easing the processing requirements on the CPU. The processor is the lowest-priority memory requestor because if any other card pulls on the open-collector line MRQ (Memory Request), the processor is held off from doing a memory cycle (except that a memory cycle in process is allowed to complete). The processor may be locked out indefinitely by high speed interfaces using adjacent memory cycles.

A priority scheme is used in the A/L-Series to resolve contention between interfaces wanting memory cycles. An interface wanting a memory cycle will assert MRQ-, MCHOD-, and MCHODOC-. The first signal, MRQ-, will disable the processor from taking the next memory cycle but will allow the processor to complete a memory cycle already enabled. MCHOD- is part of a priority chain which will ripple down, disabling all lower-priority interfaces. MCHODOC- is a look-ahead on this chain. It is used as the top of the chain for the stack of lowest-priority slots. Although MRQ- may be asserted by one or more interfaces at any given time, MEMGO- may only be asserted by the one interface that gets the memory cycle. An interface determines if it is entitled to a memory cycle (to assert MEMGO-) by monitoring certain backplane signals. It can initiate a memory cycle on any falling edge of SCLK- when BUSY- is high, its MCHID- is high, and its MRQ- has been asserted for at least one cycle. This stipulation means that contention among I/O cards for memory always has one cycle of SCLK in which to be resolved, namely, the cycle which occurs just before the assertion of MEMGO-.

The processor card begins its access to memory by asserting MEMGO- on the falling edge of SCLK-. If an I/O interface card desiring a DMA transfer asserts MRQ- on that same edge, the A600 processor card will take the memory cycle, saving one cycle of backplane bandwidth, unless the memory access is a refetch. In the case of a processor refetch, the MEMGO is aborted, and it will be reasserted at the completion of all current DMA requests. Refer to Table 6-20 for the aborted MEMGO- timing specifications.


### 6.4.2 MEMORY HANDSHAKE TIMING

Memory handshake timing is shown in Figure 6-8.

### 6.4.3 INTERRUPT PROTOCOL


The A600 computer interrupt system is a multi-level vectored system in Which the interrupt priority is determined by physical proximity to the processor on the interrupt priority chain only. The device's select code (and hence its interrupt vector address) is independent of a cards physical location and is determined by the setting of six switches, one per select code bit, on An interrupt request occurs when a card's Control each I/O interface. flip-flop is set and the Flag flip-flop gets set by either the interface itself or the execution of an STF instruction. This will cause the interface to assert the interrupt-requesting signal INTRQ- on the backplane. INTRQ- is a common signal (open collector, wired-OR) used by all interfaces to notify the processor that any one of the interfaces would like an interrupt. An interrupt acknowledgment. IAK-, from the processor card is triggered by an interrupt request from any of the I/O interfaces. When the CPU reaches the state where it is ready to fetch the next instruction, and if the interrupt system is enabled and interrupts are not temporarily being held off, then the processor will assert IAK-.

Because interrupt servicing is accomplished with the help of a memory cycle, the handshake in Figure 6-9 is similar to that in Figure 6-8. Since it is transparent to the memory whether or not an interrupt is being serviced, BUSY- and VALID- have exactly the same function in the two timing diagrams. MEMGO- has the same function as in a normal memory cycle except that during its assertion, the address bus is driven with the interface card's select code. The data which is read from this location in memory is used as the next instruction executed by the processor. This instruction will normally be a jump (JSB,I) to the location of some interrupt service routine. When an interface card asserts INTRQ-, it also pulls down ICHOD-, which disables all lower-priority cards from requesting interrupt service. If a high-priority card pre-empts the request, ICHID- will go low, disabling the requesting card. The lower-priority card should maintain its request until its ICHID-goes back up and the card can be serviced.



- 1. An interface card asserts MRQ- to request a memory cycle. (MCHOD-will be asserted simultaneously to hold off all lower priority cards).
- 2. An interface card asserts MEMGO-, if one cycle after the assertion of MRQ-, it still has priority; i.e., its MCHID- is high. If MRQ- is not asserted, the MEMGO- is from the processor card, or an interface card during an interrupt cycle.
- 3. An interface card releases MRQ- at the end of the short half cycle when MEMGO- is released.
- 4. The memory asserts BUSY-, once MEMGO- has been asserted, in order to hold off other memory cycles until this cycle can be completed.
- 5. MEMGO- is released one cycle after being asserted.
- 6. The memory asserts VALID- during the last cycle of BUSY-.
- 7. The release of VALID- signals that data is valid on backplane.
- 8. The release of BUSY- signals that a new memory cycle can begin.
- 9. The address bus is driven by the interface card during the assertion of MEMGO-.
- 10. In the case of a memory write cycle, the interface data is valid on the backplane shortly after the address bus.
- 11. In the case of a memory read cycle, the memory guarantees valid data on the rising edge of VALID-.

Figure 6-8. Memory Handshake Timing Diagram



- 1. An interface card pulls on INTRQ- to request interrupt service.
- 2. When the processor has reached the appropriate state and if the interrupt system is enabled, and interrupts are not temporarily being held off, then it will acknowledge the interrupt request by asserting IAK-.
- 3. As soon as the interface card asserts MEMGO, it knows its interrupt will be serviced so it releases INTRQ-.
- 4. The interface card asserts MEMGO- to initiate a memory cycle, and during the one cycle of SCLK it holds MEMGO- low, it drives the lower 6 bits of the address bus with its select code, and the upper 9 bits with zeros.
- 5. The processor releases IAK- upon the assertion of BUSY-.

Figure 6-9. Interrupt Timing Diagram

If any contention exists between an IAK- assertion and an MRQ- assertion, the DMA request will win. Both IAK- and MRQ- assertions may occur simultaneously on the falling edge of SCLK-, but IAK- will be deasserted prior to the next rising edge of SCLK-. The assertion of IAK- will be permitted at the completion of all current DMA requests. Refer to Table 6-13 for the aborted IAK- timing specifications.

### 6.4.4 INTERRUPT LATENCY

For this discussion, interrupt latency is defined as the time from the user's interrupt request to the assertion of IAK by the processor. In the best case, the interrupt can be serviced as soon as any DMA cycle or instruction execution in progress is finished, which with a 227-nanosecond SCLK is 4.7 microseconds. In addition, interrupts are temporarily held off for one instruction time after a JMP(,I), JSB(,I), or I/O instruction is executed. Therefore, worst case interrupt latency is highly dependent on the software which is running at the time of the interrupt. Assuming no more than three channels of DMA self-configuration at once and no more than three adjacent instructions that hold off interrupts are executed back-to-back, the maximum interrupt latency is 80 microseconds.

MINIMUM	TYPICAL	MAXIMUM
4.7 us	5.1 us	80 us

### 6.4.5 REMOTE MEMORY ACCESS

All I/O interface cards have the capability of accessing a remote memory (i.e., a memory other than that plugged into the backplane directly above the processor card). In order to access the remote memory, an interface card must assert REMEM- with MEMGO-. The assertion of REMEM- will signal the local memory to ignore MEMGO-. Instead, a cycle with the remote memory will be initiated.

#### 6.4.6 EXPANDED MEMORY ACCESS

To facilitate DMA access to mapped memory, each A/L-Series I/O card has been designed with a 5-bit Address Extension Bus (AEO/SCO-AE4/SC4) that is driven onto the backplane simultaneously with the address bus during a memory access.

#### 6.4.7 I/O TRANSFER PROTOCOL

The A/L-Series I/O structure is such that I/O instructions are not executed by the CPU; instead, they are decoded by the interface card to which they apply, then executed by that interface card in conjunction with the CPU. The instruction decoding and executing capability of the interface card is provided by a Silicon-On-Sapphire (SOS) chip, the IOP chip, located on each interface card. The I/O handshake uses the two signals IORQ- (I/O request by an interface card) and IOGO- (go ahead signal from the processor card).

The processor card's IOGO- may be pre-empted by concurrent DMA activity. Both IOGO- and MRQ- are asserted on the falling edge of SCLK-; thus the processor may come into contention with an I/O interface card if both signals occur simultaneously. The DMA activity has higher priority than the processor so that IOGO- must be deasserted prior to the next rising edge of SCLK-. When all concurrent DMA has completed, then IOGO- may be asserted on the backplane to complete the I/O handshake. Figure 6-10 illustrates a normal I/O handshake. For more information on a pre-empted I/O handshake and aborted IOGO-, refer to the timing specifications in Table 6-16.

#### 6.4.8 I/O INSTRUCTION EXECUTION

The I/O instructions may be broken down into three groups in terms of their execution requirements, as follows:

a. Data Transfer I/O instructions - OTA/B, LIA/B, MIA/B

This group requires a double handshake as shown in Figure 6-10. In the first half of the handshake, a control word is transferred from the interface card to the processor card. In the second half of the handshake, the data is transferred either into or out of the A- or B-register, according to which of the six instructions above is being executed. I/O transfers over the backplane to the central processor have lower priority than DMA transfers, and can be pre-empted.

b. Status Sensing Instructions - SFS, SFC

This group requires, at most, a single handshake during which a control word (signalling the CPU to increment the program counter) is transferred from the I/O interface to the central processor. If no skip is required, no handshake occurs.

c. Status Altering Instructions - STC, CLC, STF, CLF

This group affects only the Control or Flag flip-flops on the I/O processor, and requires no interaction with the CPU.


# 6.4.9 SLAVE MODE TRANSFERS

An I/O interface may force the central processor to enter the slave, or virtual control panel (VCP), mode by pulling down SLAVE-. When the central processor is operating in slave mode, it is under control of the interface requesting the slave mode; thus, the device connected to to that interface becomes a virtual control panel. As such, this device can access the internal CPU registers and initiate I/O transfers as described in the previous paragraph, item a. Once the slave mode has been entered, an interface card may keep the processor in that mode as long as desired by setting a bit in the control word (transferred during the first half of the handshake) which signals that another handshake will occur. Note that the slave chain (SCHID-, SCHOD-) operates differently from the other chains in that its quiescent state is low or disabled. It is enabled only for one cycle at a time, during which the highest priority interface card pulling on SLAVE- must assert IORQ-, thereby entering slave mode. See Figure 6-11 for slave mode operation.

The control words that are sent to the CPU by an interface card during an I/O instruction (requiring a handshake) and during all slave mode processing are made up of five bits, using bits 8 through 4 of the data bus. These control words are as follows:


		Data	a Bus E	<u>Bit</u>	
	8*	7	6	5	4
NOP	X	0	0	0	0
Load Program Counter	X	0	0	0	1
Load A	X	0	0	1	0
Load B	X	0	0	1	1
NOP	X	0	1	0	0
NOP	X	0	1	0	1
OR into A	X	0	1	1	0
Increment Program Counter	X	0	1	1	1
NOP	Х	1	0	0	0
Enable Boot Mode	Х	1	0	0	1
Read A	X	1	0	1	0
Read B	X	1	0	1	1
NOP	X	1	1	0	0
NOP	X	1	1	0	1
Read P	X	1	1	1	0
NOP	X	1	1	1	1

<sup>\*</sup> Loop for next control word if X=1; last handshake if X=0.



- 1. Processor asserts RNI- to inform all system cards that an I/O instruction is being fetched from memory.
- 2. Memory asserts VALID- to inform all system cards that data on the backplane will soon be valid. Each interface should now latch the instruction off the data bus, and decode it to see if it is an I/O instruction to its select code.
- 3. An interface card pulls on IORQ- to signal that it recognized the I/O instruction and needs the CPU in order to execute it.
- 4. The processor asserts IOGO- to indicate that it is ready to receive a command from the interface card.
- 5. The interface card releases IORQ- to signal the processor that the control word will be available on the data bus on the second rising edge of SCLK-.
- 6. The processor releases IOGO- when it has clocked the command off the backplane.
- 7. The interface card reasserts IORQ- if another handshake is needed in order to transfer a data word.
- 8. The processor reasserts IOGO— in order to indicate that it is ready to receive an operand in the case of an input operation, or that data will be valid on next falling edge in the case of an output operation.
- 9. The interface card releases IORQ- to indicate that it has latched an operand off the backplane in the case of an output operation, or that an operand will be valid on the backplane on second rising edge in the case of an input operation.
- 10. The processor releases IOGO- to indicate that it has clocked data off the backplane in the case of an input operation, or that the handshake is complete in the case of an output operation.

Figure 6-10. I/O Handshake Timing Diagram



- 1. An interface card asserts SLAVE- to request the processor to enter slave mode.
- 2. When the processor has completed executing the current instruction, it acknowledges the assertion of SLAVE- by de-asserting SCHOD- for one cycle.
- 3. Worst case, the SCHID/SCHOD priority chain has propogated down to the lowest-priority interface card by the end of that cycle, so that the last SCHID- will go high for one cycle.
- 4. The interface card received the enabling signal when its SCHID-signal went high, and can now pull on IORQ- in order to initiate the I/O handshake. The rest of the I/O handshake can then proceed exactly as shown in Figure 6-10.
- 5. The interface card de-asserts SLAVE- once it has asserted IORQ-.

Figure 6-11. Slave Mode Timing Diagram

## 6.5 BACKPLANE SIGNAL TIMING SPECIFICATIONS

The A600 cards can be categorized into three types for backplane timing: memory, processor, and I/O Master. Each of these three types of cards has its timing requirements for the signals it receives and its timing guarantees for the signals it generates. To ensure the basic integrity of all backplane interactions, it is necessary only to ascertain that all requirements are satisfied by the guarantees. The timing guarantees take into account the signal propogation delay due to line length and loading.

Terms and abbreviations used in the signal timing specifications are defined in Table 6-7.

The timing specifications for all A600 backplane signals are presented in Tables 6-8 through 6-35 in alphabetical order of signal mnemonic. The timing specifications are shown as guarantees for the cards that drive them and as requirements for the cards that receive them. Timing relationships of many of the signals are shown in the timing diagrams presented in Figures 6-7 to 6-10.

NOTE

All timing values given in Tables 6-8 through 6-35 are in nanoseconds unless otherwise specified.

### 6.6 BACKPLANE SIGNAL DEFINITIONS

Definitions and timing for the A600 backplane signals are presented in Table 6-36, which lists the signals in alphabetical order of mnemonic. The table includes signal definitions, origins, destinations, functions, and general timing specifications. Timing values, when given, are nominal. For specific timing values, refer to Tables 6-7 through 6-35.

Table 6-7. Definition of Terms Used in Timing Specifications

BB - Battery Backup
The 12013A Battery Back-Up Card.

- C Cycle One cycle of Slow Clock (SCLK).
- Frequency
   The number of cycles per unit time of a given signal.
- I/O I/O Master The A/L-Series I/O Master consists of an SOS IOP chip and some TTL logic which together performs all the backplane I/O interfacing functions in the A600 computer.
- LHC Long Half Cycle
  The Long Half Cycle refers to the time period when SCLK- is low.
- M Memory
  The 12102A/B memory controller and 12103A/C/D memory array cards.
- P Processor The 12101A processor card.
- PS Power Supply
- SHC Short Half Cycle


The Short Half Cycle refers to the time period when SCLK- is high.

SW - Software.

Table 6-7. Definition of Terms Used in Timing Specifications (Continued)

### NOTE


In these timing diagrams, a high notch is 2.0 volts and a low notch is 0.4 volts as shown below.



t

### D - Delay time


The time interval from a signal edge used as a reference point to the point in time when the specified signal is guaranteed to be stable on the backplane.



t

DHL- Delay time high to low

The time interval from a signal edge used as a reference point, to the point in time when the specified signal is guaranteed to be low if in fact it is going low.



t

# DLH- Delay time low to high

The time interval from a signal edge used as a reference point to the point in time when the specified signal is guaranteed to be high if in fact it is going high.




Table 6-7. Definition of Terms Used in Timing Specifications (Continued)


DZ - Delay time to high impedance

The time interval from a signal edge used as reference to the point in time when the specified signal will no longer be actively driven.

t

F - Fall time


The time interval during which a signal is in transition from high to low.



t

H - Hold time

The period of time during which a specified signal must remain stable at its logic level after a certain reference edge.



T

p - Period

The duration of one cycle of a periodic signal.





Table 6-7. Definition of Terms Used in Timing Specifications (Continued)


t pw - Pulse width time

The time interval between the leading and trailing edge of a pulse. Specifically, for a normally high signal, tpw is the time when that signal is low. For a normally low signal, tpw is the time when that signal is high.



r - Rise time

The time interval during which a signal is in transition from low to high.



t

su - Set-up time

The time interval a specified signal must be at a stable logic level before a given edge of a reference signal.




Table 6-8. Timing Specifications for ABO to AB14  $\,$ 

   PARAMETER	REFERENCE		GUAR  BY			TYP	MAX
t su	SCLK-↑	during MEMGO-		M	50	 	
t H	SCLK-↓	that causes MEMGO-↑	1	M	0		
t D	SCLK-↓	that causes MEMGO-↓	I/O				80
t H	SCLK-↓	that causes MEMGO-↑	I/O		20		
t D	SCLK-↓	that causes MEMGO-↓	P	i ! !			79
t H	SCLK-↓	i  that causes MEMGO-↑ 	P	i ! !	15 15	i   	
t DZ	DMA MEMGO-↓		P		6   6		22
t DZ		¦  that causes DMA  MEMGO-↓ 	P	 	14		66
t H	SCLK-↓	¦  that causes IAK-↓ 	   P 	1 1 1 1	   16 		77
t su		  during interrupt  MEMGO	 	   P 	   16 		
i   t   H	i ¦SCLK-↑ ¦	i  Same edge 	1	i P	i ¦ 19 ¦		

Table 6-9. Timing Specifications for AEO to AE4

   PARAMETER	REFERENCE	   NOTES	-	REQ BY	-	TYP	MAX
t	SCLK-↓	that causes MEMGO-↓	I/O	   			80
t H	SCLK-↓	that causes MEMGO-1	1/0	: : : : :	20		
t su	SCLK-↑	i  during MEMGO 	<u> </u>	i   M 	55		
   t	SCLK-↓	  that causes MEMGO-↑ 		; ; M ;	0		
t D	SCLK-↓	  that causes MEMGO-  	P	! !			86
	SCLK-↓	  that causes MEMGO-↑ 	l l l	; ;	   17 		
t DZ	MEMGO-↓	  for DMA cycle 	P	 	   6 		20
   t	SCLK-↓	¦  that causes DMA  MEMGO-↓	   P 	 	   14 		67
   t	SCLK-↓	¦ ¦that causes IAK-↓ ¦	¦ ¦ P	   	   16 		78

Table 6-10. Timing Specifications for BUSY-

PA RAMETER	REFERENCE	   NOTES	GUAR  BY	-	-	-	MIN	1	TYP	1	MAX
t ¦	SCLK-↑	during MEMGO	i M								44
t DLH	SCLK-↑	i  one cycle later <b>*</b> 	М	1						i !	44
t   su	SCLK-↓	  to hold off MEMGO- 		-	I/O		5				
t I	SCLK-↓	  to hold off MEMGO- 	 	1	1/0		5			1	
t ;	SCLK-↓	¦ ¦any falling edge ¦	1		P	1 1 1 1	3				
t   H	SCLK-↓	  same edge 	 	1 1 1	P	1	17	1 1 1 1 1 1 1			

<sup>| \*</sup>If simultaneous refresh, then 2 to 3 cycles later.

Table 6-11. Timing Specifications for CCLK-

T	   PARAMETER	REFERENCE	   NOTE:	•		R EQ BY	•	MIN	!	TYP		MAX
	f	Async.		<u> </u>	P		- 1					14.746 MHz

CPUTURN- see RNI- (specifications are identical)

If ROM access or boot memory access, then 2 cycles later.

Table 6-12. Timing Specifications for CRS-

   PARAMETER	REFERENCE	   NOTES	GUAR  BY		REQ BY		MIN	     1	ryp	   	MAX
t	· • • • • • • • • • • • • • • • • • • •	   			М		92	   		   	
t					I/O	1 1	сус	!		! ! !	
   t   su	SCLK-↓	l lany edge			1/0		-30	 		; ; ;	
t DHL	SCLK-↑	i  no concurrent DMA 	i   P	1 1 1 1		i !! !! !		i 		i 	52
t DHL	SCLK-↑	¦ ¦first after MRQ-↑ ¦	P					1			80
t DLH	SCLK-↑	; ; ;	P	i !		!		1		i    -	52

Table 6-13. Timing Specifications for DBO to DB15  $\,$ 

PARAMETER	REFERENCE			REQ BY		TYP	MAX
t D	SCLK-↑	during MEMGO-		l M	! !		46
   t   H	SCLK-↓	i ¦that causes MEMGO-↑ ¦	 	i M	0		
   t   su	SCLK-↑	¦ ¦that causes VALID-↑ ¦	   M 	 	   10 		
   t	SCLK-↑	¦ ¦that causes VALID-↑ ¦	   M 		100		
   t   su	VALID-↑	  all cases 	M	! ! ! !	   50		
   t	VALID-↑	  same edge 	M	 	50		
   t		  that causes DMA  MEMGO-↓	I/O				140
t		i ¦that causes DMA ¦MEMGO-↑	I/O		35		·
t	SCLK-↓	i  1st after IOGO-↓ 	I/O				315
i i   t     H	SCLK-↑	i  3rd during IOGO= 	I/O		65		
i	VALID-↑	DMA read		I/0	50		
i i   t     H	VALID-↑	i DMA read		I/O	50		180
i i   t	SCLK-↓	2nd during IOGO-		I/O	10		8 8 8 1
   t	SCLK-↑	3rd during IOGO-		I/O	40		227   

Table 6-13. Timing Specifications for DBO to DB15 (Continued)

+     PARAMETER   -	REFERENCE	•	GUAR  BY	1 1		MIN	TYP ¦	MAX
t su	VALID-↑		   		P	0		 
t	VALID-↑				P	18		! ! !
   t	SCLK-↑	  2nd after SCLK-↓  which causes IORQ-↑	i     		P	0		i   
t H	SCLK-↑	  same edge 			P	49		
t D	SCLK-↓	¦  that causes MEMGO-↓ 	   P 	1				108
   t	SCLK-↓	¦ ¦that causes MEMGO-↑ ¦	   P 			1 10	i ! !	
t	SCLK-↓	¦  1st after IOGO-↓ 	P	1				108
t	SCLK-↓	  which causes IOGO-↑	   P 	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		   8 	i ! !	
   t   D	SCLK-↓	  1st after BUSY-↑  following MRQ-↑	   P 	!		i ! !	i !	95
t DZ	SCLK-↓	  1 cyc after SCLK-↓  which causes MRQ-↓		i ! !		i   12 	i     	49

Table 6-14. Timing Specifications for IAK-

   PARAMETER	REFERENCE				MIN		MAX
t su	SCLK-↑		! !	I/O	10	i i	
t H	SCLK-↑	same edge		1/0	25		
t pw			1	1/0	2 cyc		3 cyc
t su	SCLK-↓	i  to inhibit MRQ 	 	1/0	25		
   t   H	i   SCLK-↓ 	i  same edge 	i 	1/0	0		
t D	•	  not concurrent with  MRQ- or BUSY-	P	i ! !			79
t H	   SCLK-↓ 	¦1st after BUSY-↓ ¦	P	i   	8		
t D	•	¦  1st after BUSY-↑  following MRQ-↑	   P	i ! !	i :		57
   t   DLH	MRQ-↓		   P	i   	   8   		48
   t   DLH	¦ ¦SCLK-↓ ¦	  due to MRQ↓ 	   P 	i   			86

Table 6-15. Timing Specifications for ICHID- and ICHOD-\*\*

   PARAMETER	REFERENCE	¦   NOTES	GUAR  BY	•	-		MIN	1	TYP :	MA	X :
ICHID-     t     su		¦  2nd SCLK-↓* during  IAK-			I/O		10				
ICHID-     t     H	SCLK-↓	  3rd SCLK-\# during  IAK-	 		I/O		50		:	 	
t D	Async.	  ICHID-↓ to ICHOD-↓ 	1/0	i		1		i	5	7.	.5
ICHOD-     t     DHL	SCLK-↑	  Edge that causes  INTRQ-\	1/0							     20	00
ICHOD- t H	IAK-↑	   ICHOD- is held low  during the entire  assertion of IAK-	   I/O 			1 1 1 1	SHC			! ! ! ! !	

NOTE: \*Provided IAK- met 10 nanosecond setup time to previous SCLK-1.

\*\*A600 CPU ties ICHID-/ICHOD- line high.

Table 6-16. Timing Specifications for INTRQ-

   PARAMETER	REFERENCE	   NOTES	GUAR  BY	•	REQ BY		MIN	!	TYP	   	MAX
t   DHL	SCLK-↓	     	I/O 								200
t     DLH	SCLK-↓	3rd after IAK-↓	I/O	:							300
t t	SCLK-↓	 			P		28				
t H	SCLK-↓	hold INTRQ until  SCLK-↓ after IAK-↓	; ;	1	P	1	14			:	

Table 6-17. Timing Specifications for IOGO-

PARAMETER	REFERENCE				   MIN		MAX
t su	SCLK-↑	during IORQ	 	I/O	10		
t H	SCLK-↑	same edge	! !	1/0	25		
t pw		i  3 ↑ of SCLK-	i : : : :	I/O	  2 cyc   +LHC		
t t	SCLK-↓	  to inhibit MRQ 	i ! !	   I/O 	25		
t   t   H	SCLK-↓	i  same edge 	i   	i   I/O 	0		
t   t		i  not concurrent with  MRQ- or BUSY-	i ¦ P	i } ! !	i i		40
t t		i  2nd after SCLK-↓  which caused IORQ-↑	i ¦ P ¦	i         			55
t   t		  2nd after BUSY-↑  following MRQ-↑	i   P 	 			103
t   t	MRQ-↓		P	 			43
t	SCLK-↓	i  due to MRQ-↓ 	i   P 	i     	i i	 	80

Table 6-18. Timing Specifications for IORQ-

   PARAMETER	REFERENCE	*	GUAR    BY		   MIN	TYP	MAX
   t	valid	1 refers to first  handshake request  after RNI-↓ 	I/O     		       	1	325
t	SCLK-↓	2 refers to second  SCLK-↓ after**  IOGO-↓ (double  handshake only)	1/0				145
t DHL3	SCLK-↑	SCLK-↑ following  SCHID-↑ (3 refers  to initial IORQ-↓  on slave cycle)	1/0	i   			45 
t DLH	SCLK-↓	  First SCLK-↓ after  IOGO-↓**	1/0	i ! ! !	i ! ! !	i ! ! !	210
t   t   su	SCLK-↓	3 cyc + SHC after  SCLK-1 which causes  RNI-1		P	   28 	! ! ! ! !	 
t H	i ¦ SCLK-↓ ¦	same edge	 	P	14	1 1 1 1	! ! !
t   t   su	i   SCLK-↓ 	  1 cyc after edge  which caused 2nd  IORQ assertion		P	28		#
t H	i ¦ SCLK-↓ ¦	lsame edge	1	P	14	 	! !
t su	i ¦ SCLK-↓ ¦			P	28	1	! !
t H	¦ SCLK-↓ ¦	  same edge	Ĭ 1 1	P	14	i       	i   
   t   su	   SCLK-↓ 	  First SCLK-↓ after  SCHOD-↓	i     	i   P 	   28 		

Table 6-18. Timing Specifications for IORQ- (Continued)

- 4													+
	   PARAMETER	REFERENCE	   NOTES	GUAR  BY	•	-	•	MIN	1	TYP		MAX	
	t     H	SCLK-↓	¦same edge ¦	 		P		14					

<sup>\*</sup>During VALID-, there could be false assertions of IORQ- due to the data bus being in transition. This will not affect system operation, however, because the processor does not check IORQ- until two states after RNI-↑ when IORQ- is guaranteed to be valid.

Table 6-19. Timing Specifications for MCHID-/MCHOD-, MCHODOC-

   PARAMETER	REFERENCE	   NOTES	GUAR  BY		REQ BY		MIN	TY	P	¦ ¦ MA	x
MCHID-     t     su	SCLK-↓		 		I/O		5		,		
MCHID- t H	SCLK-↓	    Same edge 			I/O		20				
t i		¦  MCHID-↓ to MCHOD-↓ 	   I/O 						5		7
MCHOD-   t   DHL	SCLK-↓	i    Edge that causes  MRQ-	   I/O 							3	0
MCHODOC- t DHL	SCLK-↓	  -  Edge that causes  MRQ !	1/0			1 11 11 11 1				5	5
MCHODOC-   t   DLH		  -  Edge that causes  MRQ-^	   I/O				! !			16	5

<sup>! \*\*</sup>Provided IOGO-↓ met 10 nanosecond setup time to previous SCLK-↑.

Table 6-20. Timing Specifications for MEMDIS-

+	REFERENCE	   NOTES	GUAR  BY	-			MIN		TYP	MAX
t	SCLK-↑	during MEMGO-		1	M	!!!!!	25		   	
t H	SCLK-↓	  that causes MEMGO-↑ 			M		0			LHC
t DHL	SCLK-↓	i ¦that causes MEMGO-↓ ¦	P					1 1 1 1 1	1	33
t DLH	SCLK-↓	¦ ¦1st after BUSY-↓ ¦	P	i :						39
t DHL	SCLK-↓	i  1st after BUSY-↑  following MRQ-↑	i P	i !		1				39 
t DLH	MRQ↓	i   	i P	i : :		i :		1 1 1 1 1		23
t DLH	SCLK-↓	  Due to MRQ- 	P	i   		i !		i 		70   70

Table 6-21. Timing Specifications for MEMGO-

   PARAMETER	REFERENCE	   NOTES	GUAR  BY	¦ REQ ¦ BY		   TYP	   MAX
t     su	SCLK-↑			   M 	¦ 40 ¦	   	
t I	SCLK-↑	same edge		   M 	0	f 1 1 1 1	
t !	SCLK-↓	 	P	i ! ! !		; ! ! !	60
t     DLH	SCLK-↓	  1st after BUSY-↓ 	P	i       		i I I I	100
t DHL		i ¦1st after BUSY-↑  following MRQ-↑	P	i ! !	i 		64
t     DLH	MRQ-↓		P	i ! !	i   		86
t     DLH	SCLK-↓	  aborted MEMGO 	P	 	! !		130
t     DHL	SCLK-↓	 	1/0	i ! !	; ; ;		45
t	SCLK-↓	  next edge 	   I/O 	   	   30 		110

Table 6-22. Timing Specifications for MLOST-

   PARAMETER	REFERENCE ;	NOTES	GUAR  BY		R EQ BY		MIN	TYP	MAX
t , t			¦ BB	1					50
t	PON+↑		BB			!	500 us	! ! !	! ! !
su         t	PON+↑		BB	1			10	  -	   1
H	DOM: A		 		SW*		ms 5	 	second  
it i H	PON+↑			1	S₩~	-	ms	!	!

<sup>\*</sup>Processor does not latch MLOST-. During the pretest, the state of this line is used by the software to determine whether or not to initialize memory.

Table 6-23. Timing Specifications for MP+

  PARAMETER	REFERENCE	•	GUAR  BY				MIN	TYP ¦	MAX
t   su	VALID-↑	     	     		1/0	1 1 1	0		
t H	SCLK-↑	Second SCLK-  after  VALID-  (non-I/O  instruction). 2nd  SCLK-  after last  IOGO- (I/O instr.)			1/0		0		
t D	SCLK-↑	during MEMGO	 		M		27		 
t H	SCLK-↓	i  that causes MEMGO-↑ 	 	1 1 1 1	М		0		; ! ! !
t I	SCLK-↑	1C+SHC before next  instruction fetch  MEMGO-	   P 						127     
t DHL	SCLK-↑	  same edge 	P	1				! !	78 

Table 6-24. Timing Specifications for MRQ-

   PARAMETER  !	REFERENCE	   NOTES	GUAR  BY	-	REQ BY		MIN	     1	YP	   	MAX
t	SCLK-↑	lany edge	 		P		51			   	
t     H	SCLK-↑	! !	;		P	1 1 1 1	18	!		 	
t DHL	SCLK-↓	i  any edge 	1/0					i    -		 	50
i i   t	SCLK-↓	i  that causes 	MEMGO-↑; I/O				30	i   		i !	110*

<sup>| \*</sup> Note that MRQ-↑ does not meet the processors tsu requirements during |
| a DMA cycle. This is a don't care, since BUSY will hold off processor|
| by that time.

Table 6-25. Timing Specifications for PE-

  PARAMETER	REFERENCE	•	GUAR    BY			TYP	MAX
t ¦		Must occur  during window	   	I/0	50		
t su		First edge after  edge that causes  RNI-↓ (instruction  fetch window)		I/O	0		
t H	End window SCLK-↑	First edge after   VALID=  (instruction   fetch window)		I/O	0		
t su	Start window SCLK-↓	First edge after  edge that causes  VALID-+  (DMA  window)	i i !	I/O	0		
t H	End window SCLK-↓	Second edge after  edge that causes  VALID-↑ (DMA  window)	1	   I/O 	0     		
t pw		i ! !	M	i ! ! !	i ¦ 50 ¦	i ! !	
t DHL	SCLK-↑	i  during VALID 	M	i ! ! !	i 1 1 1		55
t H	i   SCLK-↓ 	  1st after VALID-  	i i i	!	i   15 	! ! !	 
t su	¦   SCLK-↓ 	  1st after VALID_↑	 	i   P 	17	 	i ! ! ! !
t H	i ¦ SCLK-↓ ¦	  1st after VALID-↑ 	:	P	13	:	! ! ! !

Table 6-26. Timing Specifications for PFW-

   PARAMETER	REFERENCE	   NOTES	GUAR  BY		REQ BY		MIN	   TYP		MAX
t t	PON+↓	 	PS	1			5 ms	     	:	
t su	PON+↑	! 	PS			! !!	10 ms	! ! !	!	
t		! ! ! !	PS					! ! ! !		50
t	PON+↑	! ! ! !	 		P		50	! ! !	-	
   t   su 		Software requires  time for power  down routine to  execute			SW		5 ms			

Table 6-27. Timing Specifications for PON+

  PARAMETER	REFERENCE	   NOTES	GUAR  BY	•	•	•	MIN	1	TYP	!	MAX
t		Supplies up and  within regulation	PS				50 ms		65 ms		100 ms
t,t r F			PS								50 ns
t		Time required to fully initialize CPU			P		2C				

Table 6-28. Timing Specifications for PS-

   PARAMETER	REFERENCE	¦ NOTES	GUAR  BY	•	-	•	MIN		TYP		MAX
All		same as data bus requirements for all memory writes	: :		M						
t	SCLK-↑		P	1		1					82

REMEM- same as MEMGO-

Table 6-29. Timing Specifications for RNI-

	REFERENCE	   NOTES	GUAR  BY	-	-	•	MIN	!	TYP	   	MAX
t	SCLK-↑	1st after MEMGO-↓ 	l P			<del>-</del>					48
t DLH	SCLK-↑	that causes VALID-↑	P					1		} !	48
t t ;	SCLK-↓	during VALID-			I/O		25	1			
t H	SCLK-↓	i  same edge 	i 1 1	!	I/O	!	30				

Table 6-30. Timing Specifications for SCHID-/SCHOD-

 	REFERENCE	   NOTES	GUAR    BY		MIN	TYP	MAX
t   t		SCHID-↓ to SCHOD-↓ 	I/O		 	5	7.5
SCHOD-	SCLK-↑	  -  Edge that caused  SCHID	I/O				25
SCHID-	SCLK-↑	! ! ! !	 	I/O	0		
SCHID-	SCLK-↑	  Same edge 	f 1 1 1 1	I/O	   15   		
t DLH	SCLK-↑	i   	P	i 1 1 1 1			57
   t   DHL	SCLK-↑	¦  next edge 	l l l	i   	i ! !		57

<sup>#</sup>If a low priority interface asserts SLAVE-, a higher priority inter- | face can get the slave cycle if the higher priority interface lowers | SCHOD- at any time up until IC-169 ns after the SCLK- which caused | SCHID-.

Table 6-31. Timing Specifications for SCLK-

PARAMETER	REFERENCE ;	NOTES		•	REQ BY	   MIN	TYP	MAX
f	 		P			01%	4.40¦ MHz ¦	+.01%
	i						İ	
duty cyc			 P	 			40%	+

Table 6-32. Timing Specifications for SELFC-

  PARAMETER	REFERENCE	   NOTES	GUAR  BY	•	-	•	MIN	   TYP	MAX
t   DHL	SCLK-↓	that causes MEMGO 	-↓¦ I/O					 	80
t H	SCLK-↓	  that causes MEMGO 	<b>-</b> ↑ I/O				40	; ! ! !	180
t su	SCLK-↑	during MEMGO-			М	1 1 1 1	56	8 1 1 2 8	 
t	SCLK-↓	i  that causes MEMGO 	<b>-</b> ↑ ¦	1	М		0	! ! !	! ! !

Table 6-33. Timing Specifications for SLAVE-

+  	REFERENCE	   NOTES	GUAR  BY		_		MIN	H H	¦ ¦ MA	.X
t	SCLK-↑	 	I/O 			1 ! !		       	4   	15
t DLH	SCLK-↑	first after SCHID=	1/0					! ! ! !	13	<b>5</b> 0
t	SCLK-↓	! ! ! !			P	1 1 1	28	! ! !	1	
t     H	SCLK-↑	that causes SCHOD-1	1	-	P	-	14	! !	1	

Table 6-34. Timing Specifications for VALID-

  PARAMETER	REFERENCE	   NOTES	GUAR    BY	REQ BY	MIN	TYP	MAX
t DHL		during MEMGO, no refresh#	M		31		63
t DLH	SCLK-↑	  next edge 	М		31		63
i i   t     su	SCLK-↓			I/O	10		
   t	SCLK-↓	i  same edge 		I/O	30 		
t     t     su	SCLK-↓			P	10		
	SCLK-↓	  same edge 		P	15		

#Will be delayed one or two cycles in the case of refresh or ROM access.

Table 6-35. Timing Specifications for WE-

PARAMETER	REFERENCE	   NOTES	GUAR  BY				MIN		TYP	MAX	-+
t su	SCLK-↑	during MEMGO-			М		10		      		
t H	SCLK-↓	that causes MEMGO-1			М		0	1 1 1 1 1			
t D	SCLK-↓	  that causes MEMGO  	I/O	i !! !!		i		i		100	
	SCLK-↓	  that causes MEMGO-1 	1/0	1		1 11 11	20	!			i !
t	SCLK-↓	  that causes MEMGO-\ 	P							62	!
   t   H	SCLK-↓	  that causes MEMGO-1 	P				8				i !
t DZA	SCLK-↓	  after BUSY-↑ for  MRQ-↑	P					1 1 1 1 1		68 	i 
t DZ	¦   SCLK-↓ 	  that causes IAK-↓	l P	!		1 1 1		1		63 	i 

Table 6-36. Backplane Signal Definitions

ABO+ - AB14+

| FULL NAME: Address Bus 0-14 (Tri-state, high true)

DRIVEN BY: The processor card or the I/O Master during a DMA transfer

or while receiving interrupt service. (In the case of

interrupt service, the card drives ABO - AB5 with its select;

code and AB6 - AB14 with zeros.)

RECEIVED BY: Memory and processor card.

FUNCTION: The address bus is used to transfer a 15-bit absolute

address to the memory, of which ABO is the least significant; bit. The processor will latch the select code of the highest; priority interrupting device. The memory controller latches; the address bus in the case of a memory protect violation.

| TIMING: The address bus is driven with the assertion of MEMGO-

during a DMA transfer and during an interrupt cycle.

| NOTE: The default address bus driver is the processor card, which

drives the address bus at all times except the following:

1) During the assertion of IAK-.

2) During the assertion of a DMA MEMGO.

AEO+ - AE4+ Alternate name for SCO+ - SC4+

| (SCO+)-(SC4+) |

| FULL NAME: Address Extension Bus 0 - 4

| DRIVEN BY: Interface Cards, processor card

| RECEIVED BY: Memory Controller

| FUNCTION: The address extension bus is used to select one of 32 maps

in order to map the memory access.

! TIMING: The Address Extension Bus is driven simultaneously with

AB0 - AB14.

Table 6-36. Backplane Signal Definitions (Continued)

BUSY-

| FULL NAME: Memory Busy (Tri-state, low true)

! DRIVEN BY: Memory Controller

RECEIVED BY: Processor and interface cards

! FUNCTION: BUSY- is asserted by the memory to indicate that it is

unable to begin a new cycle.

TIMING: BUSY- is asserted on the rising edge of SCLK-, following

the assertion of MEMGO-. BUSY- is released on the rising edge of SCLK- that precedes the next possible memory

cycle by one cycle of SCLK-.

CCLK-

FULL NAME: Communications Clock (low true)

! DRIVEN BY: Processor card

RECEIVED BY: Interface cards

FUNCTION: This clock provides a fixed frequency which may be used to

drive a state machine, or which may be divided down for baud rate generation. The processor uses CCLK to generate

the 10 millisecond time base tick.

! TIMING: 14.7456 MHz clock with a 50-percent duty cycle. It is not

synchronized to any of the other backplane clocks.

CPUTURN-

| FULL NAME: Processor Turn

! DRIVEN BY: Processor Card

RECEIVED BY: All interface cards

FUNCTION: Asserted during RNI-. The assertion of CPUTURN- inhibits all!

interface cards from reasserting MRQ- once all current

requests are satisfied.

| TIMING: Asserted during RNI-

Table 6-36. Backplane Signal Definitions (Continued)

CRS-

| FULL NAME: Control Reset (low true)

| DRIVEN BY: Processor Card

RECEIVED BY: All cards

FUNCTION: The assertion of CRS- completely resets the I/O system.

All of the following will occur:

1. All interface control flip-flops will be cleared.

2. All interface flag flip-flops will be cleared.

3. All pending interrupts will be cleared except power fail.

4. The interrupt system will be turned off.

5. The global register will be disabled.

6. Power fail interrupts will be enabled.

7. Parity interrupts will be enabled.

8. TBG flag and control will be cleared and any pending TBG interrupt will be cleared.

9. Memory protect will be turned off and any pending memory protect interrupts will be cleared (this is only important in the boot mode, where memory protect interrupts are suppressed).

10. Parity valid LED on memory cards will be turned on.

In addition, each interface card interprets CRS- to perform its own various reset functions.

TIMING: CRS- is asserted for one cycle of SCLK- when a CLC 0 instruction is executed.

Table 6-36. Backplane Signal Definitions (Continued)

(DB0+)-(DB15+)

FULL NAME: Data Bus 0-15 (Tri-state, high true)

DRIVEN BY: Any memory or interface card or the processor card.

RECEIVED BY: Any memory or interface card or the processor card.

FUNCTION: DBO to 15. of which DBO+ is the least significant bit,

are used for all system data transfers.

TIMING: An interface card drives the data bus during the assertion

of MEMGO- on a DMA write. The memory drives the data bus on a read cycle for one cycle (the last cycle of the memory access). The processor card drives the data bus with the assertion of MEMGO- on a memory write (STA), with IOGO- on

an I/O write (OTA).

FETCH-

| FULL NAME: Instruction Fetch (low true)

! DRIVEN BY: Processor Card

RECEIVED BY: Memory Card Logic Analyzer Interface

FUNCTION: Asserted to signal that the current memory read is an

instruction fetch and not an operand read. This aids the logic analyzer in determing which memory accesses are instructions for 64000 disassembler or as a 1610 qualifier

input.

TIMING: The processor asserts FETCH- at SCLK-† during MEMGO-

and releases FETCH at SCLK-1 which causes VALID-1. FETCH

has the same timing as BUSY-.

IAK-

| FULL NAME: Interrupt Acknowledge (low true)

DRIVEN BY: Processor card

RECEIVED BY: Any interrupting card

| FUNCTION: Asserted to signal that an I/O interrupt request is about

to be serviced and to freeze the interrupt priority chain.

Table 6-36. Backplane Signal Definitions (Continued)

TIMING: IAK- is asserted by the processor card following the start

of the short half cycle of SCLK-. It is held until after the trap cell instruction has commenced. (BUSY- $\downarrow$  causes IAK- $\uparrow$ .) The A600 CPU differs from the L-Series in that IAK- is only asserted during service of I/O interrupts,

select code 20 and above.

| ICHID-

| FULL NAME: Interrupt Chain In Disable (low true)

| DRIVEN BY: The next higher priority card, to whom this signal is

ICHOD-.

| RECEIVED BY: All interface cards

| FUNCTION: See ICHOD-

| TIMING: See ICHOD-

! NOTE: See ICHOD-

! ICHOD-

| FULL NAME: Interrupt Chain Out Disable (low true)

| DRIVEN BY: All interface cards, and the processor card (which is the

top of the chain).

RECEIVED BY: The next lower priority card, to whom this signal is

ICHID-.

FUNCTION: Asserted to disable lower priority cards from interrupting.

A high on this line keeps interrupt generation enabled. ICHOD— is part of the ICHID—/ICHOD— daisy chain, used to determine interrupt priority. The A600 CPU ties this line high so that the highest priority I/O card can always

respond when IAK- is asserted.

! TIMING: Asserted by an interface card when its ICHID line goes

low, or when its FLAG and CONTROL flip-flops are both set.

De-asserted on either a CLF, CLC, or PON+.

Table 6-36. Backplane Signal Definitions (Continued)

INTRQ-

| FULL NAME: Interrupt Request (open-collector, low true)

! DRIVEN BY: All interface cards

RECEIVED BY: Processor card

FUNCTION: Asserted to signal an interrupt request, and held low

until the interrupt gets service, until PON+ goes low,

or until a CLC 0 is executed.

TIMING: Asserted by an interface card when both its CONTROL and

FLAG flip-flops are set and its ICHID- signal is high.
De-asserted when the CONTROL or FLAG flip-flop is cleared,
or 2 cycles after the assertion of IAK- while ICHID- is

high.

IOGO-

FULL NAME: I/O Handshake Request Acknowledge (low true)

DRIVEN BY: Processor card

RECEIVED BY: All interface cards

FUNCTION: Asserted to signal that the processor card is ready to

receive a command or send or receive an operand from an interface card. De-asserted when the transfer has been

completed.

TIMING: Pulled low when the data bus is available for transfers

and released as soon as the data has been clocked off the

backplane.

NOTE: For some types of I/O transfers, this signal will

participate in a double handshake.

IORQ-

FULL NAME: I/O Handshake Request (open collector, low true)

DRIVEN BY: All interface cards

RECEIVED BY: Processor card

FUNCTION: Asserted to signal that an interface requires processor

service, and de-asserted when being serviced.

Table 6-36. Backplane Signal Definitions (Continued)

TIMING: Asserted within 2 cycles after the rising edge of RNT-

Asserted within 2 cycles after the rising edge of RNI-, or, in slave mode on the next rising edge of SCLK- after SCHID- goes high. De-asserted to signal that data will be valid on the second rising edge of SCLK-, or during an

input, to signal that data has just been latched.

NOTE: For some types of I/O transfers, this signal will

participate in a double handshake.

MCHID-

| FULL NAME: Memory Chain In Disable (low true)

DRIVEN BY: The next higher priority card, to whom this signal is

MCHOD-.

RECEIVED BY: All interface cards

FUNCTION: Asserted to disable initiation of a memory cycle.

TIMING: MCHID- is asserted a maximum of one cycle after MRQ- goes

low. Released as soon as memory cycle of higher priority

device is complete.

MCHOD-

| FULL NAME: Memory Chain Out Disable (low true)

| DRIVEN BY: All interface cards and processor card.

RECEIVED BY: The next lower priority card, to whom this signal is

MCHID-.

FUNCTION: Asserted to disable all lower priority cards from

initiating a memory cycle.

TIMING: An interface card wanting a DMA cycle asserts MCHOD- at

the end of the short half cycle of SCLK-. MCHOD- is

de-asserted at the end of the short half cycle, following the assertion of BUSY-. The processor card is the top of this priority chain. MCHOD- is tied high on the processor

card.

NOTE: All cards not using the memory priority chain must connect |

MCHOD- to MCHID-.

Table 6-36. Backplane Signal Definitions (Continued)

MCHODOC-

FULL NAME: Memory Chain Out Disable Open Collector (open collector,

low true)

DRIVEN BY: All interface cards

RECEIVED BY: Head of priority chain on lower priority stack.

FUNCTION: Used as look-ahead for the memory priority chain. If any

interface card in the higher priority stack asserts

MCHODOC-, all interface cards in the lower priority stack

will become disabled from initiating a memory cycle.

TIMING: An interface card wanting a DMA cycle asserts MCHODOC- at

the end of the short half cycle of SCLK-. MCHODOC- is released at the end of the short half cycle, following the

assertion of BUSY-.

NOTE: As far as the output of any given interface card is

concerned, MCHODOC- is logically identical to MCHOD-.

The pull-up resistor on this line is located on the 20-slot backplane. The smaller backplane configurations are not large enough to require look-ahead in the memory priority

chain, so this line is not terminated in these smaller

configurations.

| MEMDIS-

FULL NAME: Memory Disable (low true)

! DRIVEN BY: Processor card

RECEIVED BY: Memory card

FUNCTION: To select boot memory (ROM or RAM) access

TIMING: Asserted and released with MEMGO-

NOTE: MEMDIS- is not bussed up and down the backplane; instead,

it runs above the SLAVE- chain (see PS- signal).

Table 6-36. Backplane Signal Definitions (Continued)

MEMGO-

FULL NAME: Memory Cycle Initiation (open collector, low true)

| DRIVEN BY: Processor and interface cards.

RECEIVED BY: Memory and processor cards.

FUNCTION: Pulled low to signal a memory request and released once

service begins.

TIMING: MEMGO- may be asserted by the card wishing to initiate a

memory cycle after the falling edge of SCLK- that follows the release of BUSY-. MEMGO- is released by the processor card after the assertion of BUSY-. MEMGO- is released by an interface card after being held low for one cycle of SCLK-. The processor may abort MEMGO- if MRQ- is asserted on the same edge (as MEMGO assertion) when the processor

is refetching an I/O instruction.

MLOST-

FULL NAME: Memory Lost (open collector, low true)

DRIVEN BY: Processor, memory, and battery back-up card

RECEIVED BY: Processor card

FUNCTION: MLOST- is asserted by the battery back-up card (Model 6) or

module (other A600 computers) to indicate that memory power was lost when system power last went down. Memory will then be cleared on the next power up. In a case where there is no back-up supply for the memory, MLOST- can be grounded. This may be accomplished by a switch setting on the processor card which grounds MLOST-, or by a switch setting on the memory card which shorts +5V to +5M and

grounds MLOST-.

TIMING: Asserted as soon as memory power fails. Released 10 ms

after the rising edge of PON+.

Table 6-36. Backplane Signal Definitions (Continued)

MP+

FULL NAME: Memory Protect (open collector, high true)

DRIVEN BY: Processor card

RECEIVED BY: All interface cards and memory controller

FUNCTION: MP+ is asserted to indicate that the memory protect system

is on. When MP+ is high, all I/O interface cards are inhibited from recognizing I/O instructions. DMA is not affected. MP+ enables the memory protect logic on the

memory controller.

TIMING: MP+ is asserted after an STC 05 instruction. It is released

before IAK- is asserted. MP+ is always in the proper state before RNI- is asserted and does not change until the next

instruction fetch is initiated.

MRQ-

| FULL NAME: Memory Request (open collector, low true)

| DRIVEN BY: All interface cards

RECEIVED BY: Processor card

FUNCTION: Asserted to indicate that an interface card performing

DMA has requested a memory cycle. If MRQ goes low when when the processor asserts MEMGO, the processor will take the memory cycle except in the case of a memory access to refetch an I/O instruction. If MRQ- stays low for more than one cycle the processor card is inhibited from

requesting a memory cycle.

TIMING: An interface card wanting a DMA cycle asserts MRQ- at

the start of the long half cycle of SCLK-. MRQ- is de-asserted on the falling edge of SCLK- after the

assertion of BUSY-.

| PE-

| FULL NAME: Parity Error (open collector, low true)

DRIVEN BY: Memory card.

RECEIVED BY: Processor, interface and memory array cards

Table 6-36. Backplane Signal Definitions (Continued)

FUNCTION: Asserted if last memory read produced a parity error.

| TIMING: PE- is asserted in the short half cycle after the release

of VALID-.

PFW-

FULL NAME: Power Fail Warning (open collector, low true)

| DRIVEN BY: Power supply

RECEIVED BY: Processor card and battery back-up card

FUNCTION: Asserted to signal an ac line voltage failure.

| TIMING: Asserted at least 5 ms before the fall of PON+.

Released before the rise of PON+.

PON+

FULL NAME: Power On (open collector, high true)

DRIVEN BY: Power supply and processor.

RECEIVED BY: All cards in system.

FUNCTION: PON+ is asserted by the power supply shortly after all

power supply voltages are stable, to allow time for initialization on individual system cards. It is also pulsed low by a momentary switch located on the processor

card in order to reset the computer.

TIMING: Asserted 1 ms after all power supplies are stable and

within regulation. Deasserted if any supply falls below

a tolerable level.

PS-

| FULL NAME: Parity Sense

DRIVEN BY: Processor card.

RECEIVED BY: Memory card.

FUNCTION: A high level on PS- causes memory to generate and detect

odd parity. A low on PS- causes memory to generate and

detect even parity.

Table 6-36. Backplane Signal Definitions (Continued)

The level of PS- is selected by flag 5. An STF 5 selects TIMING: even parity and a CLF 5 selects odd parity. NOTE: On power up, PS- is set for odd parity. Also note that PSis not bussed up and down the backplane. Instead, it is sent by the processor card only to the memory cards located above it. See figure below. **MEMORY** J1-2 PS-J1-1 **PROCESSOR** ICHOD J1-2 ICHID I/O CARD S08 ICHOD J1-2 ICHID I/O CARD S08

Table 6-36. Backplane Signal Definitions (Continued)

REMEM-

Remote Memory (open collector, low true) | FULL NAME:

| DRIVEN BY: Interface cards

| RECEIVED BY: Memory

! FUNCTION: REMEM- is asserted to indicate that the simultaneous

> MEMGO- which occurs should initiate a memory cycle with the remote memory. Any memory card in the system should

ignore MEMGO- if it occurs with REMEM-.

REMEM- is asserted and released with MEMGO-. TIMING:

RNI-

FULL NAME: Read Next Instruction (low true)

DRIVEN BY: Processor card.

RECEIVED BY: All interface cards.

RNI- is asserted to indicate that the current memory cycle FUNCTION:

is an I/O instruction fetch and that an I/O instruction is

to be broadcast on the data bus.

RNI- is asserted with the fetch address. It is released TIMING:

after the start of the short half cycle of SCLK- after

VALID- is asserted.

NOTE: The instruction is to be latched on the trailing (rising) edge of VALID- following the de-assertion of RNI-

| SCO+ - SC4+ Alternate name for (AEO+)-(AE4+)

| FULL NAME: Address Extension Bus 0 - 4

DRIVEN BY: Interface Cards, processor card

RECEIVED BY: Memory Controller

| FUNCTION: The address extension bus is used to select one of 32 maps

in order to map the memory access.

The Address Extension Bus is driven simultaneously with TIMING:

AB0 - AB14.

Table 6-36. Backplane Signal Definitions (Continued)

SCHID-

FULL NAME: Slave Chain In Disable (low true)

DRIVEN BY: The next higher priority card, to whom this signal is

SCHOD-.

RECEIVED BY: All interface cards

FUNCTION: See SCHOD-

TIMING: See SCHOD-

S CHOD-

| FULL NAME: Slave Chain Out Disable (low true)

! DRIVEN BY: All interface cards

RECEIVED BY: The next lower priority card, to whom this signal is

SCHID-.

FUNCTION: SCHOD- is asserted to disable lower priority cards from

entering slave mode. SCHOD- is part of the SCHID-/SCHODpriority chain, used to settle conflicts for slave mode

processing.

TIMING: SCHOD- is asserted with SLAVE-, or if a higher priority

card pulls on SCHID-, and is held as long thereafter as it takes to daisy chain to ripple down. Likewise, SCHOD- is

released with SLAVE- or SCHID-.

NOTE: The top of the priority chain is the processor card.

Whenever SLAVE- is asserted, and the processor card has completed executing the current instruction, SCHOD- goes

high for one cycle of SCLK-.

There must be exactly one non-inverting Schottky gate on

each card between SCHID- and SCHOD-. Example:




Table 6-36. Backplane Signal Definitions (Continued)

SCLK-

FULL NAME: Slow clock

DRIVEN BY: Processor card

RECEIVED BY: All system cards

FUNCTION: SCLK- is used to synchronize many diverse system signal

interactions.

TIMING: SCLK- is derived from a 22 MHz clock known as FCLK. It is

generated with a divide-by-5 circuit which produces a

signal with a minimum of a 227.1 ns period and a 40-percent

duty cycle.


NOTE: In all timing descriptions, the term "short half-cycle"

refers to the time (2/5 period) when SCLK- is high. The "long half-cycle" refers to the 3/5 period when SCLK- is

low.

So as to minimize clock skew, all cards are required to

receive SCLK- into an S240.



SC5 Alternate name for SELFC-

SELFC-

FULL NAME: Self Configure (low true)

DRIVEN BY: Interface Cards

RECEIVED BY: Memory Controller

FUNCTION: SELFC- is asserted to indicate that a DMA self-configuration!

is occurring so that the A600 memory controller can force map 0. Also, during an I/O interrupt, map 0 is forced by

the assertion of SELFC-.

TIMING: SELFC is driven simultaneously with ABO - AB14.

Table 6-36. Backplane Signal Definitions (Continued)

SLAVE-

FULL NAME: Slave Request (open collector, low true)

DRIVEN BY: Interface cards

RECEIVED BY: Processor card

FUNCTION: SLAVE- is asserted to request the processor to enter slave

mode (to force the processor to enter an I/O handshake).

TIMING: SLAVE- is held asserted until the start of the long half

cycle of SCLK- following the release of SCHID-.

VALID-

FULL NAME: Data Valid (Tri-state, low true)

DRIVEN BY: Memory controller card.

RECEIVED BY: Processor and interface cards

FUNCTION: VALID— is asserted to signal that the data on the data bus

is about to become valid during a memory read cycle.

TIMING: On a read cycle, the memory will assert VALID- after the

rising edge of SCLK- that precedes the appearance of valid data on the backplane by one cycle. VALID- will be held low for one cycle and then released after the rising edge of SCLK- after data has become valid on the

data bus. VALID- is also asserted with the same timing

during a write.

WE-

| FULL NAME: Write Enable (Tri-state, low true)

DRIVEN BY: Any card accessing memory

RECEIVED BY: Memory card

| FUNCTION: WE- is asserted to signal a memory write, and held high to

signal a memory read.

| TIMING: WE- is asserted and released with (ABO+) - (AB14+)

#### 6.7 PARTS LOCATION

Parts locations for the backplanes are shown in Figures 6-3 through 6-6.

#### 6.8 PARTS LIST

The parts lists for the 20-slot and 16-slot backplanes are provided in Tables 6-37 and 6-38. Refer to Table 6-39 for the names and addresses of the manufacturers of the parts.

#### 6.9 DIMENSIONS

The dimensions for the CPU, Memory and I/O cards are as follows:

```
Length 289mm (11.38 inches)
Width 172mm (6.75 inches)
Thickness 1.6mm (0.063 inch)
Parts Clearance:
Top-of-card 10.2mm (0.4 inch)
```

Beneath card 5.1mm (0.4 inch)

The backplane and card cage dimensions are the following:

```
20-Slot Backplane
Length 419mm (16.5 inches)
Width 203mm (8.0 inches)

16-Slot Backplane
Length 375mm (14.75 inches)
Width 140mm (5.50 inches)

12030A Card Cage (Power Module excluded)
Width 362mm (14.25 inches)
```

 Width
 362mm
 (14.25 inches)

 Height
 117mm
 (4.63 inches)

 Depth
 313mm
 (12.3 inches)

2156A (20-Slot Rack Mounted Box)
Width 483mm (19 inches)
Height 266mm (10.5 inches)
Depth 6120mm (24 inches)

#### A600 Backplane

2436A, 2486A (16-Slot Rack Mounted Box)
Width 483mm (19 inches)
Height 178mm (7 inches)
Depth 648 (25.5 inches)

Figure 6-12 shows the configuration for the 10-slot backplane, Figure 6-13 shows the 16-slot backplane, and Figure 6-14 shows the 20-slot backplane. Figures 6-15 and 6-16 show the assembly of the rack-mounted boxes used for the 20-slot and 16-slot backplanes, respectively, and Figure 6-17 is the 16-slot backplane schematic diagram.

Table 6-37. 20-Slot Backplane Parts List

REF. DESIG.	HP PART NUMBER	QTY	DESCRIPTION	MFR CODE	MFR PART NUMBER
CR1 CR2,3 R1 R2 W1	1215-8053 1902-0939 1902-0941 1810-0271 1810-0272 0811-3587	42 1 1 1 1	CONNECTOR, PC, 2X25 DIODE 1N5908 DIODE-TRANSIENT SUP NETWORK-RES 9X200 NETWORK-RES 9X330 RESISTOR 0 OHM	28480 11961 11961 01121 01121 20940	1215-8053 1N5908 1.5SE15A 210A201 210A331 104

Table 6-38. 16-Slot Backplane Parts List

REF. DESIG.	HP PART NUMBER	QTY	DESCRIPTION	MFR CODE	MFR PART NUMBER
P1-P3 J4 J5 CR1 CR2 CR3 CR4 R1	1251-8053 1251-8331 1251-8346 1251-8396 1902-0939 1902-0941 1902-0939 0757-0280 1810-0182 0811-3587	21 3 1 1 2 2 2	CONNECTOR, PC, 2X25 CONNECTOR - 4 PIN CONNECTOR - 35 PIN CONNECTOR-PC EDGE DIODE, 1N5908 DIODE, TRANSIENT SUP DIODE, TRANSIENT SUP DIODE, 1N5908 RESISTOR, 1K, .125W F TC=0+-100 RES NET 220/330 X 12 RESISTOR 0 OHM	28480 00779 00779 28480 03287 03287 03287 03287 24546 04200 03123	1251-8053 350424-2 531920-1 1251-8053 1N5908 GS ICTE-12 GS ICTE-12 1N5908 C4 1/8 TO 1001 F 1810-0182

#### Table 6-39. Manufacturer's Code List

The following code numbers are from the Federal Supply Code for Manufacturers Cataloging Handbooks  $H^{1}$ -1 and  $H^{1}$ -2, and their supplements.

# Manufacturer's Code List

MFR NO.	MANUFACTURER NAME	ADDRESS	ZIP CODE
00779	AMP Inc	Harrisburg, PA	17105
01121	Allen-Bradley Co	Milwaukee, WI	53204
01295	Texas Instr Inc Semicond Cmpnt Div	Dallas, TX	75222
03123	Micro Ohm	El Monte, CA	91734
03287	General Semiconductor	Tempe, AZ	85282
03888	K D I Pyrofilm Corp	Whippany, NJ	07981
04200	Sprague Electric	North Adams, MA	01247
04713	Motorola Semiconductor Products	Phoenix, AZ	85008
07263	Fairchild Semiconductor Div	Mt. View, CA	94042
07910	Teledyne Semiconductor	Hawthorne, CA	90250
18324	Signetics Corp	Sunnyvale, CA	94086
19701	Mepco/Electra Corp	Mineral Wells, TX	76067
24546	Corning Glass Works (Bradford)	Bradford, PA	16701
27014	National Semiconductor Corp	Santa Clara, CA	<b>95</b> 05 <b>1</b>
28480	Hewlett-Packard Co. Corporate Hq	Palo Alto, CA	94304
31585	RCA Corp Solid State Div	Somerville, NJ	08876
34335	Advanced Micro Devices Inc	Sunnyvale, CA	94086
34344	Motorola Inc	Franklin Park, IL	60131
56289	Sprague Electric Co	North Adams, MA	01247




Figure 6-12. 10-Slot Backplane Card Configuration




Figure 6-13. 16-Slot Backplane Card Configuration






Figure 6-14. 20-Slot Backplane Card Configuration





# A600 Backplane





Figure 6-16. 16-Slot Box Assembly Diagram (Sheet 2 of 4)



### A600 Backplane






Figure 6-16. 16-Slot Box Assembly Diagram (Sheet 4 of 4)



MEMORY ENABLE/DISABLE CHAIN

Figure 6-17. 16-Slot Schematic Diagram (Sheet 1 of 2)



Α

A600 circuit board power data, 1-11 A600 description electrical, 1-7 physical, 1-1 ABO+ through AB14+, 6-56 Ac line power-down sequence, 5-12 Ac line power-up sequence, 5-13 access boot memory/user ROM, 3-36 address mapping, 3-13 address multiplexer, 4-8 AE0+ - AE4+, 6-56AEO+ through AE4+, 6-68 ALU operators, 2-21 Am2904 operators, 2-22 architecture, 1-7 array card address, 4-5, 4-9 differences, 3-7 jumpers, 4-9 ASG, 2-23

В

backplane 16-slot, 6-6 ABO to AB14, 6-34 Ac loading, 6-18 actual worst case loading, 6-17 AEO to AE4, 6-35 BUSY-, 6-36 capacitance data on 20-slot system, 6-19 card slot constraints, 6-2 card slot pinouts, 6-16 card socket interconnects, 6-15 CCLK-, 6-36 configuration, 6-1 CRS-, 6-37 data bus, 6-18 DBO to DB15, 6-38 Dc loading, 6-14 definition of terms used in timing specifications, 6-30 design rules/guidelines, 6-18 diodes, 6-4 handshake protocol, 6-20 I/O handshake, 6-27 I/O instruction execution, 6-25 I/O transfer protocol, 6-25

```
IAK-, 6-40
   ICHID- and ICHOD-, 6-41
   internal specifications overview, 6-4
   interrupt, 6-23
   interrupt latency, 6-24
   interrupt protocol, 6-21
   INTRQ-, 6-41
   IOGO-, 6-42
   IORQ-, 6-43
   loading rules, 6-14
   MCHID-/MCHOD-, MCHODOC-, 6-44
   MEMDIS-, 6-45
   MEMGO-, 6-46
   memory access protocol, 6-20
   memory handshake, 6-22
   MLOST-, 6-47
   MP+, 6-47
   MRQ-, 6-48
   one-by-eight, 6-7
   one-by-five, 6-9
   one-by-twenty, 6-5
   other lines, 6-18
   parts location, 6-72
   PE-, 6-49
   PFW-, 6-50
   PON+, 6-50
   PS-, 6-51
   RNI-, 6-51
   SCHID-/SCHOD-, 6-52
   SCLK-, 6-52
   SELFC-, 6-53
   slave mode, 6-28
   slave mode transfers, 6-26
   SLAVE-, 6-53
   specifications, 6-11
   two-by-five, 6-8
   VALID-, 6-54
   WE-, 6-55
backplane interface, 3-4
backplane signal definitions
  ABO+ through AB14+, 6-56
  AE0+ - AE4+, 6-56
  AEO+ through AE4+, 6-68
  BUSY-, 6-57
  CCLK-, 6-57
  CPUTURN-, 6-57
  CRS-, 6-58
  DBO+ through DB15+, 6-59
  FETCH-, 6-59
  IAK-, 6-59
  ICHID-, 6-60
  ICHOD-, 6-60
```

```
INTRQ-, 6-61
   IOGO-, 6-61
   IORQ-, 6-61
   MCHID-, 6-62
   MCHOD-, .6-62
   MCHODOC-, 6-63
   MEMDIS-, 6-63
   MEMGO-, 6-64
   MLOST-, 6-64
   MP+, 6-65
   MRQ-, 6-65
   PE-, 6-65
   PFW-, 6-66
   PON+, 6-66
   PS-, 6-66
   REMEM-, 6-68
   RNI-, 6-68
   sco+ - sc4+, 6-56
   SCO+ through SC4+, 6-68
   SC5, 6-70
   SCHID-, 6-69
   SCHOD-, 6-69
   SCLK-, 6-70
   SLAVE-, 6-71
   VALID-, 6-71
   WE-, 6-71
backup system memory support, 5-1
battery backup, 5-1
   +12 volt regulator, 5-9
   +5 volt regulator, 5-9
   -12 volt output, 5-10
   audio alarm, 5-5, 5-11
   battery charger, 5-6, 5-8
   block diagram, 5-7
   interface signals, 5-4
   MLOST signal, 5-11
   over-current protection, 5-9
   over-voltage protection, 5-9
   relay logic, 5-10
   remote/off/on switch, 5-5
   sequence logic, 5-11
   specifications, 5-3
   switch S1, 5-10
   voltage regulators, 5-6
block diagram
   battery backup, 5-7
   memory array card, 4-6
   processor card, 2-11
boot memory, 3-20
   access, 3-20, 3-36
   address, 3-20
```

boot RAM
read access, 3-21
write access, 3-21
BUSY-, 6-57

С

CAS pulse, 4-12
CAS strobe, 4-8
CASEN signal, 4-13
CCLK-, 6-57
 backplane, 2-91
cold power-on, 3-41
control words slave mode processing, 6-26
controller ROM and RAM, 3-14
 memory accesses, 3-15
CPUTURN-, 6-57
CRS-, 6-58
cycle memory, 3-4

D

data transfer rate, 3-10 DATA1 map, 2-40 DB0+ through DB15+, 6-59 decoupling capacitors, 3-42 description memory controller, 3-13 DTST mode flag, 2-73

E

E-register, 2-30
EAG, 2-23
electrical description, A600, 1-7
Execute map, 2-40
external processor, 2-7
external registers, 3-13
memory protect violation, 3-13
parity error latch high, 3-13
parity error latch low, 3-13

F

FETCH-, 6-59
field programmable logic arrays, 2-33
flip-flop
 RAS, 3-28
 RAS-, 3-31

Index-4

```
RPEND-, 3-38
   VAL, 3-36
   VAL-, 3-31
format diagram microinstruction word, 2-12
FPLAs (Field Programmable Logic Arrays), 2-33
frontplane 12038A two-connector, 2-3
frontplane handshake signals, 4-15
frontplane interface
   controller-array card, 3-2
   processor-controller, 3-2
frontplane pin assignments processor/memory controller, 2-5
frontplane signal definitions processor/memory controller, 2-6
full cycle specials SPF field, 2-22
          G
global register enabled flag, 2-70
          Η
half cycle specials SPH field, 2-23
handshakes
   array frontplane, 3-7
   backplane, 3-26
HP 12035A regulation, 1-12
          Ι
I/O data transfers, 3-10
IAK-, 6-59
ICHID-, 6-60
ICHOD-, 6-60
ICRS condition, 2-75
IM1 flag, 2-75
instruction decode PROMs, 2-16
instruction mapping operators, 2-20
instruction set, 1-7
interface requirements, 3-2
interrupt conditions, 3-12
interrupt inhibit flag, 2-70
interrupt request
   A/B fetch (ABFI), 2-76
   I/O (INTRQ), 2-88
   memory protect violation (MPV), 2-46
   memory protect/privileged instruction (MPV), 2-77
   parity error (PE), 2-76
   power fail (PFW), 2-88
   power-on initialization (PONI), 2-76
   slave request (SLV), 2-88
```

time base tick (TBT), 2-88 unimplemented instruction (UIT), 2-77 interrupt request qualification, 2-88 interrupt system flag, 2-70 interrupt vector, 2-90 interrupts memory protect, 3-12 parity error, 3-12 INTRQ-, 6-61 IOG I/O group, 2-23 IOGO-, 6-61 IORQ-, 6-61 J JTAB signal, 2-23 M machine-status register, 2-30 main memory, 3-21 map address latch, 3-14 map RAMs, 3-17 map select self-configuration, 3-17 mapping system, 3-13, 3-17 MCHID-, 6-62 MCHOD-, 6-62 MCHODOC-, 6-63 MEMDIS-, 6-63 MEMGO-, 6-64 MEMGO-killer state machine, 2-91 memory accesses, 3-4, 3-10 address boundaries, 4-10 address latch, 4-14 address multiplexer, 4-8, 4-13 addressing, 4-9 array address configuration, 4-5 array card placement, 4-11 array card select, 4-7 array data latch, 4-8 array placement, 4-11 backplane data drivers, 4-14 bandwidth, 3-4 capacity, 3-8 capacity of array card, 4-9 card select control, 4-12 card select signal, 4-10 CAS generation, 4-12 clock generation, 4-7

```
data latch, 4-14
   mapped, 3-4
   operation control signals, 3-12
   protect system, 3-25
   protect violation, 3-23
   protected, 3-8
   RAS generation, 4-11
   row multiplexer, 4-7
   row selection, 4-12
   self-configuring, 3-8
   stand-by operation, 4-15
memory controller
   configurations, 3-22
   description, 3-13
   functional block diagram, 3-8
   jumpers, 3-7, 3-22
   parity system, 3-24
   signal definitions, 3-45
memory controller registers, 3-18
   memory protect violation register, 3-19
   parity error register, 3-19
memory system
   description, 3-8
   mapping, 3-8
   operation, 3-8
MI/MO chain, 3-7
micro-status register, 2-30
Micro/1000 power modules
   25 kHz sine-wave power, A-49
   battery backup power, A-43
microcycle, 2-13
microinstruction word format diagram, 2-12
microinstruction word format, 2-7
micromachine, 2-7
micromachine freeze conditions, 2-93
microorder
   descriptions, 2-37
   labeling, 2-34
   PELENH, 3-13
   PELENL, 3-13
   PRLEN, 3-13
   sequencer operators, 2-19
   summary from SPF and SPH fields, 2-35
   summary of interrupt and system-level I/O, 2-36
microprogramming user, 1-9
MLOST signal, 5-5
MLOST-, 6-64, A-3
MP+, 6-65
MPEN flag, 2-73
MPVR, 3-18
MRG, 2-23
MRG instructions mapping, 2-24
MRQ-, 6-65
```

0

O-register, 2-30

P

```
PALs (Programmable Array Logic), 2-33
parity
   error register, 3-18
   generation and detection, 3-15
   interrupt, 4-14
   LED latch, 4-14
   status LED, 4-8
parity sense flag, 2-70
parts list
   battery backup card, 5-12
   HP 12103A/C Memory Array Card, 4-17
   HP 12103D Memory Array Card, 4-23
   memory controller card, 3-52
   processor card, 2-102, 2-103, 2-104
parts location
   HP 12013A battery backup, 5-14
   HP 12103A/C Memory Array Card, 4-16
   HP 12103C Memory Array Card, 4-19
   HP 12103D Memory Array Card, 4-22
   memory controller card, 3-51
   processor card, 2-101
PE-, 6-65
PER, 3-18
PFW, 5-5
PFW-, 6-66, A-3
physical description, A600, 1-1
pinouts frontplane, 3-2
pipeline register outputs, 2-23
PON+, 6-66, A-2
power data A600 circuit board, 1-11
power disturbances
   power interruption, 5-1
   power outage, 5-1
   voltage sag, 5-1
power fail, 3-41
   considerations, 3-11
   warning, 5-5
power fail warning, 2-71
power supply
   300 watt, A-27
   440 watt, A-1
   HP 0950-0848 or 0950-0885 regulation, 1-12
```

Index-8

```
HP 0950-0873 or 0950-0893 regulation, 1-12
power supply connector pin assignments
   20-slot box, 6-13
  HP 12032A, 6-12
  Model 6, 6-14
power-on interrupt request flag, 2-70
processor external, 2-7
processor card
   A-register, 2-26
   address extension register, 2-26
   alter-skip group, 2-23
   alter-skip special FPLA, 2-29
   ALU, 2-26
   ALU destination operand, 2-28
   ALU operators, 2-21
   ALU outputs, 2-17
   ALU source operand, 2-27
   ALU status register, 2-30
   Am2901B microprocessor, 2-13
   Am2904 operators, 2-22
   Am2904 status and shift control unit, 2-13
   Am2910 microprogram controller, 2-13
   arithmetic operators, 2-21
   arithmetic unit, 2-26
   arithmetic/logic unit, 2-26
   B-register, 2-26
   bit-slice chips, 2-13
   block diagram, 2-11
   boot memory access, 2-62
   boot select switch buffer, 2-26
   clock generation, 2-15, 2-91
   clocks, 2-19
   control store, 2-7, 2-26
   control store addresses, 2-13
   D-bus, 2-14, 2-17, 2-26
   data-in register, 2-17
   data-in register (DIR), 2-40
   DATA1 map (MAPD), 2-40
   Execute map (MAPX), 2-40
   extended arithmetic group, 2-23
   external central interrupt register, 2-26
   external processor, 2-15, 2-33
   flag status buffer, 2-26
   freeze scheme, 2-47
   functional description, 2-7
   I/O accessing, 2-16
   I/O group, 2-23
   I/O state machine, 2-63
   I/O status register, 2-26
   immediate data, 2-18
   instruction decode, 2-23
   instruction execution during interrupt servicing, 2-90
```

```
instruction fetch, 2-32
 instruction mapping, 2-24
 instruction mapping operators, 2-20
 interrupt controlling functions (ENCN), 2-18
 interrupt processing, 2-15
 interrupt qualifications, 2-88
 interrupt requests, 2-76
 interrupt servicing, 2-90
 interrupt vector, 2-18
 LED register, 2-26
 low select code flag status register, 2-36
main memory access, 2-47
manipulation of low select-code status flags, 2-38
map data in register, 2-26
map data out register, 2-26
map RAM access, 2-41
MAPD register, 2-40
MAPX register, 2-40
MAR, 2-17, 2-26
MDIR, 2-17, 2-26
memory accessing, 2-16
memory address generation, 2-39
memory address register, 2-17, 2-26
memory and I/O access, 2-18
memory data in register, 2-26
memory data out register, 2-26
memory reference group, 2-23
microinstruction address, 2-18
microinstruction word description, 2-19
micromachine, 2-7
micromachine buses, 2-15
micromachine data paths, 2-14
micromachine freezes, 2-92
microorder descriptions, 2-37
microorder labeling, 2-34
microsequencer, 2-25
MRG memory references, 2-32
normal memory read, 2-31
normal memory write, 2-31
PC-register, 2-40
pipeline register, 2-23
schematic cross reference, 2-97
sequencer, 2-23
sequencer operators, 2-19
shift-rotate group, 2-23
slave processing, 2-63
special considerations, 2-94
special operators, 2-22
special reads (SPRD), 2-18
special writes (SPWR), 2-18
SPF and SPH special microorders, 2-35
summary of interrupt and system-level I/O microorders, 2-36
```

RPEND- flip-flop, 3-38

```
summary of microorders from SPF and SPH fields, 2-35
   system environment, 2-3
   system flags, 2-70
   system registers, 2-71
   Y-bus, 2-14, 2-17, 2-26
programmable array logic, 2-33
protected memory access, 3-8
PS-, 6-66
PSFF flag, 2-74
          Q
QMPI flag, 2-74
QPEI flag, 2-74
QTBI flag, 2-75
          R
RAM
   addressing, 3-22
   array, 4-7
   array selection, 3-26
   read access, 3-31
   write access, 3-32
RAS
   drivers, 4-12
   flip-flop, 3-28
   pulse, 4-11
   strobe, 4-8
RAS- flip-flop, 3-31
read-write protect, 3-14
refresh, 3-37
   circuitry, 3-16
   counter, 4-15
   cycle, 3-38
   operations, 3-11
registers
   external, 3-13
   memory protect violation, 3-13
   parity error latch high, 3-13
   parity error latch low, 3-13
REMEM-, 6-68
RNI-, 6-68
```

S

```
SC0+ - SC4+, 6-56
SCO+ through SC4+, 6-68
SC5, 6-70
SCHID-, 6-69
SCHOD-, 6-69
SCLK cycle counter, 3-39
SCLK-, 6-70
   system clock, 2-91
self-test, 1-9
signal
   ABO to AB14, 6-34
   AEO to AE4, 6-35
   BUSY-, 6-36
   CCLK-, 6-36
   CRS-, 6-37
   DBO to DB15, 6-38
   IAK-, 6-40
   ICHID- and ICHOD-, 6-41
   INTRQ-, 6-41
   IOGO-, 6-42
   IORQ-, 6-43
   MCHID-/MCHOD-, MCHODOC-, 6-44
   MEMDIS-, 6-45
   MEMGO-, 6-46
   MLOST, 5-5
   MLOST-, 6-47
   MP+, 6-47
   MRQ-, 6-48
   PE-, 6-49
   PFW-, 6-50
   PON+, 6-50
   power fail warning, 5-5
   PS-, 6-51
   RNI-, 6-51
   SCHID-/SCHOD-, 6-52
   SCLK-, 6-52
   SELFC-, 6-53
   SLAVE-, 6-53
   VAL23-, 3-31
   VAL60-, 3-31
   VALID-, 6-54
   WE-, 6-55
signal definitions
   frontplane, 3-2
   memory controller, 3-45
slave mode enter, 1-8
SLAVE-, 6-71
SPCLK- special clock, 2-91
```

```
special fields
   SPF, 2-7
   SPH, 2-7
special microorders
   SPF, 2-35
   SPH, 2-35
SPF field, 2-17
SPFW flag, 2-75
SPH field, 2-17
SRG, 2-23
STBG flag, 2-75
system registers
   external central interrupt register (ECIR), 2-72
   LED register, 2-72
   switch register, 2-71
   TBT interrupt mask bit, 2-72
```

Т

```
TDI flag, 2-73
test features, 3-11
time base generator flag, 2-70
time base tick, 2-71
timing memory access, 3-30
timing diagram
   boot ROM read, 3-37
   busy memory, 3-28
   clock freeze, 2-93
   clock generation, 2-92
   control reset (CRS), 2-78
   data bus self-test (DTST), 2-79
   data read (MREAD) from main memory, 2-48
   data read contention with DMA request, 2-52
   data read during DMA transfer, 2-51
   data read during refresh, 2-50
   data read from boot memory (MREAD), 2-49
   data write (MWRITE) to main memory, 2-53
   flag status register (LDST and STRD), 2-86
   I/O handshake, 6-27
   I/O interrupt acknowledge (MIAK), 2-59
   I/O read (IORD) handshake, 2-64
   I/O read contention with DMA request, 2-66
   I/O read during DMA transfer, 2-65
   I/O read with extended IORQ, 2-67
   I/O write (IOWR) handshake, 2-67
   I/O write contention with DMA request, 2-69
   I/O write with extended IORQ, 2-68
   instruction decoding (JTAB LVL0), 2-75
   instruction fetch (IFETCH), 2-54
   instruction fetch after JMP (MRGIFETCH), 2-58
   instruction refetch (RFETCH), 2-55
```

```
interrupt, 6-23
   map register read (MAPRD), 2-42
   map register write (MAPWR), 2-43
   MAPRD contention with DMA request, 2-43
   MAPRD during DMA transfer, 2-42
   MAPWR contention with DMA request, 2-45
   MAPWR during DMA transfer, 2-44
   MEMGO killer, 2-87
   memory access LATCH, 3-29
   memory handshake, 6-22
   memory protect, 2-81
   memory protect violation during RAM read, 3-33
   memory protect violation during RAM write, 3-35
   MIAK contention with DMA request, 2-60
   microcode interrupt vectoring (VECT), 2-74
   operand read (MRGREAD) for MRG, 2-57
   parity error, 2-80
   PE address register read (PELENL), 2-78
   power fail warning (PFW), 2-82
   RAM read, 3-23
   RAM write, 3-34
   refresh cycle, 3-39
   RFETCH contention with DMA request, 2-56
   slave mode, 6-28
  TBG interrupt mask bit (IM1), 2-86
   TBT flag setting and clearing, 2-83
   temporary interrupt disable (TDI), 2-79
   time base generator (TBG) tick, 2-84
   time base generator (TBG) turn-off, 2-85
timing specifications
  ABO to AB14, 6-34
  AEO to AE4, 6-35
  BUSY-, 6-36
  CCLK-, 6-36
  CRS-, 6-37
  DBO to DB15, 6-38
  1AK-, 6-40
  ICHID- and ICHOD-, 6-41
  INTRQ-, 6-41
  IOGO-, 6-42
  IORQ-, 6-43
  MCHID-/MCHOD-, MCHODOC-, 6-44
  MEMDIS-, 6-45
  MEMGO-, 6-46
  MLOST-, 6-47
  MP+, 6-47
  MRQ-, 6-48
  PE-, 6-49
  PFW-, 6-50
  PON+, 6-50
  PS-, 6-51
  RNI-, 6-51
```

SCHID-/SCHOD-, 6-52 SCLK-, 6-52 SELFC-, 6-53 SLAVE-, 6-53 VALID-, 6-54 WE-, 6-55 transfer rate data, 3-10

U

UCLK- clock freeze, 2-92 user ROM access, 3-36

V

VAL flip-flop, 3-36
VAL- flip-flop, 3-31
VAL23- signal, 3-31
VAL60- signal, 3-31
VALID-, 6-71
VCP, 1-8
ventilation, 1-13
Virtual Control Panel, 1-8
enter, 1-8

W

warm power-up, 3-42 WE-, 6-71

