

Engineering Diagrams Set

HP 3000 Series 33



NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

Copyright © 1979 by HEWLETT-PACKARD COMPANY

LIST OF EFFECTIVE PAGES

The List of Effective Pages gives the date of the current edition and of any pages changed in updates to that edition. Within the manual, any page changed since the last edition is indicated by printing the date the changes were made on the bottom of the page. Changes are marked with a vertical bar in the margin. If an update is incorporated when an edition is reprinted, these bars are removed but the dates remain. No information is incorporated into a reprinting unless it appears as a prior update.

First Edition Jan 1979

PRINTING HISTORY

New editions are complete revisions of the manual. Update packages, which are issued between editions, contain additional and replacement pages to be merged into the manual by the customer. The date on the title page and back cover of the manual changes only when a new edition is published. When an edition is reprinted, all the prior updates to the edition are incorporated. No information is incorporated into a reprinting unless it appears as a prior update. The edition does not change.

First Edition Jan 1979

iv

CONTENTS

SECTION I GENERAL INFORMATION
Introduction
SECTION II LOGIC SYMBOLOGY
Introduction 2-1 Logic States 2-1 Inversion 2-1 Logic Symbology 2-1 Gates 2-1 "AND" gate 2-1 "OR" gate 2-1 "NAND" gate 2-1 "NOR" gate 2-1 "XOR" gate 2-1 "STROBE" gate 2-1 "EXPANDED" gate 2-2 "ENCODING" gate 2-2 "ENCODING" gate 2-2 Multivibrator 2-2 Flip-Flop 2-2 Clocked R-S Flip-Flop 2-2 Clocked R-S Flip-Flop 2-3 Clocled J-K Flip-Flop 2-3 Latch Flip-Flop 2-3 Gate Flip-Flop 2-3 Schmitt Trigger 2-4 One shot 2-4 Free-Running Multivibrator 2-4 Amplifier 2-4 Multipurpose Logic Symbol 2-4
SECTION III DIAGRAMS
Introduction 3-1 Part Location Diagrams 3-1 Schematics 3-1 Power Control Module (60 Hz) 3-4 Power Control Module (50 Hz) 3-9 Power Supply Unit 3-12 System Front Panel 3-32 CPU Processor 3-37 Maintenance Interface 3-40

3-45 3-48 3-51 3-55 3-57 3-63 3-70
4-1 4-1 4-3 4-4 4-5 4-6 4-7 4-9 4-16 4-16 4-16 4-16 4-2 4-2 4-2 4-2 4-3 4-3
5-1 5-3 5-4 5-5 5-7 5-8 5-9 5-1 5-1 5-1

V

ILLUSTRATIONS

2-1	Gate Symbols 2-1
2-2	Three-Input "AND" Gate Logic Symbol
	and Truth Table
2-3	Three=Input "OR" Gate Logic Symbol
	and Truth Table
2-4	Three-Input "NAND" Gate Logic Symbol
	and Truth Table
2-5	Three-Input "NOR" Gate Logic Symbol
	and Truth Table
2-6	and Truth Table
	and Truth Table
2-7	Expanded Gate Logic Symbol
2-8	Strobe Controlled Gate and Amplifier Symbols 2-2
2-9	Three-Input Encoding Gate, Logic Symbol 2-2
2-10	Typical Encoding Gate Cricuit 2-2
2-11	Basic Logic Symbol Multivibrator 2-2
2-12	General Flip-Flop Logic Symbol 2-2
2-13	R-S Flip-Flop, Logic Symbol
	and Truth Table 2-2
2-14	Clocked R-S Flip-Flop, Logic Symbol
	and Switching Waveforms
2-15	R-S Flip-Flop with Inverted Clock Input,
	Logic Symbol, and Switching Wavefroms 2-3
2-16	Logic Symbol for Clocked R-S Flip-Flop
	with Direct Set and Direct Clear 2-3
2-17	Toggle Flip-Flop Logic Symbol
	and Switching Waveforms 2-3
2-18	Toggle Flip-Flop Logic with Inverted Input,
	Logic Symbol and Switching Waveform 2-3
2-19	J-K Flip-Flop Logic Symbol 2-3
2-20	Clocked J-K Flip-Flop Logic Symbol
	and Truth Table2-3
2-21	Latch Flip-Flop Logic Symbol
	and Truth Table 2-3
2-22	Delay Flip-Flop Logic Symbol
	and Switching Waveform
2-23	"NAND" Gate Flip-Flop, Logic Symbol 2-3
2-24	"NOR" Gate Flip-Flop, Logic Symbol 2-4
2-25	Schmitt Trigger Circuit Logic Symbol 2-4
2-26	One-Shot Multivibrator Logic Symbol 2-4
2-27	Free-Running Multivibrator Logic Symbol 2-4
2-28	Input and Output Wavefroms of Controlled
	Free Running Multivibrator 2-4
2-29	Amplifier Logic Symbol 2-4
2-30	Differential Amplifier Logic Symbol 2-4
2-31	Multipurpose Logic Symbols 2-4
2-32	Nonstandard Logic Symbols

VI

TABLES

3-1 4-1 5-1	Diagrams Index	2

GENERAL INFORMATION

SECTION

1-1. INTRODUCTION

The Engineering Diagrams set provides component location and schematic diagrams for the HP 3000 series 33 computer system. Also included is a breaf explanation of some logic symbology used to document the system, signal, and power distribution information.

1-2. SCOPE

This manual is intended for use by the Customer Engineers who are familiar with the system theory and maintenance procedures.

1-3. SECTIONS

- O Section II, Logic Symbology. Section II describes the logic symbology used in the system. It also provides integrated circuit diagrams and describes their operation.
- O Section III, Diagrams. Section III contains schematic, part location, and part number information for printed circuit assemblies (PCA's) used in the system.
- O Section IV, Wiring Information. Section IV contains information on connections between PCA's and functional areas.
- O Section V, Hardware Assemblies. Section V provides information to orient the reader to the system hardware and assembly procedures.

LOGIC SYMBOLOGY

SECTION

2-1. INTRODUCTION

2-2. This section covers basic logic information and symbology as used in this and related manuals. Following the description of symbology is a table of integrated circuits containing diagram symbols for most circuits and descriptions of operation for complex logic functions.

2-3. LOGIC STATES.

- 2-4. The logic signals are always in one of two possible states, a "1" or a "0." These two states are also referred to as high (H) or low (L). The high and low states reflect the relative voltage levels of the signals; the high state is always relatively more positive than the low state. Note that both states may have actual voltage values that are positive, or both may be absolutely negative; the significance is in the relative levels of the two states. In the text of the manuals, logic states are normally described as "high" or "low."
- 2.5. The "not" bar associated with signal names is used to indicate whether the "active" state of the signal is high or low. For example, if the presence of data on a signal line is represented by a low signal, the signal name for the line might be "not" Data 1; if a signal clears the output register when the signal is low, the signal might be described as "not" Clear Output Register (COR). The "not" bar must be considered an integral part of the signal name; this means that there are high states for "not" signals and low states for "not" signals, just as there are high and low states for signals without the "not" bar.

2-6. INVERSION.

2-7. Logic inversion is indicated by an inversion dot at the input or output of a logic symbol. When this dot appears at the input of a logic symbol, the input will be effective when the input signal is low. When the dot appears at the output of a logic symbol the output will be of the opposite state to what would be delivered if the dot were not present.

2-8. LOGIC SYMBOLOGY.

- 2-9. Three basic symbol shapes distinguish the major classes of logic circuits depicted in this manual. These are gates, regenerative switching elements, and amplifiers. Each symbol and a brief explanation of its operation is given in the following paragraphs.
- 2-10. In addition to the basic symbols, a general multipurpose symbol is used wherever a standardized logic symbol does not exist. A brief explanation of this multipurpose symbol is included.

2-11. GATES.

- 2-12. A gate is a circuit that produces a binary output when certain input conditions are met. The gate symbol has input lines connecting to one side of the symbol, and output lines connecting to the other side, as shown in figure 2-1. Since the inputs and outputs are easily identifiable, the symbol can be shown left-facing, right-facing, or facing up or down.
- 2-13. There are four basic types of gates: "and," "or," "nand," and "nor," each named for the logic function that it performs. Each of these gates is described in the following paragraphs. In addition, a brief explanation of an "expander" gate is given following the descriptions of the basic logic gates.




Figure 2-1. Gate Symbols

2-14. "AND" GATE.

2-15. The "and" gate shown in figure 2-2 performs a logical "and" function. It will produce a high output only when all of the input lines are high. Input A and input B and input C must be high for a high output to be generated.




Figure 2-2. Three-Input "And" Gate Logic Symbol and Truth Table

2-16. "OR" GATE.

2-17. The "or" gate performs a logical "or" function. It produces a high output when one *or* more inputs are high. The truth table in figure 2-3 shows the various states of a three-input "or" gate.




Figure 2-3. Three-Input "Or" Gate Logic Symbol and Truth Table

Symbol and Truth Table

2-18. "NAND" GATE.

2-19. The "nand" gate is similar to the "and" gate described previously, except that its output is inverted. The gate generates a low output when all inputs are high. The various states of a three-input "nand" gate are shown in the truth table in figure 2-4.





Figure 2-4. Three-Input "Nand" Gate Logic
Symbol and Truth Table

2-20. "NOR" GATE.

2-21. The "nor" gate is identical to the "or" gate described previously, except that its output is inverted. The gate generates a low output when one or more inputs are high. The various states of a three-input "nor" gate are shown in the truth table in figure 2-5.



7900 10

Figure 2-5. Three-Input "Nor" Gate Logic Symbol and Truth Table

2-22. "EXCLUSIVE OR" GATE.

2-23. The "exclusive or" gate is a variation of the basic "or" gate. It has two or more input signals. The output is high when only one input is high. The truth table in figure 2-6 shows the functioning of a three-input exclusive "or" gate.




Figure 2-6. Three-Input "Exclusive Or" Gate Logic Symbol and Truth Table

2-24. EXPANDER GATE

- 2-25. Some logic gates have additional input lines which may be used to increase or "expand" the number of input signals. These expanding input lines use different signal levels than the normal gate input. The expander gate provides these special signal levels. The expander gate may provide one or two output lines to drive the expanded gate.
- 2-26. An expanded input will normally be indicated by the letter "E". Figure 2-7 shows both single and double line expanded inputs. When more than one expander gate is used the expanded inputs are connected together.




Figure 2-7. Expander Gate Logic Symbol

2-27. STROBE LINES.

2-28. Strobe lines may be used to enable the output lines of tri-state logic elements. The strobe inputs are shown connected at right angles to the normal signal flow. Examples of a strobe controlled gate and amplifier are shown in figure 2-8.




Figure 2-8. Strobe Controlled Gate and Amplifier Symbols

2-29. ENCODING GATE.

2-30. The encoding gate (figure 2-9) has one input and multiple outputs. When the input is high, all outputs (B, C, and D) are high. When the input is low, the outputs are all low.




Figure 2-9. Three-Input Encoding Gate, Logic Symbol

2-31. A typical circuit for an encoding gate is shown in figure 2-10. With A high, all diodes conduct and all outputs are clamped high. With A low, each diode is practically an open circuit, and points B, C, and D assume the voltage level of the circuit to which each is connected.




Figure 2-10. Typical Encoding Gate Circuit

2-32. MULTIVIBRATORS.

- 2-33. The multivibrators described here are of four main types: flip-flops, Schmitt trigger circuits, one-shot multivibrators, and free-running multivibrators. All furnish a binary output. However, unlike gate circuits, the duration of a multivibrator output signal is not dependent on the duration of an input signal.
- 2.34. The basic logic symbol for a multivibrator is a rectangle as shown in figure 2-11. Letters in the symbol indicate the type of multivibrator. The rectangle is divided horizontally, with the upper portion representing the "set side" and the lower portion representing the "clear side." The multivibrator is considered set when the output from the set side is high. It is considered cleared when the output from the clear side is high. To avoid confusion, the symbol is always oriented as shown in figure 2-11 inputs on the left, outputs on the right.




Figure 2-11. Basic Logic Symbol Multivibrator

2-35. FLIP-FLOP.

- 2-36. The symbol for a flip-flop is shown in figure A-12. The letters "FF" preceded by the name of the flip-flop distinguish this symbol from other types of multivibrators. Additional identification, described later, identifies the particular type of flip-flop.
- 2-37. A flip-flop is a bistable switching device; an external signal is required to set the flip-flop and another to clear it. The flip-flop remains in its current state until switched to the opposite state by the appropriate external signal. Various forms of flip-flops exist, of which seven are described here: the R-S (reset-set), clocked R-S, J-K, clocked J-K, toggle, latch, and delay flip-flops.




Figure 2-12. General Flip-Flop Logic Symbol

- 2-38. R-S FLIP-FLOP. The symbol for the R-S flip-flop as shown in figure 2-13 can be recognized by the fact that there is no information in the symbol identifying it as one of the other six types. The R-S flip-flop has a minimum of two input terminals (A and B in figure 2-13) and one or two output terminals Q and $\overline{\rm Q}$. One or two additional input terminals, C and D, may be used.
- 2-39. The R-S flip-flop is set by a high input at A (assuming no inverting dot at this point). It can also be set by a high input at C, if this input terminal is present. The flip-flop is cleared by a high input at B or D. Figure 2-13 includes a truth table, showing the flip-flop outputs resulting from various input conditions.




Figure 2-13. R-S Flip-Flop, Logic Symbol, and Truth Table

- 2-40. After being set or cleared, the R-S flip-flop remains in that condition after termination of the set or clear pulse. If the flip-flop is either set or clear and it receives an input to place it in the existing state no change takes place in the state of the flip-flop.
- 2-41. Simultaneously high set and clear input signals normally are not permitted, and circuit design usually prevents occurrence of this condition at a time when the flipflop outputs are used. If simultaneous set and clear inputs are received, both outputs of the flip-flop are high for the duration of the simultaneous inputs. The eventual state of the flip-flop is determined by the input that remains high longest.
- 2-42. CLOCKED R-S FLIP-FLOP. The clocked R-S flip-flop is similar to the R-S flip-flop, but it has a clock pulse input as shown in figure 2-14. The logic symbol can be recognized by the letter "C" at this input terminal. At the positive-going transition of the clock pulse, the flip-flop becomes set if input A is high, or it becomes clear if input B is high (assuming no inverting dot at the clock pulse input terminal). If inputs A and B are both low during the clock pulse, the flip-flop does not change state. It is not permissible that A and B both be high when the positive-going clock pulse transition takes place.




Figure 2-14. Clocked R-S Flip-Flop, Logic Symbol, and Switching Waveforms

2-43. When the clocked R-S flip-flop has an inverting dot at the clock pulse input (figure 2-15), the negative-going transition of the clock pulse is the transition that is effective in setting or clearing the flip-flop.




Figure 2-15. R-S Flip-Flop with Inverted Clock Input, Logic Symbol, and Switching Waveforms

2-44. In some cases the clocked R-S flip-flop has a set and clear input at the top and bottom of the logic symbol (inputs D and E, figure 2-16). These inputs are independent of the clock pulse, and are referred to as the direct set and direct clear inputs. They function as a result of a high or low level, rather than a positive- or negative-going transition. An inverting dot at the direct set or clear input indicates that a low level is required to set or clear the flip-flop. No dot indicates that a high level is required. The direct set and clear inputs are also used on other types of flip-flops.




Figure 2-16. Logic Symbol for Clocked R-S Flip-Flop with Direct Set and Direct Clear Inputs

2-45. TOGGLE FLIP-FLOP. The symbol for the toggle flip-flop as shown in figure 2-17 can be recognized by the letter "T" in the symbol. This flip-flop has a single input. If there is no inverting dot at this input, each time the input signal becomes high, outputs Q and \overline{Q} change state. Since two inputs are required to produce one complete cycle of the output, the toggle flip-flop functions as a divide-by-two element, and is commonly used in groups in counting circuits, with the output of one flip-flop driving the next. Figure 2-17 shows the switching waveforms for one flip-flop.




Figure 2-17. Toggle Flip-Flop Logic Symbol and Switching Waveforms

2-46. If a toggle flip-flop symbol has an inverting dot at the input connection, the flip-flop changes state at the negative-going transition of the input. The symbol and waveforms for this type of flip-flop are shown in figure 2-18.




Figure 2-18. Toggle Flip-Flop with Inverted Input, Logic Symbol, and Switching Waveforms

2-47. J-K FLIP-FLOP. In the J-K flip-flop, simultaneous high inputs for both set and clear will reverse the existing state of the flip-flop. This requires some method of storing two conditions, the previous output state and the new output state, until the clock pulse time. The set and clear inputs are labeled J and K respectively. In order to provide the necessary output storage the flip-flops are combined in a dualrank configuration, together with the necessary gates to form a single logic element. For simplicity the internal dualrank arrangement of the flip-flop is not usually shown. (See figure 2-19.)





Figure 2-19. J-K Flip-Flop Logic Symbol

2-48. CLOCKED J-K FLIP-FLOP. The clocked J-K flip-flop as shown in figure 2-20 is similar to the clocked R-S flip-flop. However, simultaneous set and clear inputs to the J-K flip-flop are permissible. Under these conditions, the J-K flip-flop changes its state at the occurrence of each positive-going clock pulse transition. With an inverting dot at the clock pulse input, the flip-flop changes state at the negative-going clock pulse transition. If both J and K inputs are high, the flip-flop will toggle when a clock pulse is received.

2-49. The J-K flip-flop can also be operated with one high input and one low input. It then functions in the same manner as the clocked R-S flip-flop.

2-50. Figure 2-20 includes a truth table showing operation of the J-K flip-flop. Note that with both inputs high at the time of clock pulse transition, the final state of the flip-flop (after clock pulse transition) depends on the state before the transition. With only one input high, the initial state of the flip-flop is immaterial.

2-51. In some cases the J-K flip-flop consists of two separate flip-flops, with the output of one applied to the input of the other. Usually, a single flip-flop logic symbol is used to illustrate this circuit. The clock-pulse inverting dot, or the lack of it, indicates the clock pulse transition that affects the output flip-flop of the pair.



7900 125

Figure 2-20. Clocked J-K Flip-Flop Logic Symbol and Truth Table

2-52. LATCH FLIP-FLOP. The latch flip-flop shown in figure 2-21 can be recognized by the letter "L" in the symbol. The flip-flop has a clock input and a data input. Although the logic symbol shows one input-signal connection to the flip-flop, this seperates inside the integrated circuit package to form two inputs to the pack. After separation, one input is inverted (indicated by the inverting dot) before application to the flip-flop.




Figure 2-21. Latch Flip-Flop Logic Symbol and Switching Waveforms

2-53. The set-side input is responsive to high signal levels at A in figure 2-22, and the clear input is responsive to low signal levels at A. If there is no inverting dot at the clock input, this response takes place when the clock pulse is high. While the clock pulse remains high, the outputs follow any changes in the logic level at A as these changes take place. When the clock pulse becomes low, the flip-flop retains its current state, and no longer responds to changes of the input signal.

2-54. If the clock input connection of a latch flip-flop has an inverting dot, the flip-flop responds to the input signal while the clock pulse is low.

2.55. DELAY FLIP-FLOP. The delay flip-flop shown in figure 2.22 is identified by a letter "D" inside the flip-flop symbol. This type of flip-flop is similar to the latching flip-flop, except that it responds to the input signal only at the transition of the clock pulse. The delay flip-flop thus does not follow changes in the input signal as these changes take place.




Figure 2-22. Delay Flip-Flop Logic Symbol and Switching Waveforms

2.56. GATE FLIP-FLOP. The gate flip-flop is made up of two logic gates, connected as shown in figure 2.23. The number of inputs to each gate can vary from that shown. The flip-flop can also be made up of two "nor" gates. The circuit may have a set output, a clear output, or both.

2-57. The gate flip-flop functions like an R-S flip-flop, but it has the advantage that it can "or" inputs without the addition of a separate "or" gate. Another reason for use of the gate flip-flop is that if two spare gates are available in integrated circuits on a circuit card, they can be employed as an R-S flip-flop without the need to add another integrated circuit to the card.

2-58. If the flip-flop is made up of two "nand" gates, as in figure 2-23, it is set by a low input at either A or B. Similarly, it is cleared by a low input at C or D. When the flip-flop is in the quiescent state (not undergoing transition), the inputs at A, B, C, and D are all high.




Figure 2-23. "Nand" Gate Flip-Flop, Logic Symbol

2-3

2-59. A "nor" gate flip-flop is shown in figure A-24. In this type of flip-flop all inputs are low when the device is in the quiescent state. A high input at A sets the flip-flop, and a high input at B clears it. The outputs cross in the illustration in order to align the set and clear inputs with the set and clears outputs, respectively.

2-60. In most circuits using the "nand" or "nor" gate flip-flop, input signals are such that the flip-flop does not receive high set and clear input signals simultaneously. If circuit design does permit this to occur, both the set- and the clear-side outputs are high for the duration of the condition. The eventual state of the flip-flop is determined by the input that remains longest in the activating condition.




Figure 2-24. "Nor" Gate Flip-Flop Logic Symbol

2-61. SCHMITT TRIGGER.

2-62. The Schmitt trigger circuit shown in figure 2-25 can be identified by the letters "ST" appearing in the logic-diagram symbol. Like the various types of flip-flops this circuit is a two-state device which does not perform a Boolean function. It serves for level sensing or signal squaring. It may have a set-side output, a clear-side output, or both.

2-63. When the input voltage at A is below a certain level, the Schmitt trigger is in the clear state. When the input voltage rises above the reference level, the trigger assumes the set state. Circuit constants establish the reference level.




Figure 2-25. Schmitt Trigger Circuit Logic Symbol

2-64. Switching between states takes place rapidly, and the Schmitt trigger is therefore useful for squaring signals that have poor rise and fall times. It can produce a square-wave from a sine wave. Other uses of the Schmitt trigger are voltage level restoration, and detection of the rise of the input signal above a given level.

2-65. ONE-SHOT

2-66. The one-shot multivibrator (figure 2-26) is a monostable switching element, used to produce a pulse of predetermined duration. The device is triggered into its unstable state by an external signal. It returns to the stable state after a time interval determined by circuit constants.




Figure 2-26. One-Shot Multivibrator Logic Symbol

2-67. If there is no inverting dot at the input, triggering is accomplished when input A undergoes a positive-going transition. If there is an inverting dot, a negative-going transition is required. The one-shot multivibrator may have a set-side output, a clear-side output, or both.

2-68. The symbol for the one-shot multivibrator is always drawn with the orientation shown in figure 2-26, with the input at the left and the output or outputs at the right.

2-69. FREE-RUNNING MULTIVIBRATOR.

2-70. The free-running multivibrator shown in figure 2-27 can be distinguished by the letters "MV" appearing in the symbol. This device produces trains of complementary pulses at Q and \overline{Q} . Pulse width is determined by circuit constants.




Figure 2-27. Free-Running Multivibrator Logic Symbol

2-71. In some instances a control signal is applied to the free-running multivibrator. If there is no inverting dot at the signal input to the symbol, the multivibrator runs when the control signal is high, and stops when the signal is low. When it is stopped, the multivibrator is in the clear condition. If there is an inverting dot at the control signal input, a low input is required to bring the multivibrator into operation. This type of multivibrator is in the set condition when it is not running.

2-72. Figure 2-28 shows typical waveforms for a controlled free-running multivibrator that runs when the control signal is high. The high and low portions of the output waveforms need not be of equal duration.

2.73. The symbol for the free-running multivibrator is always drawn with the orientation shown in figure 2.28, with the input (if any) at the left, and the output or outputs at the right.




Figure 2-28. Input and Output Waveforms of Controlled Free-Running Multivibrator

2-74. AMPLIFIER.

2-75. The symbol for an amplifier is shown in figure 2-29. A differential amplifier is illustrated in figure 2-30. Like gates, these symbols may be oriented in any of four positions.




Figure 2-29. Amplifier Logic Symbol




Figure 2-30. Differential Amplifier Logic Symbol

2.76. In most instances, the amplifier symbol has a non-binary input. A circuit which restores the voltage level of a binary input, or which furnishes a low-impedance output from a binary input, is indicated by a one-input "and" gate symbol. An inverting dot at the output of an amplifier symbol indicates that the amplifier inverts the input signal.

2-77. MULTIPURPOSE LOGIC SYMBOL.

2-78. The multipurpose logic symbol is used to indicate a logic function that has not received a standardized logic symbol. The multipurpose symbol is also used to depict multiple logic elements that act together to perform a single overall logic function such as decoding, data storage, or counting. The symbol shown in figure 2-31 may be of varying proportions (mostly commonly 2:1 or 1:2), but rectangular in shape. The symbol includes a descriptive name indicating the overall logic function performed. All active inputs should be labeled to indicate the effect on the overall function. Other descriptive information may be included as needed.




Figure 2-31. Multipurpose Logic Symbol

2-79. Examples of nonstandard symbols are given in figure 2-32. Figure 2-32a shows a binary-to-octal decoder. Figure 2-32b shows a four-bit up/down counter.






Figure 2-32. Nonstandard Logic Symbols


1816-0914 1024 BIT RAM







The 1024-bit RAM is organized in 1024 words by 1-bit. Full address decoding is included in the chip. Read and write operations are controlled by the state of the active low Write Enable $\overline{\text{WE}}$. With $\overline{\text{WE}}$ held low and the chip selected, the data at D_{IN} is written into the addressed location. To read, $\overline{\text{WE}}$ is held high and the chip selected. Data in the specified location is presented at D_{OUT} and is non-inverted.


1820-0054 QUAD 2-INPUT NAND GATE






1820-0055 DECADE COUNTER







1820-0056 DIVIDE BY 12 COUNTER




COLINIT		OUT	PUT	
COUNT	α_{D}	αc	α _B	QA
0	L	L	L	L
1	L	L	L	н
2	L	L	н	L
3	L	L	н	н
4	L	н	L	L
5	L	н	L	н
6	н	L	L	L
7	н	L	L	н
8	н	L	н	L
9.	н	L	н	н
10	н	Н	L	L
11	н	Н	L	Н


1820-0063 DUAL 2-WIDE 2-INPUT AND-NOR GATE







1820-0070 8-INPUT NAND GATE







1820-0076 DUAL JK FLIP-FLOP







1820-0068
TRIPLE 3-INPUT NAND GATE







1820-0071 DUAL 4-INPUT NAND GATE







1820-0077 DUAL D FLIP-FLOP







1820-0069 DUAL 4-INPUT NAND GATE







1820-0072 DUAL 2-WIDE 2-INPUT AND-NOR GATE






1820-0084 4-WIDE AND-NOR GATE







1820-0099 4-BIT BINARY COUNTER



High input signals on the clock 1 line cause the output at Q_0 to toggle. High input signals on the CLOCK 2 line cause outputs $Q_1 - Q_3$ to count. If the Q_0 output is used as the CLOCK 2 input, then the circuit will act as a simple 4-bit $(\div\ 16)$ counter. Simultaneous high signals at pins 2 and 3 will clear the counter.


1820-0106 VOLTAGE REGULATOR






This integrated circuit is a 15 + 0.6 Vdc three terminal positive voltage regulator with current limiting. If internal power dissipation becomes to high thermal shutdown circuit takes over thus preventing the IC from overheating.

1820-0111 BINARY-TO DECIMAL DECODER




Data on the input lines is interpreted as a binary number. The output line representing the decimal equivalent of the binary input will go low and remain low until the input data is changed. Input data for decimal numbers greater than 9 result in all outputs being high.


1820-0127 QUAD 2-INPUT NAND GATE




1820-0140 DUAL 4-INPUT AND GATE




1820-0141 QUAD 2-INPUT AND GATE





1820-0142 DUAL 4-INPUT OR-NOR GATE







1820-0174 HEX INVERTER






1820-0175 HEX INVERTER






1820-0196 PRECISION VOLTAGE REGULATOR




This integrated circuit provides a regulated output voltage and a low-current reference voltage. Provisions are included for voltage shut-down in the event of excessive current in an external circuit. The integrated circuit can be used with external components in a variety of configurations.

1820-0205 QUAD 2-INPUT CR GATE




1820-0207 ONE-SHOT




The one-shot is triggred bythe input signal. This produces a pulse with duration determined by the external RC elements.


1820-0214 BCD-TO-DECIMAL DECODER



The binary code on the input lines $(2^{\circ}-2^{\circ})$ is decoded and the appropriate output line (0-9) will go low. Codes greater than 9 result in all output lines remaining high.

1820-0231 4-BIT COUNTER







The counter is set from the parallel input lines. When the clock input line goes high and a negative input is applied to the PARALLEL ENABLE line, the counter is loaded. When the clock goes high and both the COUNT and CARRY IN lines go high, the counter will be incremented. The new count will be present on the output lines following the low-to-high transition of the clock.

The CARRY OUT line will be high if the CARRY IN line is high and the counter lines are all high.

1820-0233 4-BIT UP/DOWN COUNTER







A negative pulse at the LOAD input will set the counter with the data on the input lines. A positive pulse on the CLEAR line will clear the counter. The counter is decremented for each positive-going pulse on the CLOCK DOWN line and incremented for each positive-going pulse on the CLOCK UP line.


A negative pulse occurs on the CARRY line when the outputs of the counter are all high and a negative pulse on the CLOCK UP line occurs. A negative pulse on the BORROW line occurs when the counter outputs are all low and a negative pulse on the CLOCK DOWN line occurs. When a BORROW pulse is generated the counter is set to all "ones".

1820-0239 QUAD 2-INPUT NOR GATE






1820-0250 6-BIT COMPARATOR




A- Z output is generated when each X input is equal to the respective Y input.

 $Z = (\overline{X_1 \otimes Y_1}) \cdot (\overline{X_2 \otimes Y_2}) \cdot (\overline{X_3 \otimes Y_3}) \cdot (\overline{X_4 \otimes Y_4}) \cdot (\overline{X_5 \otimes Y_5}) \cdot (\overline{X_6 \otimes Y_6})$


1820-0256 QUAD 2-INPUT NAND GATE






2-9


1820-0261 ONE-SHOT MULTIVIBRATOR







When input conditions are present an output pulse is generated. The pulse width may be determined by external timing circuits.

1820-0269 QUAD 2-INPUT POSITIVE NAND GATE




1820-0282 QUAD 2-INPUT EXCLUSIVE OR GATE






1820-0294 8-BIT SHIFT REGISTER




A positive clock pulse shifts the register contents one bit position and loads serial data into position Q_0 . A low CLEAR signal clears the register.

1820-0301 4-BIT LATCH



1820-0305 4-BIT BINARY FULL ADDER




The full adder performs the addition of two 4-bit binary numbers. The sum (Σ) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit.


						OUT	PUT		
	INF	TUT		WHE			WHE CO =		
	ч			WHEN C2 = L C2					
A1 A3	B1 B3	A2/A4	B2 B4	Σ1 Σ3	Σ2/Σ4	C2 C4	Σ1/Σ3	Σ2	C2 C4
L	L	L	L	L	L	L	н	L	L
н	L	L	L	н	L	L	L	н	L
L	н	L	· L	н	L	L	L	н	L
н	ŀН	L	L	L	. н	- L	н	н	L
L	L	н	L	L	н	L	н	н	L
н	L	н	L	н	н	L	L	L.	н
L	н	н	L	н	н	L	L	L	н
н	н	н	L	L	L	н	н	L	н
L	L	L	н	L	н	L	н.	н	L
н	L	L	н	н	н	L	L	L	н
L	н	L	н	н	н	L	L	L	н
н	н	L	н	L	L	н	н	F.	н
L	L	н	н	L	L	н	н	L	н
н	Ł	н	н	н	L	н	L	н	н
L	н	н	н	н	L	н	L	н	н
н	н	н	н	L	н	н	н	н	н
L									

H = high level L = low level


NOTE: Input conditions at A3, A2, B2, and C0 are used to determine outputs Σ 1 and Σ 2 and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs Σ 3, Σ 4, and C4

1820-0307 HEX INVERTER







1820-0327 QUAD 2-INPUT NAND GATE



1820-0328 QUAD 2-INPUT NOR GATE




1820-0367 4-BIT SHIFT REGISTER



When the PARALLEL ENABLE line is high and a clock pulse occurs on the PARALLEL CLOCK line, data on parallel input lines (D_0 - D_3) will be stored in the register. Data is transferred to the output lines when the clock signal goes low. A clock pulse on the SERIAL SHIFT CLOCK line and a low on the PARALLEL ENABLE line will cause the contents of the register to be shifted one bit position. Data on the SERIAL IN line will be stored in the Bit 0 position. Data is transferred to the output lines when the clock goes low.


1820-0368 5-BIT SHIFT REGISTER




A high input signal on the PRESET line causes the register bits to be set if the corresponding P input line is high.

A clock signal loads the data present on the SERIAL IN line into the first register position and shifts the contents of the register.


1820-0370 QUAD 2-INPUT NAND GATE




1820-0371 TRIPLE 3-INPUT NAND GATE




1820-0372 TRIPLE 3-INPUT AND GATE




1820-0373 DUAL 4-INPUT NAND GATE




1820-0374 DUAL 4-INPUT AND GATE




1820-0375 8-INPUT NAND GATE




1820-0376 DUAL 4-BIT NAND GATE




1820-0377
DUAL 2-WIDE 2-INPUT AND-OR-INVERT GATE






2-12


1820-0378
DUAL 2-WIDE 2-INPUT AND-NOR GATE




1820-0379 4-WIDE AND-OR GATE




1820-0380
EXPANDABLE 4-WIDE AND-NOR GATE




1820-0382 2-WIDE 4-INPUT AND-NOR GATE




1820-0384 TRIPLE 3-INPUT AND GATE



1820-0424 HEX INVERTER




1820-0429 VOLTAGE REGULATOR



The regulator is a self-contained 5V regulator. Current limiting is included to limit the peak output current to a safe value. Thermal shutdown is also included to prevent overheating. Refer to the applicable equipment manual for specific use of the device.

1820-0435 9-BIT ODD/EVEN PARITY GENERATOR/CHECKER




This circuit features odd/even outputs and control inputs to facilitate operation in either odd or even-parity applications. Depending on whether even or odd parity is being generated or checked, the even or odd inputs can be utilized as the parity or 9th-bit input.

FUNCTION TABLE

- CHOTTOIT TABLE									
INPU	OUT	PUTS							
Σ OF INPUTS AT 0 THRU 7	ODD IN	Σ EVEN	Σ ODD						
EVEN	Н	L	Н	L.					
ODD	Н	L	L	н					
EVEN	L	н	L	н					
ODD	Ļ.	н	Н	L					
×	Н	Н	L	L					
×	L	L	Н	Н					


H = High Level, L = Low Level, X = Irrelevant

1820-0437 QUAD D FLIP-FLOP





A low signal on any of the preset inputs (P_0-P_3) will cause the corresponding register bit to be set. A high on the clock line will cause the data on the D_0-D_3 lines to be stored. Data is stored on the positive going edge of the clock. A low on the CLEAR line clears the register.

1820-0469 JK FLIP-FLOP WITH AND INPUTS




1820-0471 HEX INVERTER






1820-0491 BINARY-TO-DECIMAL DECODER




The binary input lines 2° through 2³ appear directly as a decimal equivalent on the output lines 0 through 9 the selected output will be low. For binary inputs equivalent to decimal numbers greater than 9, all output lines will be high.


1820-0495 BINARY TO HEXADECIMAL DECODER




When both ENABLE inputs are low the binary coded input lines (2°-2³) are decoded and the equivalent output line (0-15) goes low.

1820-0506 2-INPUT 4-BIT MULTIPLEXER









This integrated circuit performs any of the following functions:

- a. Passes (A0:A3) in 1's complement form.
- b. Passes (B0:B3) unchanged.
- c. When like-numbered A and B inputs are connected, and with pin 7 low, the inputs are passed unchanged when pin 9 is low, or in 1's complement form when pin 9 is high.
- d. Provides 1's at the outputs.

SELEC	T LINES		OU	TPUTS	
PIN 7	PIN 9	PIN 3	PIN 4	PIN 12	PIN 13
L	Н	A0	A1	A2	A3
x	L	ВО	В1	B2	В3
Н	• н "	1	1	1	1

1820-0509
TRIPLE 2-INPUT NAND-INVERT GATE







FUNCTION TABLE


INPU1	OUTP	UTS					
Σ OF INPUTS AT 0 THRU 7							
EVEN	Н	L	Н	L			
ODD	н	L	L	н			
EVEN	L	н	L	н			
ODD	L	н	Н	L			
×	H-	н	L	L			
×	L	L	н	н			


1820-0511 QUAD 2-INPUT AND GATE






1820-0512 DUAL D FLIP-FLOP







1820-0513
QUADRUPLE 2-INPUT POSITVE-AND GATES



1820-0515 DUAL ONE-SHOT







When either input condition is met the one shot will generate an output pulse. The pulse width is determined by an external RC network. The circuit may be initialized by a low clear input.


1820-0535 DUAL 2-INPUT AND GATE






1820-0538
EXPANDABLE DUAL 4-INPUT POSITIVE NOR GATE







If any of the input lines are high or conditions for the expander input is present when the strobe input goes high, the output will go low.

1820-0539
QUAD 2-INPUT POSITIVE NAND GATE



1820-0545 4-BIT BINARY UP/DOWN COUNTER






The counter is clocked by a low to high transition of the CLOCK line. The clock is effective only if the CLOCK ENABLE line is low. The CLOCK ENABLE line may only be changed while the CLOCK line is high. The direction of count is determined by the DN/UP line. If the DN/UP line is low the count is up. If the line is high the count is down. The counter may be preset with a low signal on the LOAD line. This will cause the data present on the input lines (D₀-D₃) to be stored. A low output signal is generated on the CARRY line if either a carry or borrow condition occurs. The MAX/MIN line outputs a high signal when the above conditions occur, but for a full clock cycle. This signal is used in "look-ahead carry" applications.


2-16


1820-0574 4-BIT REGISTER




When INPUT ENABLE is true (both signal lines false) a true clock signal will cause data on the input lines to be stored. A true signal on the CLEAR line will clear the register. When OUTPUT ENABLE is true (both signal lines false) the contents of the register are gated to output lines Q_0 through Q_3 .


1820-0605 QUAD 2-INPUT NAND GATE





1820-0606 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR





The MODE line determines whether an arithmetic or logic operation will be performed (A "1" for logic function and a "0" for arithmetic function). The S lines select the function to be performed according to the table given above. If the function code LHHL is used and the A inputs are the same as the B inputs the A=B output line will be true.

The CP (Carry Propagate) and CG (Carry Generate) lines are used for fast addition operations using a "look ahead" carry function. The CP line will go false when the following conditions are met: $CP = F_0 \cdot F_1 \cdot F_2 \cdot F_3$.

If the CARRY IN line is false and the CP condition is met, then the CARRY OUT line will also go false.


The CG line will go false if the pack addition results in a true CARRY OUT independent of the CARRY IN. The CG signal is defined as follows:

$$CG = A_3 \cdot B_3 + (A_2 \cdot B_2)(A_3 + B_3) + (A_1 \cdot B_1)(A_2 + B_2)(A_3 + B_3)$$

$$+ (A_0 \cdot B_0)(A_1 + B_1)(A_2 + B_2)(A_3 + B_3)$$


1	FUNCTION SELECT			OUTPUT FUNCTION				
\$3	S2	S1	SO	LOGIC FUNCTIONS	ARITHMETIC OPERATIONS			
L	L	L L H	- H -	F = A F = A+B F = AB	F = A F = A+B F = A+R			
L	L	H	Н	F = AB F = Logical 0 F = AB	F = ATB F = minus 1 (2's complement) F = A plus \overline{AB}			
L	Н	L	н	F = B F = A :: B	F = [A+B] plus AB F = A minus B minus 1			
L		H	н	F = AB F = A+B	F = AB minus 1 F = A plus AB			
Н	L	L	н	F = A ····B	F = A plus B			
H	L	H	_	F = B F = AB	F = [A+B] plus AB F = AB minus 1			
Н	н	L		F = Logical 1 F = A+B	F = A plus A 1 F = [A+B] plus A			
Н	Н	Н		F = A+B F = A	F = (A+B) plus A F = A minus 1			
	''			F - A	r - A minus I			

1820-0608 BINARY-TO-OCTAL DECODER



Binary data is decoded to octal when the ENABLE input is low. For a given input only one output line will be low.

1820-0610 DUAL 4-INPUT MULTIPLEXER




A two bit code selects one out of four bits to be propagated through the multiplexer. The dual output allows both states of the output bit to be used. A truth table of input codes and the resulting bit transfer is given.

TRUTH TABLE

INUIN IABLE									
SELECT	LINES	INPUTS				OUTPUTS			
21	20	Αo	Aı	A ₂	Α,	QA	QA		
0	0	0	×	х	×	0	1		
0	0	1	×	×	×	1	0		
0	1	x	0	×	×	0	1		
0	1	x	1	х	x	1	0		
1	0	x	×	0	×	0	1		
1	0	х	×	1	×	1	0		
1	1	x	×	x	0	0	1		
1	1	x	x	x	1	1	0		

X = irrelevant

1820-0611 LOOK AHEAD CARRY GENERATOR



This circuit is used together with 1820-0606 to provide fast addition. The Carry Generator uses CP (Carry Propagate) and CG (Carry Generate) signals from the adder circuits (P_0 - P_3 and G_0 - G_3) as well as the Carry In signal to the first adder circuit to provide carry in signals to succeeding adder circuits (C_{N+X} , C_{N+Y} , and C_{N+Z}). This is done without waiting for the "ripple carry" to propagate from adder to adder.

The G and P signals provide inputs to additional look ahead circuits if they are used. The output signals are defined as follows:

$$C_{N+x} = G_0 + P_0 C_N$$


$$C_{N+Y} = G_1 + P_1 G_0 + P_1 P_0 C_N$$

$$C_{N+2} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_N$$


$$G = \overline{G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0}$$

$$P = \overline{P_3 P_2 P_1 P_0}$$

1820-0613 HEX INVERTER



1820-0614 DUAL FOUR-BIT LATCH



LATCH OPERATION — Data can be entered into the latch when both of the enable inputs are LOW. As long as this logic condition exists, output of the latch will follow the input. If either of the enable inputs goes HIGH, the data present in the latch at that time is held in the latch and is no longer affected by data input.

The master reset overrides all other input conditions and forces the outputs of all the latches LOW when a LOW signal is applied to the master reset input.

X = Irrelevant

L = LOW Logic Level


H = HIGH Logic Level

 Q_n-1 = Previous Output State

Q_n = Present Output State


MR	Ē ₀	E ₁	D	σ ₀	OPERATION
Н	L	٦	L	L	Data Entry
Н	L	L	н	н	Data Entry
н	L	н	Х	Ω _{n-1}	Hold
Н	Н	L	Х	Q_{n-1}	Hold
Н	Н	н	X	α _{n-1}	Hold
L	х	X	х	L	Reset

1820-0615 8-INPUT MULTIPLEXER




Data on one of the 8 input lines is transferred to the output line when the ENABLE line goes false. The specific input line to be transferred is determined by the three select lines.

1820-0616 QUAD 2-BIT MULTIPLEXER




The circuit is used to select one of two four bit data words. The ENABLE must be low to allow the selection. The SELECT line is used to determine which data word will be transmitted. A "0" on the select line will transmit data word 1. A "1" on the select line will transmit data word 2.


1820-0617 QUAD 2-INPUT EXCLUSIVE NOR GATE




1820-0619 DUAL 4-INPUT NAND GATE




1820-0620 DUAL 4-BIT MULTIPLEXER







Each part of the multiplexer allows one of four bits to be placed at the output terminal. The data bits are placed on the input lines prior to the multiplexing operation. The code for the desired bit is then placed on the select lines (refer to the table above). The strobe line is used to gate the data bit onto the appropriate output line (A inputs to the Q_A terminal etc.).




1820-0621 QUAD 2-INPUT EXCLUSIVE NOR GATE






1820-0622 8-INPUT MULTIPLEXER



When the ENABLE line is false, the binary select lines 2° through 2° are used to select one of the eight inputs, lines D_0 through D_7 , and apply it to the output lines Q and \overline{Q} .


1820-0623 8-BIT COMPARATOR



When the STROBE line goes low the A bits are compared with the B bit. The result of the comparison is present on the output lines for the duration of the strobe. The output is decoded according to the truth table shown.

RELATION	х	Υ
A > B	1	0
A < B	0	1
A = B	1	1

1820-0626 4-BIT REGISTER




A low input on the ENABLE line allows data on the input lines to set the register. There are two modes of operation, one using the D input lines (most common) and the other using the P input lines.

If the D inputs are used the P inputs are held false. When the ENABLE line is low the register output lines will "follow" the D inputs. When the ENABLE line goes high the register will retain the last set of data inputs.

If the S inputs are used the D inputs are held true. When the ENABLE line is low, a false input on the S line will set the register bit. The register is then cleared by a low signal on the CLEAR line. The CLEAR line serves as a "master" register clear for both the D and S modes of operation.

1820-0628 READ/WRITE MEMORY



This 64-bit read/write memory, consisting of 64 flip-flops, provides 15 words of four bits each. The data outputs can be wire-"anded" to other integrated circuits of the same type to provide a memory of up to 4704 words. With output buffering, additional memory capacity is possible. Access time is typically 33 nanoseconds.


WRITE OPERATION. Information at the data inputs is written into the memory by addressing the desired location and maintaining pins 2 and 3 low. During this operation, the 1's complement of the input data is available at the output.


READ OPERATION (NON-DESTRUCTIVE). The 1's complement of the information written is obtained by addressing the desired location while holding pin 2 low.

PASS-THROUGH OPERATION. With pin 3 low and pin 2 high, the 1's complement of the information at the data inputs is passed to the data outputs. No change is made to memory contents.


OPERATION	PIN 2	PIN 3	DATA OUTPUTS
Write	٦	L	Complement of data inputs.
Read	L	н	Complement of addressed word.
Pass through	н	L	Complement of data inputs.
None	н	н	All high.


1820-0629 DUAL J-K FLIP FLOP







1820-0637 TRIPLE 3-INPUT NOR GATE






1820-0640 16-TO-1 MULTIPLEXER






One of the 16 input data lines is selected by the select lines 2º - 2³. A low signal on the STROBE line causes the selected data line to be inverted and made available on the Q output.


1820-0655 DUAL 4-INPUT GATED NOR GATE






When the gate enable (strobe) is high and any gate input is high the gate output will go low.


1820-0657 OCTAL TO BINARY ENCODER




When the ENABLE INPUT line is low and one or more of the input lines 0-7 are low then the output lines making up the binary equivalent of the highest input lines will go low. When this occurs the GROUP SELECT output signals also goes low. If the INPUT ENABLE line is low and none of the input lines are selected (go low) then the NO INPUT line goes low. This allows the next stage of a decoder to be enabled.


1820-0661 QUAD 2-INPUT OR GATE







1820-0668 HEX DRIVER







1820-0681 QUAD 2-INPUT NAND GATE






1820-0682 QUAD 2-INPUT NAND GATE







1820-0683 HEX INVERTER

1820-0684 HEX INVERTER




1820-0685 TRIPLE 3-INPUT NAND GATE







1820-0686 TRIPLE 3-INPUT AND GATE




1820-0688 DUAL 4-INPUT NAND GATE




1820-0689 DUAL 4-INPUT NAND GATE




1820-0690 DUAL 4-INPUT NAND GATE




1820-0691 4-2-3-2 INPUT AND-NOR GATE




1820-0693 DUAL D FLIP-FLOP







1820-0694 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE



1820-0697 DUAL 4-INPUT NAND GATE




1820-0705 DECADE COUNTER



When the CLOCK input goes high and the LOAD line is low, data on the parallel input lines (P_0-P_3) is stored in the counter. When the CLOCK input goes high and both the COUNT and CARRY IN lines are high, the counter will be incremented. The new count will be present on the output lines (Q_0-Q_3) following the high-to-low transition of the clock.


The CARRY OUT line will be high if the output lines Q_0 - Q_3 equal nine (1001) and the CARRY IN line is high. The counter will be set to 0000 when the CLOCK line goes low.

1820-0706 5-BIT COMPARATOR



When the ENABLE line is low, input lines A_0 through A_4 are compared with B_0 through B_4 . The appropriate output A>B, A=B, or A<B becomes true. The output remains unchanged until the ENABLE signal is removed or the input line signals changed.

1820-0713 4-BIT BINARY COUNTER




Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when instructed by the count-enable inputs and internal gating. Clock inputs trigger the four flip-flops on the rising (positive-going) edge of the clock input.


The counter is fully programmable. The outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. The clear function is synchronous and a low level at the clear input sets all four flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs.

Both count-enable inputs (P and T) must be high to count, and the T input is fed forward to enable the carry output. The carry output, being enabled, will produce a positive output pulse with a duration approximately equal to the positive portion of the $\mathbf{Q}_{\mathbf{A}}$ output.

1820-0715 DUAL JK FLIP-FLOP




1820-0716 4-BIT BINARY COUNTER



When the CLOCK input goes high and the LOAD line is low, data on the parallel input lines (P_0-P_3) is stored in the counter. When the CLOCK input goes high and both the COUNT and CARRY IN lines are high, the counter will be incremented. The new count will be present on the output lines (Q_0-Q_3) following the high-to-low transition of the clock.


The CARRY OUT line will be high if the output lines Q₀-Q₃ are all high and the CARRY IN line is high.

1820-0719 4-BIT COMPARATOR



Four sets of two bits each are compared. If a set contains equal bits, the respective $A_i = B_i$ output line becomes true. The output line remains true until the input bit pattern is changed.


1820-0720 DUAL DIFFERENTIAL LINE DRIVER



The dual differential line driver also performs the dual four-input NAND or dual four-input AND function.

The differential outputs are balanced to drive long lengths of coax with characteristic impedances of 50 to 500 ohms.


1820-0721
DUAL DIFFERENTIAL LINE RECEIVER




The dual differential line receiver receives inputs from twisted pair lines. The differential input rejects large common mode signals while responding to small differential signals.

Response time can be controlled with an external capacitor to reject input noise spikes. The output state is a logic 1 for both inputs open.

1820-0722 DUAL LINE DRIVER



This integrated circuit consists of two line drivers, each driving a line (such as twisted pair) and maintaining a nominal line current of 6 ma when the two wires in the line are at opposite logic levels. Output voltage levels are < 0.8 volts (low) and > 2.0 volts (high). When the line is isolated from ground the voltage across the line is at least 2.8 volts for the high-low or low-high state, and common-mode voltage (line to ground) can range from -3 volts to +10 volts. A low input to pin 3 or 4 allows either channel to be inhibited. A low input to pin 10 inhibits both channels.





IGNAL INPUTS		INHIBIT	INPUTS	SIGNAL OUTPUTS			
PIN 1	PIN 2	PIN 3	PIN 10	PIN 13	PIN 12		
x	×		×	н	н		
×	. x	×		н	н		
L	Z	н	н	L	. н		
×	L	н	н	L	н		
H	. н	H	H	н	l i		

SIGNAL	INPUTS	INHIBIT	INPUTS	SIGNAL	OUTPUTS
PIN 5	PIN 6	PIN 4	PIN 10	PIN 9	PIN 8
×	×		×	н	н
×	×	2		H	н
L	: ×	₩	н	٠.	н
×	L	₩	' ⊷		н
н	, н	₩		н	


X = irrelevant

1820-0723 DUAL LINE RECEIVER







1820-0724 DUAL 2-BIT DECODER



When the ENABLE line is low the input lines 2°-21 select one of four output lines 0-4. The select line goes low.


1820-0726 8-BIT SHIFT REGISTER






When the LOAD line is low data on the parallel input lines D_0 - D_7 is loaded into the register. A low on the CLEAR line clears the register. The contents of the register are shifted one bit position (from D_0 to D_1 etc.) when the CLOCK IN-HIBIT line is low and a positive clock transition occurs. At this time the J and K inputs will be used to determine the next state of the D_0 bit position.

1820-0733 QUAD 256-BIT SHIFT REGISTER






Data on input lines D_0 - D_3 is loaded into the register by a high to low transition of either the CLOCK1 or CLOCK2 line. The same clock signal shifts the contents of the register one position and presents the next output bits on the Q_0 - Q_3 lines. The register is circular containing 256 4-bit words.

2-25

1820-0738
DUAL 2-TO-4 LINE DECODER/DEMULTIPLEXER



	NPU1	T PIN	S	OUTPUT PINS					
3	13	2	1	7	6	5	4		
×	×	н	х	н	н	н	۲		
L	Ł	L	н	į.	н	H	۰		
Ł	н	L	н	н	Ł	н	۰		
н	L	1	н	н	н	Ł	٠		
н	н	Ł	н	н	н	н	L		
x	×	×	L	l +-	н	н	٠		

í	NPU	T PIN	is	OUTPUT PINS				
3	13	14	15	9	10	11	12	
×	ķ	н	Х	ī	н	н	н	
i	ι	L	L	l	н	н	н	
Ł	н	L	L	н	L	н	н	
н	L	L	L	н	H	L	н	
н	н	L	L	н	н	н	Ł	
X	×	×	н	н	+	+	н	

USED AS DUAL 1 TO 4 MULTIPLEXER OR DUAL 2 BIT DECODER


18	IPU'	T PIN	IS		OUTPUT PINS						
1,15	3	13	2,14	9	10	11	12	7	6	5	4
x	x	х	I	н	н	н	н	н	н	н	н
L	L	L	Ł	L	H	н	н	н	н	н	н
i.	Ĺ	H	٠.	H	Ĺ	H	н	H	н	н	н
L	н	Ł	, L	н	н	L	н	н	н	н	н
Ł	H	н	L	н	н	н	L	н	н	н	۲
н	L	L	· L	H	н	н	н	L	н	н	н
н	L	н	Ł	н	н	н	н	н	L	н	н
н	н	Ł	L	H	н	н	н	H	н	L	н
н	н	-	L	н	н	н	н	H	н	н	L

This integrated circuit can be used as a dual 1-to-4 multiplexer or dual 2-bit decoder. When used as a multiplexer, data supplied to pin 1 is inverted; data supplied to pin 15 is not inverted. The data and strobe inputs to pins 1 and 2 can be interchanged with a reversal of signal sense. The inputs to pins 15 and 14 also can be interchanged, with no change in signal sense. In decoder use, the output of gate A or gate G must be in the high state to enable the decoder.

By connecting pin 1 to pin 15, and pin 2 to 14, the integrated circuit may be used as a 1-to-8 multiplexer or 3-bit decoder.


With the exception of the diagram showing physical position of pins, the diagrams above are simplified to show functional operation. An X in the tables indicates that the level is irrelevant.

1820-0742 DUAL 4-BIT LATCH



High inputs on both enable lines will cause the input data (L_0-L_3) to be stored in the register. The data is stored on the leading edge of the ENABLE signal. A low signal on the CLEAR line clears the register.


1820-0751 DECADE COUNTER




A low signal on the CLOCK1 line toggles the first bit of the counter. A low signal on the CLOCK2 line causes the remainder of the counter to be incremented (counting to 5). If the Q_0 output is used to provide the CLOCK2 input, the counter will act as a decade counter.

2-26


1820-0755 8-BIT DRIVER



1820-0756 8-BIT DRIVER





1820-0759 8-BIT RECEIVER




High signals on both enable lines gate the input data. The output data is inverted for 1820-0756 and 1820-0760.


1820-0760 8-BIT RECEIVER






1820-0761 HEX INVERTER






1820-0765 4-BIT COUNTER



A low signal on the LOAD line presets the counter with the data on the input lines D_0 through D_3 . A low signal on the CLEAR line clears the counter. A low signal on the CLOCK1 line toggles the first bit of the counter. A low signal on the CLOCK2 line causes the remainder of the register to be incremented by one (counting to 7). If the Q_0 output is used to provide the CLOCK2 signal, the counter will act as a 4-bit binary counter.

1820-0780 QUAD TRI-LEVEL LINE DRIVER




The quad tri-level line driver can be used as either a quad single-ended line driver or as a dual differential line driver.


To operate as a quad single-ended line driver, a logic 0 is applied to the Output Enable pins to keep the outputs in the normal low impedance mode, and a logic 0 is applied to both Differential/Single-Ended Mode Control inputs. All four channels will then operate independently and no signal inversion will occur between inputs and outputs.

To operate as a dual differential line driver, logic 0 is applied to the Output Enable pins, and at least one logic 1 is applied to the Differential/Single-Ended Mode Control inputs. The inputs to the A channel are connected together and the inputs to the B channel are connected together. In this mode, signals applied to the resulting inputs will pass non-inverted on the A₂ and B₂ outputs, and inverted on the A₁ and B₂ outputs.

1820-0782 TRIPLE 3-INPUT NOR GATE




1820-0788 6-BIT REGISTER




Data on the input lines is entered into the register by a positive going transition of the CLOCK line. The register is cleared by a low input on the CLEAR line.

1820-0832 TTL-TO-MOS TRANSLATOR/CLOCK DRIVER



Voltage references V2 and V3 determine the output signal level.


1820-0833 8-BIT REGISTER



When the LOAD line is low the information on the DATA IN line will be stored in the register position selected by the address lines (2°-2°). A low CLEAR signal together with a high LOAD signal will cause the register to be cleared.


If both LOAD and CLEAR lines are low the register will act as a multiplexer, routing information on the DATA IN line to the output selected by the address lines.


1820-0834 BINARY TO OCTAL DECODER



When both enable inputs are high the binary code inputs (2°-2°) are decoded. The equivalent octal output (0-7) will go high or low if the INVERT input is high or low respectively.

1820-0835 2-INPUT 4-BIT MULTIPLEXER







Input data $(A_0-A_3$ or $B_0-B_3)$ is routed to the output lines (Q_0-Q_3) according to the table given below.

SELECT	LINES	OUTPUT
So	S ₁	Q _N (1,2,3,4)
0	0	BN
О	1	BN
1	0	A _N
1	1	1


1820-0836 DUAL 2-BIT COMPARATOR






If the input bits A_0 and A_1 compare with the input bits B_0 and B_1 then the output line A=B will go high. Similarly for C and D bits.

1820-0837 DUAL 4-INPUT NOR GATE




1820-0839 4-BIT REGISTER




Data on the input lines (D_0-D_3) is stored at the low-to-high transition of the CLOCK line. A low signal on the CLEAR line will clear the register.

1820-0842 PARITY GENERATOR/CHECKER



Pin 8 will be high as long as the high state is present on an even number of D inputs.


1820-0843 DUAL DATA DISTRIBUTOR



Element A multiplexes data on the DATA line to one of four output lines Q_0 - Q_3 . The output line is selected by the select lines 2^0 and 2^1 .


Element B multiplexes the data on the input line to one of the two output lines Q_0 - Q_1 . The output line is selected by the 2° select line.

1820-9844
DUAL 3-INPUT PULSE SHIFT/DELAY AND GATE



The outputs of the gates are delayed by an amount determined by an external RC network.


1820-0845 QUAD 2-BIT MEMORY




The memory is loaded by selecting the desired address with the W_0 and W_1 lines. Data present on the input lines D_0 and D_1 is then stored in the addressed word.


A word is read from memory by addressing the word with the A_0 and A_1 lines. The word content is then output to the Q_0 and Q_1 lines.

1820-0846 QUAD BUFFER



1820-0899 DECADE COUNTER






Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when instructed by the count-enable inputs and internal gating. Clock inputs trigger the four flip-flops on the rising (positive-going) edge of the clock input.


The counter is fully programmable. The outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock

pulse regardless of the levels of the enable inputs. The clear function is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of the enable inputs.


Both count-enable inputs (P and T) must be high to count, and the T input is fed forward to enable the carry output. The carry output, being enabled, will produce a positive output pulse with a duration approximately equal to the positive portion of the $Q_{\mathbb{A}}$ output.


1820-0900 TRIPLE 3-INPUT NOR GATE







1820-0902 DUAL 2-INPUT DRIVER





1820-0906 DUAL 4-INPUT MULTIPLEXER






The multiplexer allows one of four bits to be placed at the output terminal. The data bits are placed on the input lines prior to the multiplexing operation. The code for the desired bit is then placed on the select lines (refer to the table above). The strobe line is used to gate the data bit onto the appropriate output line (A inputs to the $\mathbf{Q}_{\mathbf{A}}$ terminal etc.).


1	SELECT INPUTS		DATA INPUTS			STROBE	ОИТРИТ
21	20	Α0	A1	A2 A3		А	QA
×	х	×	х	х	×	1	0
0	0	0	х	×	×	0	0
0	0	1	×	x	x	0	1
0	1	×	0	×	×	0	0
0	1	×	1	×	х	0	1.
1	0	×	×	0	×	0	0
1	0	×	×	1	×	0	1
1	1	×	×	х	0	0	0
1	1	×	X	Х	1	0	1

Select inputs \mathbf{S}_0 and \mathbf{S}_1 are common to both sections. X \odot irrelevant


1820-0907
TRIPLE 3-INPUT POSITIVE-NAND GATE




1820-0921 HEX INVERTER



1820-0990 QUAD NAND LINE RECEIVER






2-32

Each receiver section has an external response control input that permits the connection of an external resistor to control the threshold voltage level.

1820-0998 DUAL 4-TO-1 MULTIPLEXER





Each part of the 1820-0998 multiplexer allows one of four bits to be placed at the output terminal. The data bits are placed on the input lines prior to the multiplexing operation. The code for the desired bit is then placed on the select lines (refer to the table above). The strobe line is used to gate the data bit onto the appropriate output line (A inputs to the Q_A terminal etc.).

1	LECT		DATA INPUTS		DATA INPUTS STROBE		STROBE	OUTPUT
2 ¹	20	A0	A1	A1 A2 A3		A	QA	
х	х	×	х	×	х	1	0	
0	0	0	×	x	х	0	0	
0	0	1	×	x	х	0	1	
0	1	×	0	×	х	0	0	
0	1	×	1	x	х	0	1	
1	0	×	×	0	х	0	0	
1	0	x	×	1	X	0	1	
1	1	×	×	×	0	0	0	
1	1	×	х	X	1	0	1	

Select inputs S_0 and S_1 are common to both sections. X = irrelevant

1820-0999 FUNCTION GENERATOR





The MODE line determines whether an arithmetic or logic operation will be performed (A "1" for logic function and a "0" for arithmetic function). The S lines select the function to be performed according to the table given above. If the function code LHHL is used and the A inputs are the same as the B inputs the A = B output line will be true.

The CP (Carry Propagate) and CG (Carry Generate) lines are used for the fast addition operations using a "look ahead" carry function. The CP line will go false when the following conditions are met:

$$CP = F_0 \cdot F_1 \cdot F_2 \cdot F_3$$

If the CARRY IN line is false and the CP condition is met, then the CARRY OUT line will also go false.


The CG line will go false if the pack addition results in a true CARRY OUT independant of the CARRY IN. The CG signal is defined as follows:

$$CG = A_3 \cdot B_3 + (A_2 \cdot B_2) (A_3 + B_3) + (A_1 \cdot B_1)(A_2 + B_2)(A_3 + B_3)$$

$$+ (A_0 \cdot B_0)(A_1 + B_1)(A_2 + B_2)(A_3 + B_3)$$

1 '	JNC SEL			01	UTPUT FUNCTION
S 3	S2	S1	SO	LOGIC FUNCTIONS	ARITHMETIC OPERATIONS
L	L	L	L	F = A	F = A
L	L	L	Н	F = A+B	F = A+B
L	L	Н	L	F ≈ AB	F = A+B
L	L	Н	Н	F = Logical 0	F = minus 1 (2's complement)
L	Н	L	L	F = AB	$F = A plus \overline{AB}$
L	н	L	н	F = B	$F = [A+B]$ plus \overline{AB}
L	н	н	L	F = A ⊕ B	F = A minus B minus 1
L	н	н	н	F = AB	F = AB minus 1
Н	L	L	L	F = A+B	F = A plus AB
Н	L	L	н	F = A ⊕ B	F = A plus B
Н	L	н	L	F = B	$F = [A + \overline{B}]$ plus AB
Н	L	н	н	F = AB	F = AB minus 1
Н	н	L	L	F = Logical 1	F = A plus A 1
Н	н	L	н	F = A+B	F = [A+B] plus A
Н	н	н	L	F = A+B	$F = [A + \overline{B}]$ plus A
н	н	н	н	F = A	F = A minus 1

1820-1015 QUADRUPLE 2-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS




positive logic:

Low level at S selects A inputs High level at S selects B inputs


	INPUTS			
STROBE	SELECT	A	В	OUTPUT Y
н	×	×	x	L
L	L	L	x	L
L	L	н	x	н
L	н	×	L	L
L	н	×	н	н


H = high level, L = low level, X = irrelevant

1820-1016 DUAL 2-INPUT OR GATE



1820-1027 4-BIT SHIFT REGISTER






The 4-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load control input, and a direct over-riding clear. The registers have two modes of operation:

Parallel Load Serial shift

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. Serial data flow is inhibited during loading.

Shifting is accomplished when the shift/load control input is high. Serial data is entered at the J-K inputs. These inputs permit the first stage to perform as a J-K, D-, or T-type flip-flop as shown in the function table.

1820-1027 4 BIT SHIFT REGISTER (CONTINUED)



FUNCTION TABLE

	INPUTS									OUTPUTS			
CLEAR	SHIFT/	CLOCK	SER	IAL	P	ARAI	LLEL		0.	0-	0-	0-	QĎ
CLEAR	LOAD	CLOCK	J	ĸ	А	В	С	D	QΔ	ΟB	σç	σĐ	
L	×	×	х	Х	x	х	Х	Х	L	L	L	L	Н
н	L	t	×	×	a	b	С	d	a	b	С	d	d
н	н	L	х	x	×	x	x	X	Q _{A0}	Q _{B0}	σ_{C0}	0 _{D0}	a_{D0}
н	н	Ť	L	н	×	x	x	x	Q _{A0}	Q _A 0	QBn	o_{Cn}	Q_{Cn}
н	н	Ť	L	L	×	x	х	x	L	Q_{An}	Q_{Bn}	σ_{Cn}	Q_{Cn}
н	н	Ť	н	н	×	×	x	×	н	Q_{An}	Q_{Bn}	Q _{Cn}	QCn
н	н	t	н	L	×	×	x	×	Q _{An}	Q_{An}	Q_{Bn}	\mathtt{Q}_{Cn}	Q_{Cn}

H = High level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)


↑ = transition from low to high level


a, b, c, d = the level of steady-state input at A, B, C, or D, respectively

 $\begin{aligned} Q_{\text{A0}},\,Q_{\text{B0}},\,Q_{\text{C0}},\,Q_{\text{D0}} = \text{the level of }Q_{\text{A}},\,Q_{\text{B}},\,Q_{\text{C}}\,\,\text{or }Q_{\text{D}},\,\text{respectively, before the indicated steady-state}\\ &\text{input conditions were established} \end{aligned}$

 $Q_{\text{An}},\,Q_{\text{Bn}},\,Q_{\text{cn}}=$ the level of $Q_{\text{A}},\,\,Q_{\text{B}},\,\,$ or $Q_{\text{C}},\,$ respectively, before the most-recent transition of the clock

1820-1042 PARALLEL-LOAD 8-BIT SHIFT REGISTER WITH COMPLEMENTARY OUTPUT





The 8-bit serial shift registers which shift the data in the direction of Q_A toward Q_H when clocked. Parallel-in access to each stage is made available by eight individual direct data inputs which are enabled by a low level at the shift-load input. The register has gated clock inputs and complementary outputs from the eighth bit.

Clocking is accomplished through a 2-input positive-NOR gate, permitting one input to be used as a clock-inhibit function. Holding either of the clock inputs high inhibits clocking and holding either clock input low with the load input high enables the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is high. Parallel loading is inhibited as long as the load input is high. Data at the parallel inputs are loaded directly into the register on a high-to-low transition of the shift-load input independently of the levels of the clock, clock inhibit, or serial inputs.

H = high level (steady state), L = low level (steady state)

X = irrelevant (any input, including transitions)

↑ = transition from low to high level


a... h = the level of steady-state input at inputs A thru H, respectively.

 Q_{A0}, Q_{B0}, Q_{H0} = the level of Q_A , Q_B , or Q_H , respectively, before the indicated steady-state input conditions were established.


 Q_{An}, Q_{Gn} = the level of Q_A or Q_G , respectively, before the most-recent \uparrow transition of the clock.


		INPU		INTER		OUTPUT		
SHIFT/	CLOCK			PARALLEL	OUTPUTS		α _H	
LOAD	INHIBIT	CLOCK	SERIAL	AH	O _A	ΩB		
L	×	х	×	ah	a	ь	h	
н	L	L	×	×	QAO	Q_{BO}	α _{HO}	
н	L	t	н	×	н	Q_{AN}	Q _{Gn}	
н	L	1	L	×	L	Q_{AN}	Q_{Gn}	
н	н	1	×	×	QAO	$oldsymbol{O}_{BO}$	Q _{HO}	

1820-1053 HEX SCHMITT-TRIGGER INVERTERS (PULSE SHAPING)



1820-1064 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER





The 8-bit shift register has gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data. A low at either (or both) input(s) inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup requirements will be entered. Clocking occurs on the low-to-high-level transition of the clock input.

H = high level (steady state), L = low level (steady state)

X = irrelevant (any input, including transitions)


↑ = transition from low to high level


Q_{AO}, Q_{BO},Q_{HO} = the level of Q_A, Q_B, or Q_H, respectively, before the indicated steady-state input conditions were

Q_{An}, Q_{Gn} = the level of Q_A or Q_G before the most-recent ↑ transition of the clock; indicates a one-bit shift.

	INPUTS			OUTPUTS			
CLEAR	CLOCK	А	В	QA QB		α _H	
L	×	Х	Х	L	L	L	
н	L	×	X	Q _{A0}	080	о _{но}	
н	1	н	н	н	$\mathtt{Q}_{\boldsymbol{Ar}_i}$	\mathbf{q}_{Gn}	
н	†	L	X	L	$Q_{\mathbf{A}\mathbf{n}}$	Q_{Gn}	
н	•	×	L	L	$\mathbf{Q}_{\mathbf{A}\mathbf{n}}$	\mathbf{q}_{Gn}	

1820-1072 DECODER/MULTIPLEXER






The decoder/demultiplexer consists of two individual two-line to four-line decoders in a single package.

INP	UTS									
ENABLE	NABLE SELECT				OUTPUTS					
G	В	A	YO	Y1	Y2	Υ3				
н	х	×	н	н	н	н				
L	L	L	L	н	н	н				
Ł.	L	н	н	L	н	H				
L	н	L	н	н	L	н				
L	н	н	н	н	н	L				


H = high level, L = low level, X = irrelevant

1820-1073 4-BIT QUAD EXCLUSIVE-NOR



+5V = (14), GND = (7), () = Denotes Pin Numbers

1820-1076 HEX D-TYPE FLIP-FLOPS WITH CLEAR



FUNCTION TABLE (EACH FLIP FLOP)


INPUTS OUTPUTS


CLEAR CLOCK D Q

L X X L

H H H L X U00

1820-1077 QUADRUPLE 2-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS






	INPUTS,			
STROBE	SELECT	A	В	OUTPUT Y
н	×	×	х	н
L	L	L	X	н
L	L	н	x	L
L	н	×	L	н
L	н	×	н	L


H = High Level, L = Low Level, X = Irrelevant

positive logic:

Low level at S selects A inputs High level at S selects B inputs

1820-1081
TRI-LEVEL QUAD BUS TRANSCEIVER







The Tri-Level Quad Bus Receiver consists of four pairs of tri-level logic elements configured as Quad Bus Drivers/ Receivers along with separate buffered receiver enable and driver enable lines.

A logic "1" on the Data Enable (D/E) inut allows input data to be transferred to the outputs of the Drivers while a logic "0" will force the outputs to a high impedance state.

The Receiver gates are enabled by a logic "0" on the Receiver Enable (R/E) pin. A logic "1" forces the Receiver outputs to a high impedance state and disables the inputs.

1820-1100 QUAD 2-INPUT MULTIPLEXER





When the word-select input is low, word 1 (A1, B1, C1, D1) is applied to the flip-flops. A high input to word select will cause the selection of word 2 (A2, B2, C2, D2). The selected word is clocked to the output terminals on the negative-going edge of the clock pulse.

FUNCTION TABLE

INP	UTS	OUTPUTS						
WORD SELECT	СГОСК	QA	α _B	οc	QD			
L	↓	a1	b1	c1	d1			
Н	ţ	a2	b2	c2	d2			
х	Н	Q _A 0	Q _{B0}	σ _{C0}	Q _{D0}			

H = high level (steady state)

L = low level (steady state)


X = irrelevant (any input, including transitions)

↓ = transition from high to low level


a1, a2, etc. = the level of steady-state input at A1, A2, etc.

 Q_{A0} , Q_{B0} , etc. = the level of Q_{A} , Q_{B} , etc. entered on the most-recent \downarrow transition of the clock input.

1820-1107 8-BIT SHIFT REGISTER



The parallel or serial-in modes are established by the shift/ load input. When high, this input enables the serial data input and couples the register for serial shifting with each clock pulse. When low, the parallel data inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high level edge of the clock pulse. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. A direct clear input overrides all other inputs, including the clock, and sets the register to zero.



	INPUTS							OUTPUT	
01.540	SHIFT/	СГОСК	01.001/	PARALLEL OUTPUTS		OUTPUTS			
CLEAR	LOAD	INHIBIT	CLOCK	SERIAL	АН	Q _A Q _B		ФH	
L	×	х	×	×	×	L	L	L	
н	×	L	L	×	×	Q _{A0}	Q _{B0}	QH0	
н	L	L	†	x	a h	a	b	h	
н	н	L	†	н	×	н	Q_{An}	Q _{Gn}	
н	н	L	†	L	×	L	Q _{An}	Q _{Gn}	
н	x	н	†	x	×	Q _{A0}	Q ₈₀	Q _{H0}	

H = high level (steady-state)

L = low level (steady-state)

X = Irrelevant (any input, including transitions)


↑ = transition from low to high level


a . . . h = the level of steady-state input at inputs A through H, respectively.

 $\begin{aligned} Q_{\text{A0}},\,Q_{\text{B0}},\,Q_{\text{H0}} = \text{the level of }Q_{\text{A}},\,Q_{\text{B}},\,\text{or }Q_{\text{H}},\,\text{respectively, before the indicated steady-state input conditions were established.} \end{aligned}$

 Q_{An} , Q_{Gn} = the level of Q_{A} or Q_{3} , respectively, before the most-recent \uparrow transition of the clock.

1820-1113 TRI-LEVEL 8-BIT LATCH






1	RUTH TABL	E	
ENABLE	READ	WRITE	I/O STATE
0	0	×	Output = 0
×	1	1	Hi-z
0	×	0	Write
٥	0	1 . 1	Read
	ENABLE 0 ×	0 0 x 1	0 0 x x 1 1

Inputs and outputs are accessed on the same leads of the tri-level 8-bit latch. When in the high impedance state, the outputs and inputs are disabled and no information can be entered. When the outputs are active, the gating associated with each latch prevents information from being entered. Outputs are disabled while information is entered.


1820-1116 DUAL J-K POSITIVE EDGE TRIGGERED FLIP-FLOP




FUNCTION TABLE


	1	NPUTS			оит	PUTS
PRESET	CLEAR	CLOCK	J	κ	Q	ā
L	Н	X	X	X	Н	L
Н	L	Х	X	X	L	Н
L	L	X	X	X	н*	н*
н	н	†	L	L	L	Н
н	н	†	Н	L	тос	GLE
н	Н	†	L	Н	σ0	Q 0
н	Н	†	Н	н	Н	L
н	Н	L	X	X	α ₀	Q_0

1820-1130 13-INPUT POSITIVE-NAND GATE



1820-1131 6-BIT COMPARATOR







The comparator determines equality or non-equality between two 6-bit words. A strobe over-ride, when a logic 1, will force the output to a logical 1.

CONDITION	STROBE S	Z
A = B, A ≠ B	1	1
A = B	0	0
A≠B	0	0

9-BIT PARITY GENERATOR AND CHECKER

1820-1140





LOGIC EQUATIONS:


ODD OUTPUT = P1 * P2 * P3 * P4 * P5 * P6 * P7 * P8 * P9 EVEN OUTPUT = P1 * P2 * P3 * P4 * P5 * P6 * P7 * P8 * P9

The 9-Input Parity Generator/Parity Checker is used to detect errors in data transmission or in data retrieval. Two outputs (EVEN and ODD) are provided for versatility. An INHIBIT input is provided to disable both outputs. (A logic 1 on the INHIBIT input forces both outputs to a logic 0.)


When used as a Parity Generator, the generator supplies a parity bit which is transmitted together with the data word.


At the receiving end, the device acts as a Parity Checker and indicates that data has been received correctly or that an error has been detected.

1820-1158
2 WIDE 2-INPUT AND 3-INPUT AND-OR-INVERT GATES



1820-1191
QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR





i	NPUTS		OUTF	UTS
CLEAR	CLOCK	D	Q	۵t
L	×	X	L	Н
н	†	Н	н	L
н	†	L	L	н
н	L	X	α 0	$\overline{a_0}$

H = high logic level (steady state)


L = low logic level (steady state)

X = irrelevant


† = transition from low to high level

Q₀ = The level of Q before the indicated steady-state input conditions were established

1820-1199 HEX INVERTER



1820-1212 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR



	INF	PUTS			ОUТ	PUTS
PRESET	CLEAR	CLOCK	J	K	Q	ā
L	Н	X	Х	X	н	L
н	L	X	X	х	L	Н
L	L	X	Х	X	н*	Н*
н	Н	ţ	L	L	α ₀	$\bar{\mathbf{Q}}_{0}$
н	Н	ţ	Н	L	н	L
н	Н	1	L	н	L	Н
н	Н	†	Н	н	TOG	GLE
н	н	н	x	x	σ 0	$\bar{\textbf{q}}_0$

H = high level (steady state), L = low level (steady state),


X = irrelevant, $\downarrow = transition from high to low level$

 Q_0 = the level of Q before the indicated input conditions were established.

TOGGLE: Each output changes to the complement of its previous level on each active transition of the clock.

* This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.


1820-1216 DECODER/DEMULTIPLEXER




	INF	PUTS	3	-							-	
ENABLE SELECT			1			OUTP	UTS					
G1	G2*	С	В	Α	YO	Y1	Y2	Y3	Y4	Y5	Y6	Y7
Х	н	х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
L	Х	Х	Х	Х	Н	H	Н	Н	H	Н	Н	H
Н	L	L	L	L	L	Н	H	Н	Н	Н	Н	Н
H	L	L	L	Н	l H	L	н	Н	Н	Н	Н	н
Н	L	L	Н	L	Н	Н	L	Н	н	H	H	H
Н	L	L	Н	Н	Н	н	Н	L	н	н	H	H
н	L	Н	L	L	Н	н	Н	Н	L	Ĥ	H	H
Н	L	Н	L	Н	Н	Н	Н	н	Ĥ	i.	H	н
Н	L	Н	Н	Ĺ	Н	Н	H	H	H	й	i'	H
Н	L	Н	Н	H	Н	Н	H	н	H	H	Ĥ	Ë

*G2 = G2A + G2B H = high level, L = low level, X = irrelevant


1820-1217 8-INPUT MULTIPLEXER WITH COMPLEMENTARY OUTPUTS





		INP	UTS	OUT	PUTS
S	ELE	CT	STROBE		
С	8	A	S	Y	₩
x	x	х	н	L	н
L	L	L	L :	D0	<u>50</u> 0
Ł	Ĺ	н.	L	D1	DΊ
L	н	L	ι	D2	D2
L	н	н .	L	D3	$\overline{03}$
н	L	L	L	D4	D4
н	L	н	L	D5	ÕŜ
н	н	L	Ł	D6.	56
н	н	н	L	D7	07


1820-1240 DECODER/DEMULTIPLEXER




	INF	UTS			:			OUTP	LITC	-		
ENABLE SELECT		CT				OUTP	013					
G1	G2*	С	В	Α	Y0	Y1	Y2	Υ3	Y4	Y5	Y6	Y7
XLHHHHH	H X L L L	XXLLLLHH	XXLLHHLL	XXLHLHLH	111111		H H H H H H	*****			* * * * * * * *	
H	Ĺ L	H	H	L H	H H	H	Н Н	н Н	н н	H	H	H

*G2 = G2A + G2B H = high level, L = low level, X = irrelevant

1820-1250 QUAD 2-INPUT EXCLUSIVE OR GATE



1820-1260 DUAL MULTIVIBRATOR



Each multivibrator features a negative transition triggered input and a positive transition triggered input. Either input can be used as an inhibit input.

Output pulse width is determined by external component values. Approx. pulse width = 0.7 X RC.

FUNCTION TABLE (EACH MONOSTABLE)

IN	INPUTS						
CLEAR	А	В	Q	Q			
L	X	x	L	Н			
x	н	x	L	. н			
×	X	L	L	Н			
н	L	↑	7	Т			
н	↓	Н	7	v			

Also see description and switching characteristics

H = high level (steady state)

L = low level (steady state)

= transition from low to high level


= transition from high to low level

T = one high level pulse

T = one low level pulse

X = irrelevant

1820-1261 4-BIT BINARY FULL ADDER




		-				OUT	PUT		
	INF	·UT		WHE			WHEN C0 = H		
			·			HEN 2 = L			HEN 2 = H
A1 A3	B1 B3	A2 A4	B2 B4	Σ1 Σ3	Σ2/	C2 C4	Σ1 Σ3	Σ2 Σ4	C2 C4
L	L	L	L	L	L	L	н	L	Ĺ
Н	L	L	L	н	L	L	L	н	L
L	н	L	L	н	L	L	L	н	L
Н	н	L	L	L	н	L	н	н	L
L	L	Н	L	L	н	L	н	н	L
н	L	Н	L	н	н	L	L	L	н
L	н	н	L	н	н	L	L	L	н
Н	н	Н	L	L	L	н	Н	L	н
L	L	L	н	L	н	L	н	н	L
н	L	L	н	н	н	L	L	L	н
L	н	L	Ĥ	н	н	L	L	L	н
Н	Н	L	н	L	L	н	Н	L	н
L	L	н	н	L	L	н	н	L	н
Н	L	Н	н	н	L	н	L	н	н
L	н	н	н	н	L	н	L	н	н
Н	н	Н	н	L	н	н	Н	н	н
			لــــا		L			•	L

H = high level, L = low level


NOTE: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs Σ1 and Σ2 and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs Σ3, Σ4, and C4.


1820-1275
DUAL 5-INPUT POSITIVE-NOR GATES

1820-1293 10-BIT COMPARATOR





1820-1288 DUAL CLOCK DRIVER





1820-1302
DATA SELECTORS/MULTIPLEXERS
WITH 3-STATE OUTPUTS







		INP	UTS	OUTP	UTS
S	ELEC	T:	STROBE	Y	w
С	В	Α	S		•
Х	Х	Х	Н	Z	Z
L	L	L	L	D0	D0
L	L	Н	L	D1	D1
L	н	L	L	D2	D2
L	н	н	L	D3	<u>D3</u>
н	L	L	L	D4	D4
н	L	н	L	D5	D 5
н	н	L	L	D6	D6
н	н	н	L	D7	D7

The data selector/multiplexer contains full binary decoding to select one-of-eight data sources and feature a strobe-controlled three-state output. The strobe must be at a low logic level to enable these devices. The three-state outputs permit a number of outputs to be connected to a common bus. When the strobe input is high, both outputs are in a high-impedance state in which both the upper and lower transistors of each totem-pole output are off, and the output neither drives nor loads the bus significantly. When the strobe is low, the outputs are activated and operate as standard TTL totem-pole outputs.

To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable time is shorter than the average output enable time.

1820-1304 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER





The register has four distinct modes of operation.

Parallel (broadside) load
Shift right (in the direction Q_A toward Q_D)
Shift left (in the direction Q_D toward Q_A)
Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, high. The data are loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low. The mode controls should be changed only while the clock input is high.

				INPUT	S						001	PUTS	
	MC	DE		SEI	SERIAL		PARALLEL						
CLEAR	S1	S0	CLOCK	LEFT	RIGHT	Α	В	С	D	QA	σB	$\sigma^{\mathbf{C}}$	σ^{D}
L	Х	X	×	X	Х	Х	Х	X	X	L	L	L	L
Н	X	X	L	x	X	×	X	X	X	Q _{A0}	0 ₈₀	σ^{C0}	σ_{D0}
н	Н	Н	†	X	Х	a	b	С	d	a	b	С	d
н	L	Н	†	×	н	X	X	X	X	н	Q_{An}	Q_{Bn}	Q_{Cn}
н	L	Н	Ť	×	L	X	X	X	X	L	\mathbf{Q}_{An}	\mathbf{Q}_{Bn}	\mathbf{Q}_{Cn}
Н	Н	L	1	н	Х	X	X	X	X	QBn	\mathbf{Q}_{Cn}	σ_{Dn}	Н
н	Н	L	†	L	x	X	X	X	X	Q _{Bn}	σ_{Cn}	σ_{Dn}	L
н	L	L	×	x	x	X	X	X	X	Q _{A0}	o_{B0}	σ^{C0}	O _{D0}

H = high level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)


↑ = transition from low to high level


a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.

- Q_{AO} , Q_{BO} , Q_{CO} , Q_{DO} = the level of Q_{A} , Q_{B} , Q_{C} , or Q_{D} , respectively, before the indicated steady-state input conditions were established.
- Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn} = the level of Q_A, Q_B, Q_C, Q_D, respectively, before the most recent ↑ transition of the clock.

2-45


1820-1305 LOOK-AHEAD CARRY GENERATOR






DESIGNATION	PIN NOS.	FUNCTION
G0,G1,G2,G3	3,1,14,5	ACTIVE LOW CARRY GENERATE INPUTS
P0,P1,P2,P3	4,2,15,6	ACTIVE LOW CARRY PROPAGATE INPUTS
C _n	. 13	CARRY INPUT
C _{n+x,} C _{n+y} C _{n+z}	12,11,9	CARRY OUTPUTS
G	10	ACTIVE LOW CARRY GENERATE OUTPUT
Р	7	ACTIVE LOW CARRY PROPAGATE OUTPUT
+5V	16	SUPPLY VOLTAGE
GND	8	GROUND


1820-1319 8-INPUT MULTIPLEXER WITH COMPLEMENTARY OUTPUTS






INPUTS			OUT	PUTS	
S	SELECT		STROBE	V	W
С	В	Α	S	•	
х	X	х	н	L	Н
L	L	L	L	D0	DO
L	L	н	L	D1	D1
L	Н	L	L	D2	D2
L	Н	н	L	D3	D3
н	L	L	L	D4	D4
н	L	н	L	D5	D5
н	Н	L	L	D6	D6
Н	н	н	L	D7	D7


1820-1321
4-BIT MAGNITUDE COMPARATOR






COMPARING UNITS		CASCADING INPUTS			OUTPUTS				
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B	A>B	A <b< td=""><td>A = B</td></b<>	A = B
A3 > B3 A3 < B3 A3 = B3 A3 = B2 A3 = B3 A3 = B3 A3 = B3 A3 = B3 A3 = B3 A3 = B3	A2 < B2 A2 = B2 A2 = B2 A2 = B2 A2 = B2	X X X A1>B1 A1 <b1 A1=B1 A1=B1 A1=B1 A1=B1</b1 	X X X X X A0 > 80 A0 = 80 A0 = 80 A0 = 80 A0 = 80	X X X X X H L L	XXXXXX	X X X X X L L H :	* -		L L L L L L L H
A3 = B3 A3 = B3	A2 = B2 A2 = B2	A1 = B1 A1 = B1	A0 = B0 A0 = B0	Ĥ	Ĥ	H L L	L H	L	H L L

1820-1322 QUADRUPLE 2-INPUT POSITIVE-NOR GATES




positive logic Y= A+B


1820-1323 8-INPUT POSITIVE-NAND GATE



1820-1367 QUAD 2-INPUT AND GATE





1820-1395 6-BIT LATCH



This integrated circuit contains six high speed latches organized as an independent 4 bit and 2 bit latches. The latches act as high speed inverters when the "write" input is "low"

1820-1464 DUAL 4-BIT BINARY COUNTER







COUNT SEQUENCE

		001	PUT	
COUNT	д	ОC	ОB	QA
0	L	L	L	L
1	L.	L	L	н
2	L	L	н	L
3	L	L	н	н
4	L	н	Ł	L
5	L	н	L	н
6	L	н	н	L
7	L	н	н	н
8	н	L	L	L
9	н	Ł	L	н
10	н	L	н	L
11	н	L	н	н
12	н	н	L	L
13	н	н	L	н
14	н	н	н	L
15	н	н	н	н

1820-1624 TRI-LEVEL OCTAL LINE DRIVERS/ LINE RECEIVERS




1820-1633 TRI-LEVEL OCTAL LINE DRIVERS/ LINE RECEIVERS



 $\begin{array}{ll} \text{logic} & 1Y = \overline{1A} \text{ when } \overline{1G} \text{ is low} \\ 2Y = \overline{2A} \text{ when } \overline{2G} \text{ is low} \\ \hline \text{When } \overline{1G} \text{ is high } 1Y \text{ outputs are at a high impedance} \\ \hline \text{When } \overline{2G} \text{ is high } 2Y \text{ outputs are at a high impedance} \end{array}$


1820-1638 9-BIT ODD/EVEN PARITY GENERATOR/CHECKER



TRUTH TABLE


NUMBER OF INPUTS A	OUTPUTS		
THRU I THAT ARE HIGH	2 EVEN	2 000	
0, 2, 4, 6, 8	н	L	
1, 3, 5, 7, 9	١ ،	• н	


1820-1639 QUAD EXCLUSIVE OR/NOR GATE



When C input is low, operates as a Exclusive OR gate. When C input is high, operates as a Exclusive NOR gate.

1820-1758 QUAD TTL TO MOS DRIVER







PIN NAMES

$\overline{I}_1 \cdot \overline{I}_4$	SELECT INPUTS	0, 04	DRIVER OUTPUTS
Ē, Ē	ENABLE INPUTS	Vcc	+5V PCWER SUPPLY
Ā	REFRESH SELECT INPUTS	V _{DD}	+12V POWER SUPPLY
č	CLOCK CONTROL INPUT		


1826-0049 VOLTAGE REGULATOR






This integrated circuit provides a regulated voltage and a low-current reference voltage. Provisions are included for voltage shut-down in the event of excessive current in an external circuit. The integrated circuit can be used with external components in a variety of configurations. For specific information, refer to the applicable technical manual.

1826-0065 VOLTAGE COMPARATOR




1826-0069 OPERATIONAL AMPLIFIER




This integrated circuit is an operational amplifier. External components permit its use in a variety of functions, such as a long interval integrator, timer, sample-and-hold circuit square wave generator, or pulse-width modulator. For specific information, refer to the applicable technical manual.

1826-0070 OPERATIONAL AMPLIFIER




This integrated circuit is an operational amplifier. External components permit its use in a variety of functions. For specific information, refer to the applicable technical manual.

1826-0100 DUAL OPERATIONAL AMPLIFIER




This integrated circuit consists of two separate operational amplifiers. External components permit their use in a variety of separate and combined functions. For specific information, refer to the applicable technical manual.

1826-0106 VOLTAGE REGULATOR




The voltage regulator provides a positive 15 volt output with current limiting, thermal shutdown, and safe area compensation internally incorporated in the device. Refer to the applicable equipment manual for specific use of the device.

1826-0138
QUAD VOLTAGE COMPARATOR




Refer to the applicable equipment manual for specific use of the device.

1826-0161
QUAD OPERATIONAL AMPLIFIER




This Integrated circuit consists of four independent, high gain, internally frequency compensated operational amplifiers. They operate from a single power supply over a wide range of voltages. Input common mode voltage range includes ground. Differential input voltage range is equal to the power supply voltage, 3 to 30 volts.

1826-0175
DUAL VOLTAGE COMPARATOR



1826-0180 TIMER



The timer is a highly stable controller capable of producing accurate time delays or oscillation by the selected values of external components.

DIAGRAMS

SECTION

3-1. INTRODUCTION

This section contains Engineering Diagrams for the printed circuit assemblies (PCA's) used in the HP 3000 series 33 system.

Each Diagram set contains a schematic diagram and part location diagram for each assembly. The Diagram sets are arranged numerically by the major assembly part number, as indicated in table 3-1.

3-2. PART LOCATION DIAGRAMS

Each diagram set contains a part location diagram. The part location diagram is provided as an aid in physically locating integrated circuits on the PCA.

3-3. SCHEMATIC DIAGRAMS


The Schematic diagram contents are exact duplicated of the engineering masters with no alterations to the information contained on each diagram.


TABLE 3-1. DIAGRAM INDEX


PART NUMBER	TITLE	PAGE	PART NUMBER	TITLE	PAGE
30016-60001 30016-00001-2 30016-60001-1 30016-60001-51 30016-90001-1 30016-90001-2	POWER CONTROL MODULE (60Hz) PCM Front Panel PCM Wiring PCM Schematic PCM Assembly PCM Assembly	3-4 3-4 3-5 3-6 3-7 3-8	30070-60013 30070-60013-1 30070-60013-51 30070-60013-52 30070-60013-53 30070-60013-54	MAINTENANCE INTERFACE MI Assy. MI PCA MI PCA MI PCA MI PCA MI PCA	3-40 3-40 3-41 3-42 3-43 3-44
30017-60001 30017-00001-2 30017-60001-1 30017-60001-51	POWER CONTROL MODULE (50HZ) PCM Front Panel PCM Wiring PCM Schematic	3-9 3-9 3-10 3-11	30070-60067 30070-60066-1 30070-60066-51 30070-60067-1	REMOTE MAINTENANCE SWITCH Remote Assy. Remote PCA Switch Assy.	3-45 3-45 3-46 3-47
30070-60007 30070-60007-51 30070-60007-2 30070-60007-3 30070-60007-4 30070-60007-5	POWER SUPPLY UNIT P/S Schematic P/S Wiring (Old version) P/S Assy. (Old version) P/S Distribution Assy. (Old version) P/S Front Panel Wiring (Old version)		31000-60053 31000-60053-11 31000-60053-16 31000-60053-16	BUS INTERFACE CONTROLLER BIC Assy. BIC Schematic BIC Schematic	3-48 3-48 3-49 3-50
30070-60016-51 30070-60078-1 30070-60078-2 30070-60079-1 30070-60079-2 30070-60080-1	Power Distribution PCA P/S Assy. (New version) P/S Wiring (New version) NJD P/S Assy. (New version) NJD P/S Wiring (New version) Memory P/S Assy. (New version)	3-10 3-17 3-18 3-19 3-20 3-21 3-22 3-23	31202-60001 31202-60001-1 31202-60001-6 31202-60001-6 31202-60001-6	MEMORY CONTROLLER Memory Controller Assy. Memory Controller Schematic Memory Controller Schematic Memory Controller Schematic	3-51 3-51 3-52 3-53 3-54
30070-60080-2 30070-60071-1 30070-60089-1 31000-60028-1 31000-60028-6 31000-60056-1	Memory P/S Wiring (New version) Relay Wiring (Old version) Relay Wiring (New version) Memory Regulator Assy. Memory Regulator PCA Power Control Assy.	3-23 3-24 3-25 3-26 3-27 3-28	31204-60001 31204-60001-1 31204-60001-6	MEMORY ARRAY Memory Array Assy. Memory Array Schematic	3-55 3-55 3-56
31000-60056-6 31000-60067-1 31000-60067-6	Power Control PCA Memory Pre-regulator Assy. Memory Pre-regulator PCA	3-29 3-30 3-31	31262-60001 31262-60001-1 31262-60001-6 31262-60001-6 31262-60001-6	GENERAL I/O CHANNEL GIC Assy. GIC Schematic GIC Schematic GIC Schematic	3-57 3-57 3-58 3-59 3-60
30070-60008 30070-60008-1 30070-60009-2 30070-60009-51 30070-60010-4 30070-60010-51	SYSTEM FRONT PANEL SFP Assy. SFP Logic PCA SFP Logic Board SFP Switch PCA SFP Switch Board	3-32 3-32 3-33 3-34 3-35 3-36	31262-60001-6 31262-60001-6	GIC Schematic GIC Schematic	3-61 3-62
30070-60012 30070-60012-1 30070-60012-51 30070-60012-52	CPU PROCESSOR CPU Assy. Processor PCA Processor PCA	3-37 3-37 3-38 3-39			


TABLE 3-1. DIAGRAM INDEX (Continued)


PART NUMBER	TITLE	PAGE
31264-60001	ASYNCHRONOUR DATA COMMUNICATION CHANNEL - MAIN	3-63
31264-60001-21	ADCC - Main Assy.	3-63
31264-60001-26	ADCC - Main Schematic	3-64
31264-60001-26	ADCC - Main Schematic	3-65
31264-60001-26	ADCC - Main Schematic	3-66
31264-60001-26	ADCC - Main Schematic	3-67
31264-60001-26	ADCC - Main Schematic	3-68
31264-60001-26	ADCC - Main Schematic	3-69
31265-60001	ASYNCHRONOUS DATA COMMUNICATION	3-70
31265-60001-21	CHANNEL - EXTENDED	2 70
	ADCC - Extended Assy.	3-70
31265-60001-26	ADCC - Extended Schematic	3-71
31265-60001-26	ADCC - Extended Schematic	3-72
31265-60001-26	ADCC - Extended Schematic	3-73
31265-60001-26	ADCC - Extended Schematic	3-74
31265-60001-26	ADCC - EXtended Schematic	3-75






























































STOCK NO. 9280-0002 PRINTED ON DIEPO NO. 1020-10 CLEARPRINT FADEOUT


5		DIODE	1901-0033		
4		NUT WILK #6-32	2420-0001		
3	i	CABLE ASSY.	30070-60072		
2		RELAY	0490-1188		
1		MTG BRACKET- RELAY	30070-00125		
ITEM	QTY.	MATERIAL-DESCRIPTION	MAT'L-PART NO.	MAT'L-DWG. NO.	MAT'L-SPEC.


POWER SUPPLY RELAY
ASSY 30070-60007 NEXT ASSEMBLY


HEWLETT PACKARD 30070-6007/ PART NUMBER

B-30070 - 60071


SHEET | OF













NOTES LINLESS OTHERWISE SPECIFIED


1. ALL RESISTANCE VALUES ARE IN OHMS ± 1%, 1/4W, ALL CARKITANCE VALUES ARE IN MICROFARADS, ALL TRANSISTORS ARE 1854-0215.

ALL DIODES ARE 1901-0050

2 | ABEL-MARKANTI | 7120-630 | PE BOARD ETEMED | 3-000-8005 | WATE MICE | ASSEMBLY | POWER CONTROL | HEWLETT | PACKARD | MATERIAL STREET | PACKARD | P









		MATERIAL DES RIPTION	MA' . PAR! NO	MAT L DWG NO	MAT . 004
		I FORE A CORE			
. [The Art and the second	46 +		
~ [[12 454	1 - 1 - 1 - 1 - 2		
7		5,4E R	034C 3575		
1	,	76-25 17CK G	1854 2762		
· ir		45 47 5 VA	205-0259		
'.	-	SCR # 4 32x 375 45	2300 0117		
e [,	NUT 6-32 N/LK	2420 0001		
9	2	FUSE 2, F .250 0 . 4	Z110-0269		
10	7	SARP. A PIGASER	1390 0365	L	
11	4	SVAF IN SECMMET	.390-0366		
12	1	DICOE CR'2	1901-062		
13	1	NUT C-32	2740 0002		
14	1	NUT, 'C-32 -/LOCK	2740.0003		
15	/	WIRE, IE ALIG 1'4 4T			
16	1	LABEL WARRANTY	7/20-6830		

HEWLETT PACKARD





3-33

•1820-•0618

1810-0275


0360-0535


1810-0275


1810-0275

(Ap) 30070-60009 C - (1836)- 47


COMPONENT SIDE











C - 30010-6001C-4


































/2		JUMPER	8159-0005	I	1	
_//	ó	SCREW 4-40 X.500	2200-0147		1	
10	1	DETENT SPRING	5020-3440		1	
9	1	SLIDER-SWITCH	30070-6007	1		
- 8	4	RIVET	0361-0028			
7	2	GUIDE- PLAST C	5020-7936			
6	50	CONNECTOR PIN- FEMA	ALE 1251- 3153			
_ 5	2	CONNECTOR REP. FE MA	LE 1251-2416		1	
4	25	CONNECTOR PIN - MALE	1251-3154	1		
3	1	CONNECTOR RED- MALE	1251-2417		1	
2	6	SPACER - SWAGE 4-401	375 0380-0334		1	
-,		BOATO-ETCHED	30070-80066			
1754	OTY	MATERIAL DESCRIPTION	MATL PART NO	MATE DWG NO	MATL SPEC	
		ASS	SCF ASSY DWG		HEWLETT PACKARD	
		50.	50070-60067		30070-60066	
		DO NOT	-FILE SCALE 2.11	0-30076	- 600 66-	




























LIBEL-WARRANTY

C 88 MK WI/6-3 IGK RAM

5 I SW THWHL O-7

8 I BREE-PE BOARD

7 2 EXTRACTOR PC

L 2 FIN GRY OGLX 26

5 5 SCR TAP Y-40 X 3/

Y I SPACER


3 I LABEL


2 89 SKT IG DIP LOOS


I J BOARD ETCHED


TERN OTT 1818-0341 51 3100 - 3395 5000 - 6058 5040 - 6009 1780 - 0116 6624 - 0077 3020-7318 720---(R 1200-0607 31060-8003/ MEMORY ARRAY - 64 K HEWLETT PACKARD ASSY DRAWING 31204A 31204-60001-1 -3/204 - 60001 - /


3-55
























































WIRING INFORMATION

4-1. INTRODUCTION

The signal buses of the system interconnect the functional areas of the computer. The groups of signals making up the buses that interconnect the functional areas are listed in table 4-1. of this section.

4-2. INTER-MODULE CONNECTION

The Inter-module Bus (IMB) backplane is the data, control, and power path which interconnects the Memory, CPU, and I/O channels.

4-3. SYSTEM FLAT CABLES

The System's flat ribbon cables and designator that list pin- by-pin the signals.

TABLE 4-1. WIRING INFORMATION INDEX

PAGE

4-29

4-30

4-31

4-32

TITLE


RS 232 TEST CONNECTOR


RS 232 JUMPER CABLE


DC WIRING


ELECTRONIC MAINFRAME WIRING

PART NUMBER	TITLE	PAGE	PART NUMBER
5060-5563-1	ADCC TEST HOOD	4-3	30070-60064-1
5061-2502-1	ADCC-RS232 TEST HOOD	4-4	30070-60065-6
5061-2503-1	HP-IB GIC CABLE	4-5	30070-60065-7
5061-2504-1	HP-IB MI CABLE	4-6	30070-60070-1
8120-9064-1 8120-9064-1	HP-IB TEST CABLE HP-IB TEST CABLE	4-7 4-8	
30070-60003 30070-60004-6 30070-60004-51 30070-60004-52 30070-60004-53 30070-60004-54 30070-60004-55	CARD CAGE NUMBER ONE Backplane Assy. Backplane J1 Backplane J2 Backplane J3 Backplane J4 Backplane J5-J9	4-9 4-9 4-10 4-11 4-12 4-13 4-14	
30070-60020-1	ISOLATION TRANSFORMER WIRING	4-15	
30070-60025-1	DC POWER CABLE (Brown)	4-16	
30070-60026-1	DC POWER CABLE (Orange)	4-17	
30070-60027-1	DC POWER CALBE (Blue)	4-18	
30070-60030-1	SYSTEM FRONT PANEL CABLE	4-19	
30070-60034-1	7902 DC POWER CABLE	4-20	
30070-60035-1	7902 STATUS LED CABLE	4-21	
30070-60036-1	7902 DATA CABLE	4-22	
30070-60056 30070-60056-6 30070-60056-51 30070-60056-52 30070-60056-53 30070-60056-54	CARD CAGE NUMBER TWO Backplane Assy. Backplane J1 Backplane J2 Backplane J3 Backplane J4 Backplane J5-J7	4-23 4-23 4-24 4-25 4-26 4-27 4-28	










TO BE SUPPLIED

TO BE SUPPLIED





11EW GIT WATERIAL OF SCHOPPING WATER PARTING WATER CONT.


WATERIAL OF SCHOPPING WATER PARTING WATER CONT.


WATERIAL OF SCHOPPING WATER PARTING WATER CONT.


WATER CONT. WATER CONT. CONT.




















SHEET | OF





SHEET | OF |





SHEET OF


























J6, J8, J9

PIN -	/	2	3	4	5	6	7	e	9	195	11	12	13	14	15
76	≠5v	+5V	450	-12√	+5s	PFW	Com	(Om	PIN	1124	-125	+121	com	Côm	com
J8	+5V	154	151	72V	+507	+5P?	Com	com	com	412 V	-121	+/25	com	com	com
				-121											

J5 and J1 not used

TITEM OTY. MATERIAL-DESCRIPTION MATL-PART NO MAY'L DWG NO MAY'L SPEC

BACK PLANE N 2

TITLE SCHEMATIC J5, J6, J7

NEXT ASSEMBLY

FINISH SCALE

MAT'L DWG NO MAY'L SPEC


MAY'L DWG NO MAY'L SPEC


MAY'L DWG NO MAY'L SPEC


MAY'L DWG NO MAY'L SPEC

FART NUMBER OF A SPECIAL SP


SHEET | OF /









1_	ENGINEERING RESPONSIBILITY SEPIA											EPIA						1			 070 - 600 7	70 - I
0		1	2	3	4	Т		6		8	9		111	72	14	16	П	SYM		REVISIONS	 APPROVED	DATE
16	,	17		19	Τ	2	1	22	23	25	29	30	32	33	38	43	Γ	A	A5 15	らしたカ	02/02	1/12/18
45	5	46	61	63	47	4					Π	Π	Т		Γ	Т	П				 ,	



STOCK NO. 9280 DON'S PRINTED ON DIEPO NO. 1020-10 CLEARER NE FALEOUT







14	4"	SHEINK TUBING	0890-0706		
13	4"	WIRE BLK- 24 ANG	8150-0447	1	
12	4	LOCKWSHR	2190-0078		
11	4	SCK-4-40x.687 P.H.	2200-0757	T	
10	4	NUT *4-40 x .250	2260-0001		
9	4	SCR FILISTER .500	2220-0010		
8	4	CLIP	1251-3328		
7	27"	CABLE, 21 COUN - ZEAWG	B120-2777		
6	4"	SHRINK TUBING	0890-0291		
5	۵	HOOD CLAMP .500	1251-3320		
4	22	PINS (F)	1251-3251		
_3	_ايا	CONU. BLOCK FEHALE	1251-2416		
2	22	PINS (H)	11251-3253		
1		COLIU. BLOCK MALE	1251-2417		
ITEM	OTY	MATERIAL-DESCRIPTION	MAT'L-PART NO	MAT'L DWG NO	MAT'L SPEC
		CARLE	A35Y		

TITLE PACKARD

HEWLETT PACKARD

DULTO-60065

NEXT ASSEMBLY

SCALE

C -30070 -60070 -1

SHEET | OF |

HARDWARE ASSEMBLIES

EUIIUI

V

5-1. INTRODUCTION

This section provides information to orient the reader to the HP 3000 series 33 hardware mainframe in order for him to better understand the system nomenclature.

5-2. HARDWARE NOMENCLATURE

The Cabinet sections of the Series 33 computer system derive their names from the respective hardware complement of the section. There are two basic names for the sections as follows:

ELECTRONIC MAINFRAME


The Electronic Mainframe is devoted to the major DC and AC power components of the system, such as the Power Supply Unit, Isolation Transformer, and Power Control Module.


CARD CAGE MAINFRAME


The Card Cage Mainframe contains the inter-module Bus backplane which provides the housing for CPU, Memory, and I/O channels.


TABLE 5-1. HARDWARE ASSEMBLY INDEX


PART NUMBER	TITLE	PAGE
30070-60005-1	AIR PLENUM	5-3
30070-60028-1	7902 ENCLOSURE	5-4
30070-60065-2	ASSEMBLY ELECTRONIC MAINFRAME	5-5
30070-60065-3	ASSEMBLY ELECTORNIC MAINFRAME	5-6
30070-60065-4	MAINFRAME PARTITION PANEL	5-7
30070-60065-8	ASSEMBLY CARD CAGE MAINFRAME	5-8
30070-60065-9	GIC, ADCC, MI CABLING	5-9
30070-90012-1	GIC, ADCC, MI CABLE ROUTING	5-10
30070-90012-2	FRONT DOOR BEZEL	5-11
30070-90012-3	MAINFRAME ASSEMBLY	5-12
30070-90012-4	CARD CAGE ASSEMBLY	5-13














			·	<u> </u>		
ì	23	8	WEHR #10 FLAT	TEF .	3-7-20-9	
ı	22	크	WEHE * S SF_T	تعقد	- · · · · · · · · · · · · · · · · · · ·	
1	21		GLOUNT LAKEL	7120-7016		
J	थ	U		2680-0099	[
. [17	: PR			1474 - 2032.	
رڅ	16	24	GROUND BUTTON	J3. J-1934		
J	7	26		3550 - 024B		
i	· (Š	WSHE-CUP	7350 - 0367		
1	15	30		2650-05		
- 1	4 1	2		3050-2-2-	[Γ
- 1		L = 1		2360-0115		Ĺ
- 1	12	2	LAPLE TIE	1400-0922		
1	1	1. 2. 1	MTG - CAISLE TIE	1400-0796	· ·	
	5	Ē	CIVET-POP 3/6 DA 125-250	J361-0679		
- 1	9	\square $'$		32070-00012		
i	8	<u>['</u>	PANEL-BLANK 8.72 N	12684-01002		
[7	1	FAUEL- HLANK 3.47IN	12681-01002		
[6	1	ASSN SYS COUT FANEL	3000-6000R	· · · · · · · · · · · · · · · · · · ·	
	6.	(-)		12680-01002		
Γ	4	1	ASSY- DISCI OF ENCL	30270-60028		
Γ	3			30070-60014	1	
Ι	2	,		300°3 €0007		t
ľ	1	,,	ASSY- FLAME	255	7101-0491	
1	1750	OFF	MATERIAL DESCRIPTION	MATE PARTIES	MAT L DWG NO	MAT'L SPEC

SUB-ASSY MITG	HEWLETT & PACKARD
300704, 30416A	30070-1: -55-3
	D-30070 -60065 -3

