

HP64000 Logic Development System

Model 64000 Assembler Supplement 6805/6809



#### **CERTIFICATION**

Hewlett-Packard Company certifies that this product met its published specifications at the time of shipment from the factory. Hewlett-Packard further certifies that its calibration measurements are traceable to the United States National Bureau of Standards, to the extent allowed by the Bureau's calibration facility, and to the calibration facilities of other International Standards Organization members.

#### WARRANTY

This Hewlett-Packard system product is warranted against defects in materials and workmanship for a period of 90 days from date of installation. During the warranty period, HP will, at its option, either repair or replace products which prove to be defective.

Warranty service of this product will be performed at Buyer's facility at no charge within HP service travel areas. Outside HP service travel areas, warranty service will be performed at Buyer's facility only upon HP's prior agreement and Buyer shall pay HP's round trip travel expenses. In all other cases, products must be returned to a service facility designated by HP.

For products returned to HP for warranty service. Buyer shall prepay shipping charges to HP and HP shall pay shipping charges to return the product to Buyer. However, Buyer shall pay all shipping charges, duties, and taxes for products returned to HP from another country.

HP warrants that its software and firmware designated by HP for use with an instrument will execute its programming instructions when properly installed on that instrument. HP does not warrant that the operation of the instrument, or software, or firmware will be uninterrupted or error free.

#### LIMITATION OF WARRANTY

The foregoing warranty shall not apply to defects resulting from improper or inadequate maintenance by Buyer, Buyer-supplied software or interfacing, unauthorized modification or misuse, operation outside of the environmental specifications for the product, or improper site preparation or maintenance.

NO OTHER WARRANTY IS EXPRESSED OR IMPLIED. HP SPECIFICALLY DISCLAIMS THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **EXCLUSIVE REMEDIES**

THE REMEDIES PROVIDED HEREIN ARE BUYER'S SOLE AND EXCLUSIVE REMEDIES. HP SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, WHETHER BASED ON CONTRACT, TORT, OR ANY OTHER LEGAL THEORY.

#### **ASSISTANCE**

Product maintenance agreements and other customer assistance agreements are available for Hewlett-Packard products.

For any assistance, contact your nearest Hewlett-Packard Sales and Service Office.

**FOLD HERE** 





**BUSINESS REPLY CARD** 

FIRST CLASS PERMIT NO. 1303 COLORADO SPRINGS, COLORADO

POSTAGE WILL BE PAID BY ADDRESSEE

# **HEWLETT-PACKARD**

Logic Product Support Dept.
Attn: Technical Publications Manager
Centennial Annex - D2
P.O. Box 617
Colorado Springs, Colorado 80901-0617

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

FOLD HERE

Your cooperation in completing and returning this form will be greatly appreciated. Thank you.

# **READER COMMENT SHEET**

Op. Manual, Model 64000 Assembler Supplement 6805/6809

Part Number: 64844-90904, July 1983

Your comments are important to us. Please answer this questionaire and return it to us. Circle the number that best describes your answer in questions 1 through 7. Thank you.

1. The information in this	book is complete:						
Doesn't cover end (what more do you		1	2	3	4	5	Covers everything
2. The information in this	book is accurate:						
Too many erro	rs	1	2	3	4	5	Exactly right
3. The information in this	book is easy to find:						
I can't find things I	need	1	2	3	4	5	I can find info quickly
4. The Index and Table of	Contents are useful:						
Helpful		1	2	3	4	5	Missing or inadequate
5. What about the "how-to	o" procedures and exa	mp	les:				
No help		1	2	3	4	5	Very helpful
Too many nov	v	1	2	3	4	5	I'd like more
6. What about the writing	style:						
Confusing		1	2	3	4	5	Clear
7. What about organizatio	n of the book:						
Poor order		1	2	3	4	5	Good order
8. What about the size of	the book:						
too big/small		1	2	3	4	5	Right size
Comments:							
Particular pages with erro	rs?						
Name (optional):							
	· · · · · · · · · · · · · · · · · · ·						
Company:							
Addross:							

Note: If mailed outside U.S.A., place card in envelope. Use address shown on other side of this card.

# **Printing History**

Each new edition of this manual incorporates all material updated since the previous edition. Manual change sheets are issued between editions, allowing you to correct or insert information in the current edition.

The part number on the back cover changes only when each new edition is published. Minor corrections or additions may be made as the manual is reprinted between editions.

First PrintingApril	1980	(Part	Number	64844-90902)
Second EditionFebruary	1981	(Part	Number	64844-90904)
Reprinted May	1982			
Reprinted July	1983			

# Assembler Supplement 6805/6809

© COPYRIGHT HEWLETT-PACKARD COMPANY 1980, 1981, 1982, 1983 LOGIC SYSTEMS DIVISION COLORADO SPRINGS, COLORADO, U.S.A.

ALL RIGHTS RESERVED

# **Table of Contents**

Chapter 1. General information	
Introduction	
MC6805 Architecture	
General	1-1
Accumulator Register (A)	1-1
Program Counter Register (PC)	1-1
Index Register (X)	1-2
Stack Pointer Register (SP)	1-2
Condition Code Register (CC)	
MC6809 Architecture	
General	
Accumulating Registers	
Program Counter Register (PC)	
Index Registers (X and Y)	1-3
Stack Pointer Registers (U and S)	
Condition Code Register (CC)	1-3
Direct Page Register (DP)	1-3
Modes of Addressing	
Inherent Addressing	
Immediate Addressing	1-4
Direct and Extended Addressing	1-4
Relative Addressing	
Indexed Addressing (MC6805 only)	
Indexed Addressing (MC6809 only)	
Indexed Indirect Addressing (MC6809 only)	
Bit Set/Clear Addressing (MC6805 only)	1-11
Bit Test and Branch (MC6805 only)	1-11
Condition Codes	1-11
Carry Borrow (C) Register	1-12
Overflow (V) Register (MC6809 only)	1-12
Zero (Z) Register	1-12
Negative (N) Register	
IRQ Interrupt Mask (I) Register	1-12
Half Carry (H) Register	1-12
FIRQ Interrupt Mask (F) Register (MC6809 only)	1-13
Entire Flag (E) Register (MC6809 only)	1-13
Observe O. Ousser J. Bullet and Conserve Con-	
Chapter 2: Operand Rules and Conventions Types of Information	0.1
Additional Operand Information	
Immediate Addressing Indicator	
Indexed Addressing Indicator	
Direct-Extended Addressing Mode Default	
Location Counter Indicator	
Operand Expressions	2-4

# **Table of Contents (Cont'd)**

Chap	oter 3: Special Pseudo Instructions
Intro	duction <sup>*</sup>
	SE_SEG, BASE_END3-2
BE	XT3-3
BS	Z3-4
DIF	RECT EXTEND
FC	В
FC	C3-7
	B
	G
	IB
	T 3-11
	TDP 3-12
SE	109 3-12
Chan	oter 4: Assembler Output Listing
	eral
	/Output Files4-1
	urce İnput File4-1
	sembler Output Files4-1
Outp	ut Listing4-2
	ter 5: Instruction Set Summary
	eral
Prea	efined Symbols5-3
	List of Tables
1-1.	Instruction Addressing Modes - MC6805
1-2.	Instruction Addressing Modes - MC6809
1-3.	Indexed Addressing Modes (MC6809 only)
4-1.	Source Program Format Example4-3
4-2.	Assembler Output Listing4-4
4-2. 4-3.	
<del>4</del> -3.	Assembler Output with Errors
5-1.	MC6805 Instruction Set Summary5-4
5-2.	MC6809 Instruction Set Summary 5-13

# Chapter 1

# General Information (6805/6809)

# Introduction

This chapter contains general information about the 6805 microcomputer and 6809 microprocessor. It briefly discusses their architecture, addressing modes, and condition codes. For a detailed description of a specific device, refer to the manufacturer's Programming Reference Manual.

#### NOTE

Use the processor number for the assembler directive; i.e. "6805" or "6809"

#### NOTE

The following paragraphs apply to both the MC6805 and MC6809. Paragraphs and subparagraphs that apply to only one device will so indicate in their title.

# MC6805 Architecture

#### General

There are five registers available in the MC6805 microcomputer. These registers are discussed briefly in the following paragraphs.

# Accumulator Register (A)

The microcomputer has one 8-bit register that functions as an accumulator for arithmetic calculations and data manipulations.

# **Program Counter Register (PC)**

The 11-bit program counter register contains the address of the next instruction to be executed.

# Index Register (X)

The index register is a special-purpose 8-bit register used for the indexed addressing mode. It may also be used for limited calculations and data manipulations when using read/modify/write instructions. When not required for indexing, it may be used as a temporary storage area.

# Stack Pointer Register (SP)

The stack pointer is a special-purpose 11-bit register that contains the address of the next usable location on the stack. The six most significant bits of the stack pointer are permanently set to 000011B. During a microcomputer reset or the reset stack pointer (RSP) instruction, the stack pointer will be set to location 07FH. Subroutines and interrupts may be nested down to location 061H.

# Condition Code Register (CC)

The condition code register contains the five flags which indicate the results of the instruction just executed. These flags may be individually tested for conditional branching purposes. A description of each condition code is given later in this chapter.

# MC6809 Architecture

#### General

There are nine registers available in the MC6809 microprocessor. These registers are discussed briefly in the following paragraphs.

# **Accumulating Registers**

The microprocessor has two registers that function as accumulators for arithmetic calculations and data manipulation. They are referred to as register A and register B. Each register has its own group of instructions and the mnemonic of the source statement specifies which register is to be used. For example:

- ROLA Rotate content of register A to the left.
- ROLB Rotate content of register B to the left.
- CLRA Clear register A.
- CLRB Clear register B.

In addition, certain instructions join the two registers to form a 16-bit register. When used in this configuration, the combined registers are referred to as the D register and the most significant byte of the 16-bit word is maintained in register A.

# **Program Counter Register (PC)**

The 16-bit program counter of the microprocessor may specify up to 65,536 addresses. When using the relative addressing mode of operation, the program counter register may also be used as an index register (in specific operations).

# Index Registers (X and Y)

The index registers are special-purpose 16-bit registers used in the indexed addressing mode of operation. The address in each register allows the microprocessor to point to memory locations directly or they may be altered to produce a register offset. During certain operations, the registers may be incremented or decremented to point to the next location in memory.

# Stack Pointer Registers (U and S)

The stack pointer registers are another set of special-purpose 16-bit registers and have the same indexed addressing capabilities as the index registers (X and Y).

The S (hardware) stack pointer register is used by the microprocessor during interrupt and subroutine calls.

The U (user) stack pointer register is controlled exclusively by the programmer.

#### NOTE

Both stack pointers point to the top of the stack as opposed to some microprocessors where the stack pointer points to the next vacant location on the stack.

# **Condition Code Register (CC)**

The microprocessor has eight condition codes that make up bits Ø through 7 of an 8-bit register. The eight condition codes and their use are discussed later in this chapter.

# **Direct Page Register (DP)**

The direct page register permits addressing directly any location in memory. The content of this register appears on the address bus (A8-A15) during the execution of instructions using the direct mode of addressing.

# Modes of Addressing

Instructions for microprocessors may be separated into a number of categories, but their most common attribute is their modes of addressing. An addressing mode refers to the method by which an instruction addresses its operand. The addressing modes for each MC6805 instruction are listed in table 1-1. The addressing modes for each MC6809 instruction are listed in table 1-2.

#### **Inherent Addressing**

The inherent mode of addressing requires no operand and extended addressing is not permitted. All instructions that use this form of addressing are one-byte operations.

# **Immediate Addressing**

In this mode of addressing, the instruction contains the value of the operand to be used in the operation or computation. The only instructions permitted for this mode of addressing are indicated in table 1-1 and table 1-2 under the column labelled "Immediate."

To select this mode of addressing, the corresponding operand must be preceded by the pound (#) character. The operand data may be in the form of an ASCII character, a number, a label, or an expression. The microprocessor uses both 8- and 16-bit immediate values depending on the size specified by the opcode.

# **Direct and Extended Addressing**

In direct addressing, an instruction requires two bytes of memory. The first byte will be the opcode of the instruction and the second byte will be the absolute numerical address where the operand is located.

In extended addressing, the instruction uses three bytes of memory with the first byte containing the opcode of the instruction, the second byte containing the highest 8 bits of the absolute numerical address, and the third byte containing the lowest 8 bits of the absolute numerical address.

For those instructions that can use both direct and extended modes, the assembler defaults to extended for externals, relocatables, and forward references. The direct mode is used when addresses are in the 0 to FFH range. The default function can be overridden by using the DIRECT pseudo instruction. Once the direct pseudo is inserted in a source program, the direct mode of addressing will be in effect until cancelled by an EXTEND pseudo instruction.

#### **Relative Addressing**

Branch instructions are somewhat different from other instructions in that their associated addresses do not indicate the location of data. Instead, the address indicates the location of the next instruction that is to be executed. This location is relative to the current setting of the program counter. There are two forms of branch instructions.

For the short branch relative addressing mode to be valid, the distance of the branch must fall in the value range of -126 to +129 bytes. This relationship between the relative address and the absolute address of the destination of the branch may be expressed by the following:

$$DA = (PC+2)+R$$

where:

DA = address of the destination of the branch instruction.

PC = content of the program counter.

R = the 8-bit, two's complement, binary number listed in the second byte of the instruction.

The long branch relative addressing mode may operate in the full range of addressing (0000H - FFFFH). In this mode of operation, a two-byte offset is calculated and placed in the operand field of the branch instruction. The offset is the two's complement value of the difference between the location of the byte immediately following the opcode and the location of the destination of the branch.

# Indexed Addressing (MC6805 only)

**No Offset**. This mode of operation addresses the lowest 256 bytes of memory. The instructions are one-byte operations and the index register points to the destination address.

**8-bit Offset**. The destination address will be calculated by adding the content of the byte following the opcode to the content of the index register. This mode of operation addresses the lowest 511 bytes of memory. The instructions using this mode of operation are two-byte operations.

**16-bit Offset**. This mode of operation calculates the destination address by adding the content of the two bytes following the opcode to the index register. Thus, the entire memory space may be addressed. Instructions that use this mode of operation are three-byte operations.

# Indexed Addressing (MC6809 only)

Indexed addressing relates to one of the index registers (X, Y, U, S, and sometimes PC). The address will be determined at the time of execution by adding the value specified in the operand field to the current content of the designated register. There are five modes of indexed addressing (both indirect and non-indirect) and they are given in table 1-3.

#### NOTE

The indexed indirect mode of addressing is selected by enclosing the operand field in brackets.

The value of the opcode postbyte (first byte following the opcode) listed in table 1-3 is determined by the format of the operand. The two indexing formats are as follows:

a. Simple format indexing: this type of formatting takes the form:

#### expr,R

where:

expr is an absolute expression in the range -16 to +15 but not zero, and R designates one of the index registers X, Y, U, or S. The postbyte code for simple format indexing is as follows:

bit	7	6	5	4	3	2	1	0
	0	R	R		C	FFSE	Т	

where:

RR = ØØ if X register

= Ø1 if Y register

= 1Ø if U register

= 11 if S register

OFFSET = 5-bit two's complement

b. Complex format indexing: all indexed addressing modes that do not fall under the simple format indexing category use the complex format for indexing. The postbyte code form for complex format indexing is as follows:

bit	7	6	5	4	3	2	1	Ø
	1	R	R	ı		nn	nn	

where:

RR = ØØ if X or PC register

= Ø1 if Y register

= 1Ø if U register

= 11 if S register

and:

I = Ø if non-indirect

= 1 if indirect

and: nnnn =  $\emptyset\emptyset\emptyset\emptyset$  Single auto increment (R+)

= 0001 Double auto increment (R++)

= ØØ1Ø Single auto decrement (-R)

=  $\emptyset\emptyset11$  Double auto decrement (--R)

= Ø1ØØ Zero offset value or no offset

= Ø1Ø1 Register B is offset (B,R)

= Ø11Ø Register A is offset (A,R)

= 1000 8-bit offset

= 1001 16-bit offset

= 1011 Register D is offset (D,R)

= 1100 8-bit offset with PC register

= 1101 16-bit offset with PC register

= 1111 Extended indirect

**Zero Offset Indexed Addressing.** In this mode, the selected index register contains the address of the data to be used by the instruction.

#### **Examples:**

LDA ,U

LDA Ø,S

**Constant Offset Indexed Addressing.** In this mode, a two's complement offset and the content of the selected index register are added to form the address of the operand. The content of the index register is unchanged by the addition. There are three ranges of offset:

- a. 5-bit Offset (-16 to +15) the two's complement 5-bit offset is included in the postbyte code. Bit 4 of the postbyte code is used as the sign bit. Bits Ø through 3 are used to designate the constant offset.
- b. 8-bit Offset (-128 to +127) the two's complement 8-bit offset is contained in a single byte following the postbyte code.
- c. 16-bit Offset (-32768 to +32767) the two's complement 16-bit offset is contained in the two bytes following the postbyte code.

#### **Examples:**

LDA 10,U

LDU SAM,X

**Accumulator Offset Indexed Addressing.** This mode of addressing is similar to the constant offset mode of indexed addressing except that the two's complement value in one of the accumulators (A, B, or D) and the content of the specified index register are added to form the address of the operand. The contents of both registers are unchanged by this addition.

#### **Examples:**

LDA B,X

LDX D,X

**Auto Increment/Decrement Indexed Addressing.** In the auto increment addressing mode, the specified index register contains the address of the operand. Then, after the register is used, it will be incremented by one or two. In the auto decrement mode, the specified index register will be decremented before being used for the address of the data. No offset is permitted in this mode of addressing.

#### **Examples:**

LDA ,Y+

LDB ,-X

**Extended Indirect Addressing.** In extended indirect addressing, two bytes following the postbyte code of an indexed addressing instruction are used as a pointer to consecutive locations in memory that contains the new address.

#### **Examples:**

LDA [SAM]

LDX [ØF1ØH]

# Indexed Indirect Addressing (MC6809 only)

All of the indexed addressing modes with the exception of auto increment/decrement by one or a 5-bit offset may specify an additional level of indirection (refer to table 1-3). In indexed indirect addressing, the address will be contained in the location specified by the content of the index register plus any offset.

#### **Examples:**

LDA [,Y]

LDA [B,X]

# Bit Set/Clear Addressing (MC6805 only)

This mode of addressing applies to instructions which can set or clear any bit on page zero. Page zero consists of all RAM space, I/O registers, and 128 bytes of ROM. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the address in page zero.

# Bit Test and Branch (MC6805 only)

This mode of addressing applies to instructions which can test any bit in the first 256 locations (ØØH through ØFFH) and branch to any location relative to the PC. The byte to be tested will be addressed by the byte following the opcode. The individual bit within that byte is addressed by the lower three bits of the opcode. The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three-byte operations. The value of the bit tested will be written to the carry bit in the condition code register.

# **Condition Codes**

The condition code register contains codes that are relevant to the execution of instructions. The register is actually a group of one-bit registers that contain the following information:

Condition Code	Definition	MC6805 Bit No.	MC6809 Bit No.
С	carry-borrow	Ø	Ø
V	overflow		1
Z	zero	1	2
N	negative	2	3
1	IRQ interrupt mask	3	4
Н	half-carry	4	5
F	FIRQ interrupt mask		6
E	Entire flag		7

The effect of each instruction on the condition codes is indicated in tables 5-1 and 5-2, Chapter 5. A brief description of each condition code is given in the following paragraphs.

# Carry/Borrow (C) Register

The carry-borrow register operates like an extension to the accumulator. In an arithmetic addition operation, the final sum may be 9 bits. If this occurs, the carry-borrow code is set (C=1) to indicate a carry. If there was no carry, the C register will be reset  $(C=\emptyset)$ . For the arithmetic subtraction operation, the carry-borrow code represents a borrow condition. The condition code, when set (C=1), indicates that a borrow condition occurred; when reset  $(C=\emptyset)$ , it indicates that there was no borrow.

# Overflow (V) Register (MC6809 only)

The overflow condition code register will be set (V=1) when a two's complement overflow occurs from an arithmetic operation. If no overflow occurs, the register will be reset  $(V=\emptyset)$ .

# Zero (Z) Register

Immediately after an operation, the zero-detect circuit will look at the result. If all zeros are detected, the zero register will be set (Z=1); otherwise, the zero register will be reset  $(Z=\emptyset)$ .

# Negative (N) Register

Negative numbers are expressed in the two's complement form with bit 7 indicating the negative quality. Bit 7 will be a 1 if the two's complement was negative. Immediately after an operation, the negative register will look at bit 7 to determine if the result was negative. If so, the condition code (N) will be set (N=1). The condition code will be reset  $(N=\emptyset)$  if bit 7 was zero, indicating that the two's complement number represented by the result was zero or positive.

# IRQ Interrupt Mask (I) Register

The interrupt mask code is set (I=1) to prevent the microprocessor from servicing interrupts on the IRQ line. Interrupt requests from any peripheral device will be ignored by the microprocessor until the interrupt mask code is reset  $(I=\emptyset)$ .

# Half Carry (H) Register

The half carry code will be set (H=1) during execution of an ADC or ADD instruction if there was a carry from bit position 3 to bit position 4. The half carry code will be reset  $(H=\emptyset)$  during these instructions if there was no carry.

The half carry code will be undefined after all subtract operations and should not be used in following operations.

# FIRQ Interrupt Mask (F) Register (MC6809 only)

The microprocessor will not recognize interrupts from the FIRQ line if this bit is set (F=1).

# Entire Flag (E) Register (MC6809 only)

The entire flag, when set (E=1), indicates that all the registers were moved to the stack (as opposed to only the program counter and condition code registers). The E code bit is used on a return from an interrupt to indicate the extent of unstacking that is required.

Table 1-1. Instruction Addressing Modes - MC6805

- NST RUCT - ON	I N H E R E N T	I M M E D I A T E	D I R E C T	E X T E N D E D	I N D E X E D	R E L A T I V E	- NST RUCT - ON	I M H E R E N T	I M E D I A T E	D I R E C T	E X T E N D E D	I N D E X E D	RELATIVE
ADC		Х	Х	Х	Х		CLR	Х		Х		Х	
ADD		Χ	Χ	Χ	Χ		СМР		Χ	Χ	Χ	Χ	
AND		Χ	Χ	Χ	Χ		СОМ	Χ		Χ		Χ	
ASL	Χ		Χ		Χ		CPX		Χ	Χ	Χ	Χ	
ASR	Χ		Χ		Χ		DEC	Χ		Χ		Χ	
всс						Χ	EOR		Χ	Χ	Χ	Χ	
*BCLR							INC	Χ		Χ		Χ	
BCS						Χ	JMP			Χ	Χ	Χ	
BEQ						Χ	JSR			Χ	Χ	Χ	
внсс						Χ	LDA		Χ	Χ	Χ	Χ	
BHCS						Χ	LDX		Χ	Χ	Χ	Χ	
ВНІ						Χ	LSL	Χ		Χ		Χ	
BHS						Х	LSR	Χ		Χ		Χ	
BIH						X	NEG	Χ		Χ		Χ	
BIL						Χ	NOP	Χ					
BIT		Χ	X	X	Χ		ORA		X	Х	Χ	X	
BLO						Χ	ROL	X		X		X	
							ROR	X		X		X	
BLS						X	RSP	X					
ВМС						Х	RTI	X					
BMI						X	RTS	X					
BMS						X	SBC	.,	X	X	Х	Х	
BNE						X	SEC	Х					
BPL						Х	SEI	X		.,	.,	.,	
BRA						Х	STA			X	X	X	
BRN						Х	STX		.,	X	X	X	
**BRCLR							SUB	v	X	X	X	Х	
**BRSET							SWI	X					
*BSET							TAX	X					
BSR						X	TST	X		X		X	
CLC						Х	TXA	Х					
CLI						Х							

NOTE: (\*) - Bit Set/Clear mode of addressing.

 $(\ensuremath{^{\star\star}})$  - Bit Test and Branch mode of addressing.

Table 1-2. Instruction Addressing Modes - MC6809

INSTRUCT-ON	INHERENT	I M E D I A T E	DIRECT	EXTENDED	E X T I N D R	INDEXED	I N D X I N D R	R E L A T I V E	R E L I N D R	- NSTRUCT-ON		I M E D I A T E	D I R E C T	E X T E N D E D	E X T I N D R	I N D E X E D	I N D X I N D R	R E L A T I V E	R E L I N D R
ABX	Х									DEC			Х	Х	Х	Х	Х	Х	Х
ADC		Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	EOR		Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
ADD		Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	EXG	Χ								
AND		Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	INC		Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
ASL			Χ	Χ	Χ	Χ	Χ	Χ	Χ	JMP			Χ	Χ	Χ	Χ	Χ	Χ	Χ
ASR			Χ	Χ	Χ	Χ	Χ	Χ	Χ	JSR			Χ	Χ	Χ	Χ	Χ	Χ	Χ
всс								Χ		LD_		Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
BCS								Χ		LEA					Χ	Χ	Χ	Χ	Χ
BEQ								Χ		LSL			Χ	Χ	Χ	Χ	Χ	Χ	Χ
BGE								Χ		LSR			Χ	Χ	Χ	Χ	Χ	Χ	Χ
BGT								Χ		MUL	Χ								
BHI								Χ		NEG			Χ	Χ	Χ	Χ	Χ	Χ	Χ
BHS								Χ		NOP	Χ								
BIT		Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	ORA		Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
BLE								Х		ORCC		Χ							
BLO								Χ		PSHS	Χ								
BLS								Χ		PSHU	Χ								
BLT								X		PULS	Χ								
ВМІ								X		PULU	Χ								
BNE								X		ROL			X	X	X	X	X	X	X
BPL								X		ROR	.,		X	X	X	Х	X	Χ	X
BRA								X		RTI	X								
BRN								X		RTS	Х	v	.,	.,	.,	v		.,	
BSR								X		SBC	v	Х	Х	Х	Х	Х	Х	Х	X
BVC								X		SEX	Х		V	v	.,	v	V	V	V
BVS CLR			Х	Х	~	~	V	X	~	ST_		v	X		X	X	X	X	X
CLR		Х	X	X	X	X X	X X	X	X X	SUB	v	Χ	Χ	Χ	Χ	Χ	Χ	Х	X
CMP		^	X	X			X	X	X	SWI	X								
CWAI		Х	^	^	^	^	^	^	^	TRF	X								
DAA	Х	^								TST	^		v	v	v	V	~	~	~
DAA										131			^	^	^	^	۸	Х	۸ 

Table 1-3. Indexed Addressing Modes (MC6809 only)

	r						
	_	Non-I	ndirect	Indirect			
Mode	Type	Format	Postbyte Op Code	Format	Postbyte Op Code		
Constant Offset	No Offset	,R	1RRØØ1ØØ	[,R]	1RR1Ø1ØØ		
From R (Signed)	5-Bit Offset	n,R	ØRRnnnnn	defaults	to 8-bit		
	8-Bit Offset	n,R	1RRØ1ØØØ	[n,R]	1RR11000		
	16-Bit Offset	n,R	1RRØ1ØØ1	[n,R]	1RR11ØØØ		
Accm Offset	A - Reg Offset	A,R	1RRØØ11Ø	[A,R]	1RR1Ø11Ø		
From R (Signed)	B - Reg Offset	B,R	1RRØØ1Ø1	[B,R]	1RR1Ø1Ø1		
	D - Reg Offset	D,R	1RRØ1Ø11	[D,R]	1RR11Ø11		
Auto Incr/	Incr by 1	,R+	1RRØØØØØ	not al	lowed		
Decr R	Incr by 2	,R++	1RRØØØØ1	[,R++]	1RR1ØØØ1		
	Decr by 1	,−R	1RRØØØ1Ø	not al	lowed		
	Decr by 2	,R	1RRØØØ11	[,R]	1RR1ØØ11		
Constant Offset From R	8-Bit Offset	n,PCR	1ddØ11ØØ	[n,PCR]	1dd111ØØ		
	16-Bit Offset	n,PCR	1ddØ11Ø1	[n,PCR]	1dd111Ø1		
Extended Indirect	16-Bit Addr			[n]	10011111		

R = X, Y, U, or Swhere:

and where:

d = don't care n = offset

# Chapter 2

# **Operand Rules and Conventions**

# Types of Information

There are four types of data that may be needed as items in the operand field:

a. Register Information - operands may reference directly data contained in the processor registers such as the stack, register A, or the index register.

#### **Example:**

STA

SAM

;MOVE CONTENTS OF :REGISTER A TO SAM

b. Index Register Information - operands may reference directly data contained in the index register.

#### **Example:**

LDX

Ø1ØØH

;LOAD INDEX REGISTER :FROM MEMORY

c. Immediate Data - operands may contain immediate data. The required value is inserted directly into the operand field. The value may be in the form of numbers, an expression to be evaluated at assembly time, a symbol, or an ASCII constant enclosed in quotation marks.

Exam	ples:
------	-------

LDA	#ØFFH	;LOAD "FF" HEX INTO ;REGISTER A
LDA	#"A"	;LOAD VALUE OF ASCII ;CONSTANT A (Ø1ØØØØØ1B) :INTO REGISTER A

d. 16-bit Memory Address - operands may reference a 16-bit absolute memory address within the range of Ø to 65,535 that contains the operand data.

**Example:** 

5FFFH

# **Additional Operand Information**

# **Immediate Addressing Indicator**

To select the immediate addressing mode, the corresponding operand must be preceded by the pound (#) character. The data following the (#) sign will be assigned one or two bytes of memory, depending on the instruction.

For MC6809 instructions PSHS, PULS, PSHU, and PULU, any register list (A, B, CC, D, DP, PC, S, U, X, or Y) may be used with the following exceptions:

- a. Register S cannot be specified with a PSHS or PULS instruction.
- b. Register U cannot be specified with a PSHU or PULU instruction.

For MC6809 instructions EXG and TFR exactly two registers must be specified in the register list. The following restrictions hold for the two instructions:

- a. EXG instruction the two designated registers must be of the same size.
- b. TFR instruction the two designated registers must be of the same size, or the first register listed must be a 16-bit register and the second register listed must be an 8-bit register.

# **Indexed Addressing Indicator**

With this mode of addressing, the numerical address is variable and dependent on the content of one of the MC6809 index registers (S, U, X, or Y) or the MC6805 index register (X). The address is obtained during instruction execution by adding the value of the operand expression to the current content of the index register.

#### **Example:**

ADC 10,X

# **Direct - Extended Addressing Mode Default**

For those instructions that can use both direct and extended modes, the assembler defaults to extended for externals, relocatables, and forward references. The direct mode is used when addresses are in the 0 to FFH range. The default function can be overridden by using the DIRECT pseudo instruction. Once the direct pseudo is inserted in a source program, the direct mode of addressing will be in effect until cancelled by an EXTEND pseudo instruction.

While in the direct mode of addressing (MC6809), individual source statements may be assigned the extended mode of addressing by prefixing the operand with a greater-than (>) character.

#### Example:

CLR >ØF1ØH

While in the extended mode of addressing (EXTEND pseudo in effect), individual source statements (MC6809) may be assigned the direct mode of addressing by prefixing the operand with a less-than (<) character.

#### Example:

ADDA <ØFH

#### **Location Counter Indicator**

The dollar symbol (\$) refers to the current location of the program counter. The program counter contains the address where the current instruction or data statement is being assembled.

Example:

JUMP JMP \$+3 ;JUMP TO ADDRESS

;3 BYTES BEYOND ;FIRST BYTE OF THIS ;INSTRUCTION

# **Operand Expressions**

The operand field may contain an expression consisting of one or more terms acted on by the expression operators listed in Chapter 2 of the Assember/Linker Reference Manual. A term may be either a symbol, a string constant, a numeric constant, or an expression. The assembler reduces the entire expression to a single value.

# Chapter 3

# **Special Pseudo Instructions**

# Introduction

This chapter supplements Chapter 3 in the HP Model 64000 Assembler/Linker Reference. Manual. It lists and defines in detail those assembler instructions that are applicable to the 6805 microcomputer and 6809 microprocessor.

#### Declare Symbols Relocatable and on Base Page

SYNTAX:				
Label	Operation	Operand	Comment	
	BASE_SEG BASE_END			

The BASE\_SEG and BASE\_END pseudo instructions alert the assembler for symbols that will be on base page although they are relocatable.

BASE\_SEG only affects labels defined by pseudo instructions FCB, FDB, and RMB.

Label	Operation	Operand	Comment
	DATA BASE_SEG		
JULY	FCB	0	;JULY is DATA ;relocatable and flagged ;as base page.
JUNE	RMB	12	
	BASE_END		;Turns off base page ;flag.
	PROG		-
	LDAA LDAA	JULY JUNE	;Generates base page ;reference. Linker ;checks for errors. ;Labels must be defined ;before using or they ;will not be flagged as ;base page.
	LDAA	AUGUST	;This will not be on ;base page, since it ;is defined out of the ;BASE_SEG range.
AUGUST	FCB	0	



#### **Declare Symbols External and on Base Page**

SYNTAX:

Label	Operation	Operand	Comment
[Name]	BEXT	operand[, operand,	]

The BEXT pseudo instruction declares expression as external and on base page. The linker checks for range errors.

BEXT	SAM	;SAM is external and on ;base page.
EXT	CHARLIE	;CHARLIE is external.
LDAA	SAM	;Generates base page ;reference.
LDAA	CHARLIE	;Assembler generates ;extended addressing ;unless told to put ;on base page.

#### **Block Storage of Zeros**

SYNTAX:

Label	Operation	Operand	Comment
[Name]	BSZ	expression	

The BSZ pseudo instruction allocates a block of bytes. Each byte has an initial value of zero. Expression determines the number of bytes allocated.

An error will be generated if Expression has a value of zero, or contains symbols that are undefined, external references, or forward references.

Label	Operation	Operand	Comment	
	BSZ	10	;Generates 10 bytes of ;zeros.	

MODEL 64000
ASSEMBLER SUPPLEMENT
MC6805/6809

# DIRECT

**Direct Addressing Mode** 

SYNTAX:

Label Operation Operand Comment

DIRECT

Some microprocessor instructions can use either the direct or the extended mode of addressing. Unless otherwise instructed, the assembler defaults to extended addressing. To cancel this default condition, insert the DIRECT pseudo instruction into the source program.

# •EXTEND **=**

**Extended Addressing Mode** 

SYNTAX:

Label Operation Operand Comment

**EXTEND** 

The EXTEND pseudo instruction selects the extended mode of addressing. To cancel the EXTEND instruction, insert the DIRECT pseudo instruction into the source program.



#### Form Constant Byte

SYNTAX:			
Label	Operation	Operand	Comment
[Name	] FCB	expression	

The FCB pseudo instruction will store data in consecutive memory locations starting with the current setting of the program counter. The operand field may contain symbols or expressions that evaluate to one byte (8 bits) numbers in the range Ø through 255.

The label name is optional. If the label name is present, it is assigned the starting value of the program counter, and will reference the first byte stored by the FCB instruction.

Label	Operation	Operand	Comment
SAM	FCB	CHARLIE+Ø5H	

### Form Constant Character String

SYNTAX:			
Label	Operation	Operand	Comment
[Name]	FCC	number, string expression	
[Name]	FCC or	string expression	

The FCC pseudo instruction stores ASCII strings into consecutive bytes of memory. Any printable ASCII character can be included in the string. This pseudo has two formats. In the first format, Number is a decimal constant, which specifies the number of characters contained in string expression. If Number exceeds the characters in String Expression, spaces will be inserted to fill the remainder of the string.

In the second format, FCC specifies the string, which can be any printable ASCII character within quotation marks (". ."), apostrophe marks ('. . .'), or carets  $(\land . . . \land)$ .

Label	Operation	Operand	Comment
	FCC	10, "TEXT"	;Generates TEXT in ASCII ;followed by 6 blanks.
	FCC	"TEXT"	;Only generates TEXT.



### Form Double Byte

SYNTAX:				
Label	Operation	Operand	Comment	
[Name]	FDB	expression list		

The FDB pseudo instruction will store each 16-bit value from the expression list as an address. The values are stored in memory starting at the current setting of the program counter.

Expressions evaluate to one-word (16 bits) numbers, typically addresses. If an expression evaluates to a single byte, it is assumed to be the low order byte of a 16-bit word where the high order byte is all zeros.

If the label name is present, it is assigned the starting address of the program counter, and thus will reference the first byte stored by the FDB instruction.

Label	Operation	Operand	Comment
SAM	FDB	ØB123H	

(6809 only)

### **Define Register List**

SYNTAX:

Label	Operation	Operand	Comment
Name	REG	register list	

The REG pseudo instruction assigns the value of Register List to Name. Name cannot be redefined elsewhere in the program. Register List must be in the following form:

R1,[R2,...,Rn] where R1 to Rn are symbols A,B,CC,D,DP,PC,S, U,X, or Y. Both S and U cannot be used at the same time. Register D is the same as registers A and B. A register can only be specified once with REG.

After REG is defined, Name should only be used with PSHU, PULU, PSHS, and PULS. A "U" in Register List should not be used with PSHU or PULU. An "S" in Register List should not be used with PSHS or PULS.

Label	Operation	Operand	Comment
ABREG	REG	A,B	
	PSHS	# ABREG	



### **Reserve Memory Byte**

SYNTAX:				
Label	Operation	Operand	Comment	
[Name]	RMB	expression		

The RMB pseudo instruction may be used to define a block of memory space. The value of the expression in the operand field specifies the number of bytes to be reserved.

Any symbol appearing in the operand field must be predefined. If the value of the operand expression is zero, no memory is reserved; however, if the optional label name is present, it will be assigned the current value of the program counter.

The RMB instruction reserves space in memory by incrementing the program counter by the value in the operand expression.

Label	Operation	Operand	Comment
SAM	RMB	15	;RESERVE 15 ;BYTES FOR SAM ;ROUTINE

Set Symbol to a Value

SYNTAX:

Label	Operation	Operand	Comment
Name	SET	expression	

The SET pseudo instruction assigns the value of Expression to Name. The value of Name can be changed later in the program with another SET instruction.

Label	Operation	Operand	Comment
SAM	SET	15	;SAM has a value of 15.

(6809 only)

SYNTAX:

### Set Direct Page Pseudo Register

Label	Operation	Operand	Comment
[Name]	SETDP	expression	

The SETDP pseudo instruction assigns the value of the least significant byte in Expression to the direct page pseudo register at assembly time. SETDP can be used as often as required in an assembly; the value of the direct page pseudo register will change each time. No external references, forward references, or undefined symbols are allowed in Expression and it must be an absolute expression.

Label	Operation	Operand	Comment
	SETDP	30H	;The direct page pseudo ;register is set to 30H ;and absolute addresses ;in range 3000H-3000FFH ;are assembled with the :direct addressing mode.

# Chapter 4

## Assembler Output Listing

### General

The assembler processes source program modules and produces an output that consists of a source program listing, a relocatable object file, and a symbol cross-reference list. Errors detected by the assembler will be noted in the output listing as error messages.

### Input/Output Files

### Source Input File

The input to the assembler is a source file that is created through the editor. It consists of the following:

Example	Description
"6809"	- Assembler directive.
Source Code	- Source statements consisting of:
·	Assembler Pseudos - refer to Chapter 3 (Assembler/Linker Reference Manual)
	Assembler Instructions - refer to Chapter 5, this Supplement

### **Assembler Output Files**

The assembler produces relocatable object modules that are stored under the same name as the source file but in a format that can be processed by the linker. If an object file does not exist at assembly time, the assembler will create one. If an object file does exist, the assembler will replace it.

**List File.** The list file is a formatted file that is output to a line printer. It can also be stored in a file or applied to the system CRT display. The listing may include the following:

- a. Source statements with object code.
- b. Error messages.
- c. Summary of errors with a description list.
- d. Symbol cross-reference list.

**Symbol Cross-reference List.** All symbols are cross-referenced except local macro labels and parameters. A cross-reference listing contains the following:

- a. Alphabetical list of program symbols.
- b. Line numbers where symbols are defined.
- c. All references (by line numbers) to symbols in the program.

### **Output Listing**

An example of an assembler output listing is given in table 4-2, using the source program example listed in table 4-1. To illustrate an assembler output listing that contains error messages refer to table 4-3.

#### NOTE

The source program example was not written as a specific program. It merely lists a group of mnemonics to present a formatted example.

Table 4-1. Source Program Format Example

"6809" LIST XREF		
	GLB	KYBD9
	EXT	DSPL9
KYBD9	DEC	[1Ø,X]
	DECA	
	DECB	
	EXG	X,Y
	INC	[1Ø,X]
	JMP	DSPL9
	CWAI	#ØFH
	JSR	MIKE
	INCA	
İ	INCB	
	LBCC	1FFDH
	LBGE	1FEEH
	LDA	#ØFFH
	LDB	#ØØH
	LDS	#Ø5ØØH
	LDU	#ØØ1ØH
	LEAS	1Ø,U
	LEAX	1Ø,Y
	LSLA	
	LSLB	
	MUL	
	NEG	1∅,∪
MIKE	NOP	
	ORA	15H
	ORB	2ØH
	ORCC	#ØFH
	PSHS	X,Y
	PSHU	S,X
	ROLA	
	ROLB	
	JSR	DSPL9
	END	

Table 4-2. Assembler Output Listing

FILE: }	PGM09E	<b>:</b>	HEW	LETT-PACKARD: MOT	OROLA 6809	ASSEMBL
LINE	LOC	CODE	ADDR	SOURC	E STATEMEN	т
1				"6809" LIST XREF		
2					GLB	KYBD9
3					EXT	DSPL9
4	ØØØØ	6A	98	KYBD9	DEC	[1Ø,X]
5	ØØØ3	4A			DECA	
6	ØØØ4	5A			DECB	
7	ØØØ5	1E	12		EXG	X,Y
8	ØØØ7	6C	98		INC	[1Ø,X]
9	ØØØA	ØE	ØØ		JMP	DSPL9
1Ø	ØØØC	3C	ØF		CWAI	#0FH
11	ØØØE	9D	2E		JSR	MIKE
12	ØØ1Ø	4C			INCA	
13	ØØ11	5C			INCB	
14	ØØ12	1Ø24	1FFD		LBCC	1FFDH
15	ØØ16	1Ø2C	1FEE		LBGE	1FEEH
16	ØØ1A	86	FF		LDA	#ØFFH
17	ØØ1C	C6	ØØ		LDB	#ØØH
18	ØØ1E	1ØCE	Ø5ØØ		LDS	#Ø5ØØH
19	ØØ22	CE	ØØ1Ø		LDU	#ØØ1ØH
20	ØØ25	32	4A		LEAS	1Ø,U
21	ØØ27	3Ø	2A		LEAX	1Ø,Y
22	ØØ29	48			LSLA	
23	ØØ2A	58			LSLB	
24	ØØ2B	3D			MUL	
25	ØØ2C	6Ø	4A		NEG	1Ø,U
26	ØØ2E	12		MIKE	NOP	•
27	ØØ2F	9A	15		ORA	15H
28	ØØ31	DA	20		ORB	2ØH
29	ØØ33	1A	ØF		ORCC	#ØFH
3Ø	ØØ35	34	3Ø		PSHS	X,Y
31	ØØ37	36	5Ø		PSHU	S,X
32	ØØ39	49			ROLA	
33	øøза	59			ROLB	
34	ØØ3B	9D	ØØ		JSR	DSPL9
35					END	

Table 4-2. Assembler Output Listing (Cont'd)

FILE: PGM09E:		CROSS REFER	ENCE TABLE PAGE 2
LINE#	SYMBOL	TYPE	REFERENCES
3	DSPL9	E	9
4	KYBD9	Р	2
26	MIKE	Р	
	S	R	31
	U	R	20,25
	X	R	4,7,8,3Ø,31
	Υ	R	7,21,3Ø

**NOTE:** In the cross-reference table, the letter listed under the TYPE column has the following definition:

A = Absolute

C = Common (COMN)

D = Data (DATA)

E = External

M = Multiple DefinedP = Program (PROG)R = Predefined Register

U = Undefined

Table 4-3. Assembler Output with Errors

FILE:	PGM09E:		HEWL	ETT-PACKARD: MOTOF	OLA 6809	ASSEMBL
LINE	LOC	CODE	ADDR	SOURCE	STATEMEN	т
1				"6809" LIST XREF		
2					GLB	KYBD9
3					EXT	DSPL9
4	ØØØØ	6A	98	KYBD9	DEC	[1Ø,X]
5	ØØØ3	4A			DECA	
6	0004	5A			DECB	
7					ĘXGF	X,Y
ERRO	R-UO				^	
8	ØØØ7	6C			INC	[1Ø,X]
9	ØØØA	ØE	ØØ		JMP	DSPL9
10					CWAI	<b>\$</b> +1
ERRO	R-IO,see I	ine 7				^
11	ØØØE	9D	2E		JSR	MIKE
12	ØØ1Ø	4C			INCA	
13	ØØ11	5C			INCB	
14	ØØ12	1024	1FFD		LBCC	1FFDH
15	ØØ16	1Ø2C	1FEE		LBGE	1FEEH
16	ØØ1A	86	ØØ		LDA	#FFH
	R-US,see					^
17	ØØ1C	C6	ØØ		LDB	#ØØH
18	ØØ1E	1ØCE	Ø5ØØ		LDS	#Ø5ØØH
19	ØØ22	CE	ØØ1Ø		LDU	#ØØ1ØH
20	ØØ25	32	4A		LEAS	1Ø,U
	R-IO, see					^
21	ØØ27	30	2A		LEAX	1Ø,Y
22	ØØ29	48			LSLA	
23	ØØ2A	58			LSLB	
24	ØØ2B	3D			MUL	
25	ØØ2C	6Ø	4A		NEG	1Ø,U
26	ØØ2E	12		MIKE	NOP	
27	ØØ2F	9A	15		ORA	15H
28	ØØ31	DA	20		ORB	2ØH
29					ORCC	FFH
	R-US,see		0.0		DC: 10	
3Ø	ØØ35	34	3Ø		PSHS	X,Y

Table 4-3. Assembler Output with Errors (Cont'd)

LINE	LOC	CODE	ADDR	SOURCE STATEMENT
31	ØØ37	36	50	PSHU S,X
32	ØØ39	49		ROLA
33	ØØЗА	59		ROLB
34	ØØ3B	9D	ØØ	JSR DSPL9
35				END

Errors= 4, previous error at line 29

- US Undefined Symbol, the indicated symbol is not defined as a label or declared as an
- US external.
- IO Invalid Operand, invalid or unexpected operand encountered, or operand is missing.
- UO Unidentified Opcode, opcode encountered is not defined for this microprocessor.

FILE: PGM09E:		CROSS REFER	ENCE TABLE PAGE 2
LINE#	SYMBOL	TYPE	REFERENCES
3	DSPL9	E	9
***	FFH	U	16,29
4	KYBD9	Р	2
26	MIKE	Р	
	S	R	31
	U	R	20,25
	Χ	R	4,8,30,31
	Υ	R	21,30

NOTE: Error messages are inserted immediately following the statement where the error occurs. All error messages (after the first error message) will contain a statement that points to the line number where the previous error occurred. At the end of the source program listing, an error summary statement will be printed. The summary will contain a statement indicating the total number of errors noted, along with a line reference to the previous error. It will also define all error codes listed in the source program listing.

The primary purpose of the error statement that points to the line number where the previous error occurred is to facilitate location of errors. Since some programs may be many pages in length, this feature helps the programmer locate errors quickly (as opposed to thumbing through each page of the program).

# Chapter 5

## **Instruction Set Summary**

### General

All MC6805/6809 instructions are summarized in tables 5-1 and 5-2. The tables are arranged in alphabetical order.

Each instruction consists of a mnemonic symbol, object code for each addressing mode, the boolean operation performed, and condition codes affected. The descriptive symbols used in tables 5-1 and 5-2 to represent items in mnemonic definitions are as follows:

Symbol	Description
Α	Register A
В	Register B
C or CC	Carry/borrow condition code
CCR	Condition Code Register
D	Register D (Reg A and Reg B)
Dir	Direct addressing mode
E	Entire condition code
EA	Effective address
Ext	Extended addressing mode
F	FIRQ interrupt code
Н	Half-carry condition code
Į.	IRQ interrupt code
lmm	Immediate addressing mode
Ind	Indexed addressing mode
Inh	Inherent addressing mode
M	A memory location (1 byte)

Symbol	Description
n	Condition code not affected
N	Negative condition code
off.	Offset
OP	Operation Code (Hexadecimal)
PC	Program counter
PCH	Program counter (High Byte)
PCL	Program counter (Low Byte)
PCR	Program counter (Relative)
Rel	Relative Address
S	Register S
SP	Stack Pointer
SPH	Stack Pointer (High Byte)
SPL	Stack Pointer (Low Byte)
U	Register U
u	Condition code unknown
V	Overflow condition code
X	Register X
X	Condition code affected
Υ	Register Y
Z	Zero condition code
Ø	$Bit = \emptyset$
1	Bit = 1
•	Boolean AND
<	Transfer into
<>	Exchange
+	Arithmetic plus
_	Arithmetic minus
*	Multiplication indicator
=	Equality indicator
( )	Refers to contents of address or register
$\oplus$	Exclusive OR
•	Inclusive OR

### **Predefined Symbols**

The following symbols are reserved. They have special meaning to the assembler and cannot appear as user-defined symbols.

Symbol	Definition
Α	Register A
В	Register B
D	Register D
DP	Direct Page Register
S	Register S
U	Register U
Χ	Register X
Υ	Register Y
SP	Stack Pointer
\$	Program Counter
#	Immediate addressing byte follows
[]	Addressing indirection

Table 5-1. MC6805 Instruction Set Summary

Mnemonic	Object Code	Addr Mode	Operation	Flag Bits			N 2		
ADC	A9	Imm	$A \leftarrow (A)+(M)+(C)$		x	n	x	x	х
	B9	Dir							
	C9	Ext							
	F9	Ind (no off.)							
	E9	Ind (8-bit off.)							
	D9	Ind (16-bit off.)							
ADD	AB	Imm	$A \leftarrow (A)+(M)$		x	n	x	x	x
	BB	Dir							
	СВ	Ext							
	FB	Ind (no off.)							
	EB	Ind (8-bit off.)							
	DB	Ind (16-bit off.)							
AND	A4	Imm	$A \leftarrow (A) \bullet (M)$		n	n	x	x	n
	B4	Dir							
	C4	Ext							
	F4	Ind (no off.)							
	E4	Ind (8-bit off.)							
	D4	Ind (16-bit off.)							
ASL	38	Dir	$\boxed{CC} < - \boxed{7 < \boxed{\emptyset}} < \boxed{\emptyset}$ $(M)$		n	n	X	x	x
	78	Ind (no off.)	(M)						
	68	Ind (8-bit off.)							
ASLA	48	Inh	CC < [7 < [Ø] < Ø		n	n	x	x	x
ASLX	58	Inh	CC < 7 < Ø < Ø		n	n	x	x	x
			( <b>X</b> )						
ASR	37	Dir	CC 76>Ø		n	n	X	X	X
	77	Ind (no off.)	└── <sup>│</sup> ( <b>M</b> )						
	67	Ind (8-bit off.)							

Table 5-1. MC6805 Instruction Set Summary (Cont'd)

Mnemonic	Object Code	Addr Mode	Operation	Flag Bits	H 4		N 2		
ASRA	47	Inh	76>Ø (A)		n	n	x	x	X
ASRX	57	Inh	76>Ø (X)		n	n	x	×	X
всс	24	Rel	Test for C=Ø		n	n	n	n	n
BCLR	(11+ 2 x n)	Bit Set/Clear	Clear bit		n	n	n	n	r
BCS	25	Rel	Test for C=1		n	n	n	n	r
BEQ	27	Rel	Test for Z=1		n	n	n	n	r
внсс	28	Rel	Test for H=Ø		n	n	n	n	r
BHCS	29	Rel	Test for H=1		n	n	n	n	r
ВНІ	22	Rel	Test for C <b>⊙</b> Z=Ø		n	n	n	n	r
BHS	24	Rel	Test for C=Ø		n	n	n	n	r
ВІН	2F	Rel	Test for I=1		n	n	n	n	r
BIL	2E	Rel	Test for I=∅		n	n	n	n	r
BIT	A5 B5 C5 F5 E5 D5	Imm Dir Ext Ind (no off.) Ind (8-bit off.) Ind (16-bit off.)	( <b>A</b> ) • ( <b>M</b> )		n	n	×	x	r

Table 5-1. MC6805 Instruction Set Summary (Cont'd)

Mnemonic	Object Code	Addr Mode	Operation	Flag H I N Z C Bits 4 3 2 1 Ø
BLO	25	Rel	Test for C=1	nnnn
BLS	23	Rel	Test for C	nnnn
вмс	2C	Rel	Test for I=Ø	nnnn
ВМІ	2B	Rel	Test for N=1	nnnn
BMS	2D	Rel	Test for I=1	nnnn
BNE	26	Rel	Test for Z=Ø	nnnn
BPL	2A	Rel	Test for N=Ø	nnnn
BRA	20	Rel	Branch always	nnnn
BRN	21	Rel	Branch never	nnnn
BRCLR	(Ø1+ 2 x n)	Bit Test	Test for bit n=Ø	nnnnx
BRSET	(2 x n)	Bit Test	Test for bit n=1	nnnnx
BSET	(1Ø+ 2 x n)	Bit Set/Clear	Set bit n	nnnn
BSR	AD	Rel	Branch to subroutine	nnnn
CLC	98	Inh	CC <Ø	nnnø
CLI	9A	Inh	I <— Ø	nønnn
CLR	3F 7F 6F	Dir Ind (no off.) Ind (8-bit off.)	(M) < Ø	n n Ø 1 n

Table 5-1. MC6805 Instruction Set Summary (Cont'd)

Mnemonic	Object Code	Addr Mode	Operation	Flag H I N Z Bits 4 3 2 1
CLRA	4F	Inh	(A) < Ø	n n Ø 1
CLRX	5F	Inh	( <b>X</b> ) <— <b>Ø</b>	n n Ø 1
СМР	A1	Imm	Compare (A), (M)	nnxx
	B1	Dir		
	C1	Ext		
	F1	Ind (no off.)		
	E1	Ind (8-bit off.)		
	D1	Ind (16-bit off.)		
СОМ	33	Dir	$(M) \leftarrow (\overline{M})$	nnxx
	73	Ind (no off.)		
	63	Ind (8-bit off.)		
COMA	43	Inh	$(A) \leftarrow (\overline{A})$	nnxx
COMX	53	Inh	$(X) \leftarrow (\overline{X})$	nnxx
CPX	A3	Imm	Compare (X), (M)	nnxx
	B3	Dir		
	C3	Ext		
	F3	Ind (no off.)		
	E3	Ind (8-bit off.)		
	D3	Ind (16-bit off.)		
DEC	3A	Dir	( <b>M</b> ) <( <b>M</b> )-1	n n x x
	7A	Ind (no off.)		
	6A	Ind (8-bit off.)		
DECA	4A	Inh	(A) < (A)-1	nnxx
DECX	5A	Inh	(X) < (X)-1	nnxx

Table 5-1. MC6805 Instruction Set Summary (Cont'd)

Mnemonic	Object Code	Addr Mode	Operation	Flag H I N 2 Bits 4 3 2
EOR	A8	lmm	$(A) \leftarrow (A) \bigoplus (M)$	n n x :
	B8	Dir		
	C8	Ext		
	F8	Ind (no off.)		
	E8	Ind (8-bit off.)		
	D8	Ind (16-bit off.)		
INC	3C	Dir	(M) < - (M) + 1	n n x :
	7C	Ind (no off.)		
	6C	Ind (8-bit off.)		
INCA	4C	Inh	(A) < (A)+1	nnx
INCX	5C	Inh	(X) < (X)+1	nnx
JMP	ВС	Dir	PC <— EA	nnnı
	CC	Ext		
	FC	Ind (no off.)		
	EC	Ind (8-bit off.)		
	DC	Ind (16-bit off.)		
JSR	BD	Dir	PC <— EA	nnnı
	CD	Ext		
	FD	Ind (no off.)		
	ED	Ind (8-bit off.)		
	DD	Ind (16-bit off.)		
LDA	A6	lmm	( <b>A</b> ) <— ( <b>M</b> )	nnx
	B6	Dir		
	C6	Ext		
	F6	Ind (no off.)		
	E6	Ind (8-bit off.)		
	D6	Ind (16-bit off.)		

Table 5-1. MC6805 Instruction Set Summary (Cont'd)

Mnemonic	Object Code	Addr Mode	Operation	Flag Bits	H 4		N 2		
LDX	AE	lmm	( <b>X</b> ) <— ( <b>M</b> )		n	n	x	x	
	BE	Dir							
	CE	Ext							
	FE	Ind (no off.)							
	EE	Ind (8-bit off.)							
	DE	Ind (16-bit off.)							
LSL	38	Dir	$\boxed{CC} < - \boxed{7} < - \boxed{\emptyset} < - \emptyset$		n	n	X	x	
	78	Ind (no off.)	(101)						
	68	Ind (8-bit off.)							
LSLA	48	Inh	CC < 7 < Ø < Ø		n	n	x	x	
LSLX	58	Inh	CC < 7 < Ø < Ø		n	n	x	x	
LSR	34	Dir	$\emptyset \longrightarrow \boxed{7 \longrightarrow \emptyset} \longrightarrow \boxed{CC}$		n	n	Ø	x	
	74	Ind (no off.)	( <b>IVI</b> )						
	64	Ind (8-bit off.)							
LSRA	44	Inh	$\emptyset \longrightarrow \boxed{7 \longrightarrow \emptyset} \longrightarrow \boxed{CC}$		n	n	Ø	×	2
LSRX	54	Inh	$\emptyset \longrightarrow \boxed{7 \longrightarrow \emptyset} \longrightarrow \boxed{CC}$		n	n	Ø	x	;
NEG	3Ø	Dir	(M) <— ( <del>M</del> )+1		n	n	x	x	,
	7Ø	Ind (no off.)	\···/ \··/ · ·		••	•		•	•
	6Ø	Ind (8-bit off.)							

Table 5-1. MC6805 Instruction Set Summary (Cont'd)

Mnemonic	Object Code	Addr Mode	Operation		1 3			
NEGA	40	Inh	(A) < ( <del>A</del> )+1	n	n	x	x	)
NEGX	5Ø	Inh	$(X) \leftarrow (\overline{X})+1$	n	n	X	x	)
NOP	9D	Inh	No operation	n	n	n	n	1
ORA	AA	Imm	$(A) \leftarrow (A) \odot (M)$	n	n	х	х	i
	BA	Dir						
	CA	Ext						
	FA	Ind (no off.)						
	EA	Ind (8-bit off.)						
	DA	Ind (16-bit off.)						
ROL	39	Dir	CC < 7 < Ø < (M)	n	n	x	x	>
	79	Ind (no off.)	, ,					
	69	Ind (8-bit off.)						
ROLA	49	Inh	CC < - 7 < Ø ←	n	n	x	X	>
ROLX	59	Inh	CC <- 7 < Ø < (X)	n	n	x	x	>
ROR	36	Dir	$ \begin{array}{c c} \hline 7 &> \emptyset & -> CC \\ \hline (M) \end{array} $	n	n	x	X	>
	76	Ind (no off.)	(/					
	66	Ind (8-bit off.)						
RORA	46	Inh	7> Ø> CC	n	n	x	x	>
RORX	56	Inh :	7>Ø>CC (X)	n	n	x	x	>

Table 5-1. MC6805 Instruction Set Summary (Cont'd)

Mnemonic	Object Code	Addr Mode	Operation	Flag Bits	H 4		N 2		
RSP	9C	Inh	(SP) < Ø7FH		n	n	n	n	n
RTI	8Ø	Inh	Return from interrupt		u	u	u	u	u
RTS	81	Inh	Return from subroutine		n	n	n	n	n
SBC	A2 B2 C2 F2 E2 D2	Imm Dir Ext Ind (no off.) Ind (8-bit off.) Ind (16-bit off.)	(A) < (A)-(M)-(CC)		n	n	×	×	X
SEC	99	Inh	(CC) < 1		n	n	n	n	1
SEI	9B	Inh	(I) <— 1		n	1	n	n	n
STA	B7 C7 F7 E7 D7	Dir Ext Ind (no off.) Ind (8-bit off.) Ind (16-bit off.)	( <b>M</b> ) <— ( <b>A</b> )		n	n	x	×	n
STX	BF CF FF EF DF	Dir Ext Ind (no off.) Ind (8-bit off.) Ind (16-bit off.)	( <b>M</b> ) <— ( <b>X</b> )		n	n	x	x	n
SUB	AØ BØ CØ FØ EØ DØ	Imm Dir Ext Ind (no off.) Ind (8-bit off.) Ind (16-bit off.)	$(A) \leftarrow (A)-(M)$		n	n	×	×	х

Table 5-1. MC6805 Instruction Set Summary (Cont'd)

Mnemonic	Object Code	Addr Mode	Operation	Flag Bits	H 4		N 2		
SWI	83	Inh	Software Interrupt		n	1	n	n	١
TAX	97	Inh	( <b>X</b> ) <— ( <b>A</b> )		n	n	n	n	ļ
TST	3D	Dir	Test (M)		n	n	x	x	J
	7D	Ind (no off.)							
	6D	Ind (8-bit off.)							
TSTA	4D	Inh	Test (A)		n	n	x	x	
TSTX	5D	Inh	Test (X)		n	n	X	x	ı
TXA	9F	Inh	( <b>A</b> ) < ( <b>X</b> )		n	n	n	n	i

Table 5-2. MC6809 Instruction Set Summary

Mnemonic	Object Code	Addr Mode	Operation	FLAG BITS				4				
ABX	3A	Inh	$X \leftarrow (X)+(B)$		n	n	n	n	n	n	n	n
ADCA	89	Imm	$A \leftarrow (A)+(M)+(C)$		n	n	x	n	x	x	x	x
	99	Dir										
	В9	Ext										
	A9	Ind										
ADCB	C9	Imm	$B \mathrel{<\!\!\!-\!\!\!-} (B) + (M) + (C)$		n	n	x	n	x	x	x	x
	D9	Dir										
	F9	Ext										
	E9	Ind										
ADDA	8B	Imm	$A \leftarrow (A)+(M)$		n	n	x	n	x	x	X	x
	9B	Dir										
	BB	Ext										
	AB	Ind										
ADDB	СВ	Imm	$B \mathrel{<\!\!\!-\!\!\!\!-} (B) + (M)$		n	n	x	n	x	x	x	x
	DB	Dir										
	FB	Ext										
	EB	Ind										
ADDD	C3	Imm	$D \le (D) + (M:M+1)$		n	n	x	n	x	x	x	x
	D3	Dir										
	F3	Ext										
	E3	Ind										
ANDA	84	lmm	$A \leftarrow (A) \bullet (M)$		n	n	n	n	x	x	Ø	n
	94	Dir										
	B4	Ext										
	Α4	Ind										

Table 5-2. MC6809 Instruction Set Summary (Cont'd)

Mnemonic	Object Code	Addr Mode	Operation	FLAG BITS		<b>F</b>		4				
ANDB	C4 D4 F4 E4	Imm Dir Ext Ind	$B \mathrel{<\!\!\!-\!\!\!\!-} (B) \bullet (M)$		n	n	n	n	x	x	Ø	n
ANDCC	1C	lmm	CCR <— (CCR) ∙ data		u	u	u	u	u	u	u	1
ASL	Ø8 78 68	Dir Ext Ind	CC <- 7 < Ø <- Ø		n	n	n	n	x	x	x	×
ASLA	48	Inh	CC < [7 <  Ø < Ø (A)		n	n	n	n	x	x	×	x
ASLB	58	Inh	CC < [7 <  Ø] < Ø		n	n	n	n	x	x	x	X
ASR	Ø7 77 67	Dir Ext Ind	76>Ø (M)		n	n	n	n	x	x	n	x
ASRA	47	Inh	76>Ø (A)		n	n	n	n	x	x	n	X
ASRB	57	Inh	76>Ø (B)		n	n	n	n	x	x	n	X
всс	24	Rel	Test for C = Ø		n	n	n	n	n	n	n	n
BCS	25	Rel	Test for C = 1		n	n	n	n	n	n	n	n
BEQ	27	Rel	Test for Z = 1		n	n	n	n	n	n	n	n

Table 5-2. MC6809 Instruction Set Summary (Cont'd)

Mnemonic	Object Code	Addr Mode	Operation	FLAG BITS		F 6						
BGE	2C	Rel	Test for $N \oplus V = \emptyset$		n	n	n	n	n	n	n	n
BGT	2E	Rel	Test for Z <b>⊙</b> [N ⊕ V	$'$ ] = $\emptyset$	n	n	n	n	n	n	n	n
вні	22	Rel	Test for C ⊙ Z = Ø		n	n	n	n	n	n	n	n
BHS	24	Rel	Test for $C = \emptyset$		n	n	n	n	n	n	n	n
BITA	85 95 B5 A5	Imm Dir Ext Ind	( <b>A</b> ) • ( <b>M</b> )		n	n	n	n	x	x	Ø	n
ВІТВ	C5 D5 F5 E5	Imm Dir Ext Ind	(B) • (M)		n	n	n	n	x	x	Ø	n
BLE	2F	Rel	Test for Z ⊙ [N ⊕ V	<b>/]</b> = 1	n	n	n	n	n	n	n	n
BLO	25	Rel	Test for C = 1		n	n	n	n	n	n	n	n
BLS	23	Rel	Test for C <b>⊙</b> Z = 1		n	n	n	n	n	n	n	n
BLT	2D	Rel	Test for N⊕V = 1		n	n	n	n	n	n	n	n
ВМІ	2B	Rel	Test for N = 1		n	n	n	n	n	n	n	n
BNE	26	Rel	Test for $Z = \emptyset$		n	n	n	n	n	n	n	n
BPL	2A	Rel	Test for N = Ø		n	n	n	n	n	n	n	n
BRA	2Ø	Rel	Branch always		n	n	n	n	n	n	n	n

Table 5-2. MC6809 Instruction Set Summary (Cont'd)

Mnemonic	Object Code	Addr Mode	Operation	FLAG BITS		F 6						
BRN	21	Rel	Branch Never		n	n	n	n	n	n	n	n
BSR	8D	Rel	Branch Subroutine		n	n	n	n	n	n	n	n
BVC	28	Rel	Test for $V = \emptyset$		n	n	n	n	n	n	n	n
BVS	29	Rel	Test for V = 1		n	n	n	n	n	n	n	n
CLR	ØF 7F 6F	Dir Ext Ind	( <b>M</b> ) <— Ø		n	n	n	n	Ø	1	Ø	Ø
CLRA	4F	Inh	(A) < Ø		n	n	n	n	Ø	1	Ø	Ø
CLRB	5F	Inh	(B) < Ø		n	n	n	n	Ø	1	Ø	Ø
СМРА	81 91 B1 A1	Imm Dir Ext Ind	Compare (A), (M)		n	n	n	n	x	x	x	x
СМРВ	C1 D1 F1 E1	Imm Dir Ext Ind	Compare (B), (M)		n	n	n	n	x	x	x	x
CMPD	1Ø83 1Ø93 1ØB3 1ØA3	Imm Dir Ext Ind	Compare (D), (M:M+1)		n	n	n	n	x	x	x	×
CMPS	118C 119C 11BC 11AC	Imm Dir Ext Ind	Compare (S), (M:M+1)		n	n	n	n	x	x	×	x

Table 5-2. MC6809 Instruction Set Summary (Cont'd)

Mnemonic	Object Code	Addr Mode	Operation	FLAG BITS		F 6						
CMPU	1183 1193 11B3 11A3	Imm Dir Ext Ind	Compare (U), (M:M+1	)	n	n	n	n	x	x	X	x
CMPX	8C 9C BC AC	Imm Dir Ext Ind	Compare (X), (M:M+1	)	n	n	n	n	×	x	×	x
СМРҮ	1Ø8C 1Ø9C 1ØBC 1ØAC	Imm Dir Ext Ind	Compare (Y), (M:M+1	) .	n	n	n	n	×	x	x	x
СОМ	Ø3 73 63	Dir Ext Ind	$(M) \leftarrow (\overline{M})$		n	n	n	n	x	x	Ø	1
COMA	43	Inh	$(A) \leftarrow (\overline{A})$		n	n	n	n	x	x	Ø	1
СОМВ	53	Inh	$(B) \leftarrow (\overline{B})$	4	n	n	n	n	x	x	Ø	1
CWAI	3C	Inh	CCR <— CCR <b>⊙</b> data; for interrupt	wait	u	u	u	u	u	u	u	1
DAA	19	Inh	Decimal Adj Reg (A)		n	n	n	n	x	×	Ø	x
DEC	ØA 7A 6A	Dir Ext Ind	( <b>M</b> ) < ( <b>M</b> )-1		n	n	n	n	x	x	x	n
DECA	4A	Inh	(A) < (A)-1		n	n	n	n	x	x	x	n
DECB	5A	Inh	(B) < (B)-1		n	n	n	n	x	x	×	n

Table 5-2. MC6809 Instruction Set Summary (Cont'd)

Mnemonic	Object Code	Addr Mode	Operation	FLAG BITS		<b>F</b> 6						
EORA	88	Imm	$(A) \leftarrow (A) \bigoplus (M)$		n	n	n	n	x	x	Ø	n
	98	Dir										
	B8	Ext										
	A8	Ind										
EORB	C8	Imm	$(B) \leftarrow (B) \bigoplus (M)$		n	n	n	n	x	x	Ø	n
	D8	Dir										
	F8	Ext										
	E8	Ind										
EXG	1E	Inh	R1 <-> R2		n	n	n	n	n	n	n	n
INC	ØC	Dir	(M) < (M)+1		n	n	n	n	x	x	х	n
	7C	Ext										
	6C	Ind										
INCA	4C	Inh	(A) < (A)+1		n	n	n	n	x	x	x	n
INCB	5C	Inh	(B) < (B)+1		n	n	n	n	x	x	x	n
JMP	ØE	Dir	PC <— EA		n	n	n	n	n	n	n	n
	7E	Ext										
	6E	Ind										
JSR	9D	Dir	(SP) = (SP)-1, (SP) PCL; (SP) = (SP)-1, (SP) <— PCH; PC <— EA		n	n	n	n	n	n	n	n
	BD	Ext										
	AD	Ind										
LBCC	1Ø24	Rel	Test for $C = \emptyset$		n	n	n	n	n	n	n	n
	1Ø25		Test for C = 1									

Table 5-2. MC6809 Instruction Set Summary (Cont'd)

Mnemonic	Object Code	Addr Mode	Operation	FLAG BITS						Z 2		
LBEQ	1Ø27	Rel	Test for Z = 1		n	n	n	n	n	n	n	n
LBGE	1Ø2C	Rel	Test for $N \oplus V = \emptyset$		n	n	n	n	n	n	n	n
LBGT	1Ø2E	Rel	Test for Z <b>⊚</b> [N⊕V	$\mathbf{j} = \emptyset$	n	n	n	n	n	n	n	n
LBHI	1Ø22	Rel	Test for $C \odot Z = \emptyset$		n	n	n	n	n	n	n	n
LBHS	1Ø24	Rel	Test for $C = \emptyset$		n	n	n	n	n	n	n	n
LBLE	1Ø2F	Rel	Test for Z <b>⊚</b> [N⊕V	] = 1	n	n	n	n	n	n	n	n
LBLO	1Ø25	Rel	Test for C = 1		n	n	n	n	n	n	n	n
LBLS	1023	Rel	Test for $C \odot Z = 1$		n	n	n	n	n	n	n	n
LBLT	1Ø2D	Rel	Test for $N \oplus V = 1$		n	n	n	n	n	n	n	n
LBMI	1Ø2B	Rel	Test for N = 1		n	n	n	n	n	n	n	n
LBNE	1Ø26	Rel	Test for $Z = \emptyset$		n	n	n	n	n	n	n	n
LBPL	1Ø2A	Rel	Test for $N = \emptyset$		n	n	n	n	n	n	n	n
LBRA	16	Rel	Branch always		n	n	n	n	n	n	n	n
LBRN	1Ø21	Rel	Branch never		n	n	n	n	n	n	n	n
LBSR	17	Rel	Branch Subroutine		n	n	n	n	n	n	n	n
LBVC	1Ø28	Rel	Test for $V = \emptyset$		n	n	n	n	n	n	n	n
LBVS	1Ø29	Rel	Test for V = 1		n	n	n	n	n	n	n	n

Table 5-2. MC6809 Instruction Set Summary (Cont'd)

Mnemonic	Object Code	Addr Mode	Operation	FLAG BITS								
LDA	86 96 B6	lmm Dir Ext	$(A) \leftarrow (M)$		n	n	n	n	x	x	Ø	r
LDB	A6 C6 D6 F6 E6	Ind Imm Dir Ext Ind	(B) <— (M)		n	n	n	n	x	x	Ø	n
LDD	CC DC FC EC	Imm Dir Ext Ind	(D) < (M:M+1)		n	n	n	n	×	×	Ø	n
LDS	10CE 10DE 10FE 10EE	lmm Dir Ext Ind	(S) < (M:M+1)		n	n	n	n	x	x	Ø	r
LDU	CE DE FE EE	Imm Dir Ext Ind	(U) <— (M:M+1)		n	n	n	n	x	x	Ø	n
LDX	8E 9E BE AE	Imm Dir Ext Ind	(X) < (M:M+1)		n	n	n	n	x	x	Ø	n
LDY	108E 109E 10BE 10AE	Imm Dir Ext Ind	(Y) <— (M:M+1)		n	n	n	n	x	x	Ø	n

Table 5-2. MC6809 Instruction Set Summary (Cont'd)

Mnemonic	Object Code	Addr Mode	Operation	FLAG BITS		F 6						
LEAS	32	Ind	(S) < EA		n	n	n	n	n	n	n	n
LEAU	33	Ind	(U) < EA		n	n	n	n	n	n	n	n
LEAX	3Ø	Ind	(X) < EA		n	n	n	n	n	n	n	n
LEAY	31	Ind	(Y) < EA		n	n	n	n	n	n	n	n
LSL	Ø8	Dir	$\boxed{\text{CC}} < -\boxed{7} < -\boxed{\emptyset} < -\boxed{\emptyset}$		n	n	n	n	x	x	X	X
	78	Ext	(141)									
	68	Ind										
LSLA	48	Inh	$\boxed{CC} < -\boxed{7 < \emptyset} < \emptyset$		n	n	n	n	x	x	x	x
LSLB	58	Inh	CC < 7 < Ø < Ø		n	n	n	n	x	x	x	x
LSR	Ø4	Dir	$\emptyset \longrightarrow \boxed{7 \longrightarrow \emptyset} \longrightarrow \boxed{CC}$		n	n	n	n	Ø	x	n	x
	74	Ext	(111)									
	64	Ind										
LSRA	44	Inh	$\emptyset \longrightarrow \boxed{7 \longrightarrow \emptyset} \longrightarrow \boxed{CC}$		n	n	n	n	Ø	x	n	x
LSRB	54	Inh	$\emptyset \longrightarrow \boxed{7 \longrightarrow \emptyset} \longrightarrow \boxed{CC}$		n	n	n	n	Ø	x	n	x
MUL	3D	Inh	$(D) \mathrel{<\!\!\!-\!\!\!-\!\!\!-} (A)^\star(B)$		n	n	n	n	n	x	n	X
NEG	ØØ 7Ø 6Ø	Dir Ext Ind	$(M) < (\overline{M}) + 1$		n	n	u	n	x	x	x	x

Table 5-2. MC6809 Instruction Set Summary (Cont'd)

Mnemonic	Object Code	Addr Mode		FLAG BITS		F 6						
NEGA	40	Inh	$(A) \leftarrow (\overline{A}) + 1$		n	n	u	n	x	x	x	x
NEGB	5Ø	Inh	$(B) \leftarrow (\overline{B}) + 1$		n	n	u	n	x	x	x	x
NOP	12	Inh	No operation $(PC) = (PC)+1$		n	n	n	n	n	n	n	n
ORA	8A 9A BA AA	Imm Dir Ext Ind	$(A) \leftarrow (A) \odot (M)$		n	n	n	n	x	x	Ø	n
ORB	CA DA FA EA	Imm Dir Ext Ind	$(B) \lessdot (B) \bullet (M)$		n	n	n	n	x	x	Ø	n
ORCC	1A	lmm	(CCR) <— (CCR) <b>⊚</b> data		u	u	u	u	u	u	u	u
PSHS	34	Inh	Push $Reg(s)$ on hardware stack $(S)$		n	n	n	n	n	n	n	n
PSHU	36	Inh	Push Reg(s) on user stack (U)		n	n	n	n	n	n	n	n
PULS	35	Inh	Pull Reg(s) from hardware stack $(S)$		u	u	u	u	u	u	u	u
PULU	37	Inh	Pull Reg(s) from user stack (U)		u	u	u	u	u	u	u	u
ROL	Ø9	Dir	CC <- 7 < Ø <- (M)		n	n	n	n	x	x	x	x
	79 69	Ext Ind	(***)									

Table 5-2. MC6809 Instruction Set Summary (Cont'd)

Mnemonic	Object Code	Addr Mode	Operation	FLAG BITS		F 6						
	<b></b>			•	•	•	•	•	-	_	-	-
ROLA	49	Inh	[CC]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<[Ø]<		n	n	n	n	X	X	X	X
ROLB	59	Inh	CC <- 7 < Ø <		n	n	n	n	x	x	×	x
ROR	Ø6	Dir	7> Ø> CC		n	n	n	n	x	x	n	x
	76	Ext	(141)									
	66	Ind										
RORA	46	Inh	7> Ø> CC		n	n	n	n	x	x	n	x
RORB	56	Inh	7>Ø>CC		n	n	n	n	×	x	n	x
RTI	3B	Inh	Return from Interrupt		u	u	u	u	u	u	u	u
RTS	39	Inh	Return from Subroutin	e	n	n	n	n	n	n	n	n
SBCA	82	lmm	$(A) \leftarrow (A)-(M)-(CC)$		n	n	n	n	х	х	x	х
	92	Dir										
	B2	Ext										
	A2	Ind										
SBCB	C2	Imm	(B) < (B)-(M)-(CC)		n	n	n	n	x	x	х	x
	D2	Dir	( , ( , ( )			-	-	-	-			•
	F2	Ext										
	E2	Ind										
SEX	1D	Inh	Sign Extended		n	n	n	n	x	x	Ø	n

Table 5-2. MC6809 Instruction Set Summary (Cont'd)

Mnemonic	Object Code	Addr Mode	Operation	FLAG BITS				4				
STA	97 B7	Dir Ext	$(M) \leftarrow (A)$		n	n	n	n	x	x	Ø	n
	Α7	Ind										
STB	D7 F7	Dir Ext	$(M) \leftarrow (B)$		n	n	n	n	Х	X	Ø	n
	E7	Ind										
STD	DD	Dir	(M:M+1) < (D)		n	n	n	n	x	x	Ø	n
	FD ED	Ext Ind										
STS	1ØDF	Dir	(M:M+1) < (S)		n	n	n	n	x	x	Ø	n
	1ØFF 1ØEF	Ext Ind										
STU	DF	Dir	(M:M+1) < (U)		n	n	n	n	x	x	Ø	n
	FF EF	Ext Ind										
STX	9F	Dir	(M:M+1) < (X)		n	n	n	n	x	x	Ø	n
	BF AF	Ext Ind										
STY	1Ø9F	Dir	(M:M+1) < (Y)		n	n	n	n	x	x	Ø	n
	1ØBF	Ext										
	1ØAF	Ind										
SUBA	8Ø 9Ø	lmm Dir	$(A) \leftarrow (A)-(M)$		n	n	n	n	X	X	X	X
	BØ	Ext										
	ΑØ	Ind										

Table 5-2. MC6809 Instruction Set Summary (Cont'd)

Mnemonic	Object Code	Addr Mode	Operation	FLAG BITS					<b>N</b> 3			
SUBB	CØ	lmm	(B) < (B)-(M)		n	n	n	n	x	x	x	Х
	DØ	Dir										
	FØ	Ext										
	ΕØ	Ind										
SUBD	83	Imm	(D) < (D)-(M:M+1)		n	n	n	n	х	х	х	×
	93	Dir										
	В3	Ext										
	A3	Ind										
SWI	3F	Inh	Software Interrupt 1		n	n	n	n	n	n	n	n
SWI2	1Ø3F	Inh	Software Interrupt 2		n	n	n	n	n	n	n	n
SWI3	113F	Inh	Software Interrupt 3		n	n	n	n	n	n	n	n
SYNC	13	Inh	Sync to interrupt		n	n	n	n	n	n	n	n
TFR	1F	Inh	(R2) <— (R1)		n	n	n	n	n	n	n	n
TST	ØD	Dir	Test (M)		n	n	n	n	x	x	Ø	n
	7D	Ext	( ' ' /								-	
	6D	Ind										
TSTA	4D	Inh	Test (A)		n	n	n	n	x	x	Ø	n
TSTB	5D	Inh	Test (B)		n	n	n	n	x	x	Ø	n

