/		ASED PART			9	2132
ORIGINATOR JOH RUDINSTEIN (CK)	LEADER	MFG.SPEC. MAT'L	ENG. SPECS.	CORP. MAT'L ENG	HPP	ART NUMBER
DIV. 40 EAT. 2678 DATE 6/ 20/8		Jan 7	Salm	011		4200
40 (58)	DA TE	6/2\$6/	24 17/8	7/30	1820	-4388
Documentation will fablow						
(5061-6551 U117)	ende un peut de emplos e nemente a un compos de la composition de la composition de la composition de la compo	t de vers ells des sims tra time time time de eller elle	enderdriden den den der den	ari kati kapit kapin dala pi appaganga tahun kati kati kati kati kati kati kati kati	ngangangan dikadikan dengang-adan pang-aga-aga-aga-aga-an-an-an-an-an-an-an-an-an-an-an-an-an	THE PROPERTY OF THE STATE OF THE PROPERTY OF THE STATE OF
·		1			cat 02	5
Programed 22V10A PAL		ITEM:		***************************************		
DESCRIP.		DESCRIP.		***************************************	ayangnyangdaddaddadan sancaringing anging ang sabardda kud	
A-1820 4388-1			nas a minima a magana mandal di	ikk dan sa 1 mandan a madan dan an 182 W 1984 K madan da	and the special section of the secti	
H-5958-4365-1						
A-1820: 4388-1 ERED HERE A-5958-4365-1 S-5958-4365-1	·					
		LL3	na dia mandra na ay a shi adhi adhi dhi adhi na mail a par a magana par gapadhi a dhi dhi			
ASON USE TACHED	, , , , , , , , , , , , , , , , , , ,	5	NOT BOOK BOOK AND AND THE STATE OF THE STATE		986 1885 1885 1885 1885 1885 1885 1885 18	
<u> </u>		Ti.	gar alla des gar gar e par Et 1971 Et a et a crise tades à a cada de a est title con			
> 5 4	2012 12 12 12 12 12 14 14 14 15 17 17 17 18 18 18 18 18 18 18 18 18 18 18 18 18		tal-de men an aguar es est est est est est est est est est		a para para parte e esta esta esta esta esta esta esta	
			an er o arrago a consegue a del colo colo colo colo colo colo colo co	t diel Errote von von von von von der der til til til der der der vin den delender i	an agai aga a san san san san san aga aga aga aga aga aga an san san san san s	
ESCRIC FOR OR OF THE PROPERTY		8				
ŭ°		8				
						**************************************
	ART NO.	MANUFAC	TURER			MFR. PART NO.
A @Advanced Micro Devices 22 (A153D1)	VIOAPC	Α				
(A153 DI)		В				
INSTRUMENT MODEL NO. QTY./MATERIAL LIST QTY./	FAB. PART \ \ \ \ FA	B. PART-PART NO. /	TIMES USED PER	INST.	OVER-	ALL TOTAL OF . PART/INST.
3 98561B 4 1 5	1 6	98561-66	519/1		7) 1	
	<u> </u>					
TY. ON HAND P.O. NUMBER/PRICE QTY. ON C	P.O. NUME	SER/PRICE	ALLOC		TYPE PILOT RU	N PRODUCTION
PREPLACEMENT-SPECIFY IF OTHER THAN 10%:  10  REPLACES PART NO.	ON THIS INST. INST.	YES TOCK O	NO	GE NO.	EFFEC	TIVE ON RUN NO.
	MING INSPECTION	(CONTACT BU		TOOLING	CHARGE?	
11) IF NOT SHOWN IN SECTIONS 3-7			NS TO	YES [	] ио [	SECTION 14
	DIV. APPROVA	L ACCT. NO	D. LOC.	CODE F	AID FOR ON	P.O. PROPERTY OF
14)						HP VENDOR
		EERING TO COM				
PRICE CARD RFQ DUE FROM	rED	VENDOR	CORPO	NO.		E.R. IT PRICE (DIV. NO.)
ATTACHED DATE DATE FROM  A B OTHER		MIN. SHIF	PMENT RULES			40
MFG. TIME						
		LS CONTROL TO	0111			
UNIT OF MEAS	30 ME	LAB. STOCK LO	.	EPARTMEN	, t	BY DATE
SHIPPING TIME WKS. DAYS SRM. QTY.	L	OC. CODE	ACCO	UNTING	- Del	former loft of
P.O. PROC. TIME WKS.		2150	PURC	HASING		mes 4/4/85
			MATE	RIALS		
TOTAL LEAD TIME WKS. SAFETY FACTOR WKS.		1310			*	
EXOTIC (METALS)			CORP.	SPECS. VS	2 CPC	ER.
	·	·	-14/	my !	100	ب
9320-0428 (10-73)	CORP. S	PECS. ACTION CO	PY	•	JUN	27485 // 1

# HEWLETT PACKARD

# **PURCHASED PART CHANGE REQUEST**

ORIGINATO Jon Rubinstein (CK) EXT. 2678 DIVISION NO. 40 DATE 7/23/85

214332

-hp-

1820

REASON FOR CHANGE: 1*CHECK APPROPRIATE BOXES AND STATE IN REMARKS WHY ACTION TO BE TAKEN IS NECESS.  DELETE MFR. DADD MFR. NEW MFR. NEW MFR.  PART NO. NEW KARE  PER ATTACHED MARK-UP OTHER:	ARY ) OR REDEX DES	EVISED ESCRIPTIO	N		□ MEGN	DWG. CH	HANGE						
REMARKS: * adding documentation													
Indicate <u>Kardex master changes below</u> : Show information to be DELETE For complete revision, check "ALL" on left side and enter new information	D or on or	n the n the i	iett si right.	de a	nd into	ormati	on to	be A	DDEL	) on th	e righ	it side.	
DELETE TITLE	T	ADI	) <sub>111</sub>	F	A-1	820	-43	88-	1	REV	A		
ALL   DESCRIPTION		1			S-59								
			CKITTIO		A-5								
	7				11 0.	-							
-6					1.	<del></del>							
SELETE	1							ス	O		·		
DEL	7						P	V					
	7		***				•						
	$\exists$												
	1	-						<del></del>					
<b>1</b>	$\dashv$	-	-	···									·
V					÷								2) 27 110
ALL MANUFACTURER MFR. PART N	0.	MAN	UFACTU	CEK .								MFK	. PÀRT NO.
T	$\dashv$	<del>                                     </del>											
V	_	_			DIVI	SIONAL	ACTION	N REQUI	ED WH	HEN APPLIC	CABLE		
AFFECTS OPEN P.O.'S: AFFECTS STOCK ON HAND: P.C.O. REQUIRED YES  YES NO	- 1		ACTION ). ENGR.		APPRO	VED	REJ	ECTED*	+	BY		D/	NTE /
* SPECIAL	믝	DIV.							土				1
INSTRUCTIONS:  (DIVISIONAL)	$\dashv$	R&D PURC	HASING		78				+	la		7	1 120/56
	$\dashv$	-	ENGR.		V				n	Tun		-7	125
	4	-	OUCT SAF	ETY	1 /	_		<u>-</u> :	100	atel	1 -	8	<del>! ,                                   </del>
ER [DISPOSITION] FAB. ASSY.   CLASS:	4			SPECIA	L DIVISIO	NAL IN	ISTRUCT	IONS					
	<u>」</u>				N COMP					)CS	<u> </u>	80	TE/2
CORPORATE MATERIALS SPE	$\overline{}$			AC1	ION	ONL	<u>Y—</u>	<b>→</b> =					
FINAL FORMAT TITLE	II.		CTIONS	:									
DESCRIPTION	(0	CORPO	RATE)							· · · · · · · · · · · · · · · · · · ·			
	L												
	L												
	L												
4. A.					Dr.	VISIONS	CONTAC	TED BY C	MS (LOC	G ACTION)			1
						DIVISION	NS REQUI	RING DO	CUMEN	TATION			
STATUS CODE: STANDARD NOTE CODE:		$\perp$	$\Box$								$\Box$		
MANUFACTURER MFR. PART NO.		PPROV					ITL ENG	R.		BY	-	DAT /	E
·		EJECTEI	J .	SEE SPI CORPC INSTRU	ECIAL PRATE ICTIONS [	]	DB ENT	RY	YES	5 🗍		NO	
		col	P. SPECS.			DATE /	Ē		co	MPLETE		DA1	E
9320-0429 1/76	-												

## HEWLETT-PACKARD CO.



NOTE:

This page provides a running history of changes for a multi-page drawing which cannot conveniently be re-issued completely after each change. When making a change, list for each page all before-

and-after numbers (within reason; use judgement, and use "extensive" revision note if loss of past history is tolerable, or retype complete page) and associate with each a symbol made up of the change letter and a serial subscript to appear here and on the page involved (there enclosed in a circle, triangle, or other

attention-getting outline).

Ltr	REVISIONS	S	DATE	INITIALS
A	as issued		8-12-85	Lax
	· ·			
odel No 8	561B	Stock No.		
tle	Design Specification			
scription			Date 7-23-85	5
,	Jon Rubinstein		Sheet No. 1	of 7
persedes		700	Drawing No. A-182	20-4200-1



PAL22V10 PAL DESIGN SPEC PART NUMBER: 1820-4388 Rev A JON RUBINSTEIN 10/10/84 BUS STATE MACHINE PAL 1 HEWLETT PACKARD FORT COLLINS COLORADO CLK /PURST SDTACK SBERR LPAO BYTESIZE WR68 /BMINE /PRCY /CACY /MMUWR GND /MMUCY LIDEN /PWR /UDS /ST3 /LDS /ST5 /ST2 /ST1 /ST4 HIDEN VCC .R = PURST; Asynch reset ST1:=BMINE\*CACY\*WR68\*/ST1\*/ST2\*/ST3\*/ST4\*/ST5 +BMINE\*PRCY\*WR68\*/ST1\*/ST2\*/ST3\*/ST4\*/ST5 +BMINE\*CACY\*MMUWR\*/ST1\*/ST2\*/ST3\*/ST4\*/ST5 +BMINE\*MMUCY\*MMUWR\*/ST1\*/ST2\*/ST3\*/ST4\*/ST5 +/BMINE\*ST1\*/ST2\*/ST3\*/ST4\*/ST5 +BMINE\*MMUWR\*PRCY\*/ST1\*/ST2\*/ST3\*/ST4\*/ST5 +CACY\*/SBERR\*SDTACK\*/ST1\*/ST2\*/ST3\*/ST4\*ST5 ST2:=CACY\*/ST1\*ST2\*/ST3\*ST5 +PRCY\*/ST1\*ST2\*/ST3\*ST5 +BMINE\*CACY\*/MMUWR\*/WR68\*/ST2\*/ST3\*/ST4\*/ST5 +BMINE\*/MMUWR\*PRCY\*/WR68\*/ST2\*/ST3\*/ST4\*/ST5 +/SBERR\*/ST1\*ST2\*ST3\*ST4 +/SBERR\*SDTACK\*/ST1\*ST3\*ST4 +/CACY\*/SBERR\*SDTACK\*/ST1\*/ST2\*ST5 +/SBERR\*SDTACK\*/ST1\*/ST2\*ST3\*ST5 +/ST1\*ST4\*ST5 +BMINE\*ST1\*/ST2\*/ST3\*/ST4\*/ST5 +/BMINE\*/ST1\*ST2\*ST3\*/ST4\*/ST5 +MMUCY\*/ST1\*ST2\*/ST3\*ST5 +BMINE\*/CACY\*MMUCY\*/MMUWR\*/PRCY\*/ST2\*/ST3\*/ST4\*/ST5 ST3:=/ST1\*ST2\*ST3\*ST5 +/ST1\*ST3\*ST4\*ST5 +CACY\*/ST1\*/ST2\*ST3\*/ST5 +MMUCY\*/ST1\*/ST2\*ST3\*/ST5 +BMINE\*CACY\*/MMUWR\*/WR68\*/ST1\*/ST3\*/ST4\*/ST5 +BMINE\*/MMUWR\*PRCY\*/WR68\*/ST1\*/ST3\*/ST4\*/ST5 +/SDTACK\*/ST1\*ST3\*ST4 +SBERR\*/ST1\*ST3\*ST4 +/ST1\*ST2\*/ST3\*/ST5 +/BMINE\*/ST1\*ST2\*/ST4\*/ST5 +/SDTACK\*/ST1\*ST3\*ST5 +SBERR\*/ST1\*/ST2\*/ST4\*ST5 +BMINE\*/CACY\*MMUCY\*/MMUWR\*/PRCY\*/ST1\*/ST3\*/ST4\*/ST5 +PRCY\*/ST1\*/ST2\*ST3\*/ST4\*/ST5 ST4:=/ST1\*ST2\*/ST3\*/ST4\*/ST5 +BMINE\*/ST1\*ST2\*/ST4\*/ST5 +ST1\*/ST2\*/ST3\*/ST4\*ST5 +/ST1\*ST4\*ST5

ST5: =CACY\*/ST1\*ST2\*/ST3\*/ST4

+/ST1\*ST2\*ST3\*ST5

+/SBERR\*/SDTACK\*/ST1\*ST3\*ST4

2 of 7

# PACKARD

```
+MMUCY*/ST1*ST2*/ST3*/ST4
    +BMINE*CACY*/ST1*/ST3*/ST5
    +BMINE*PRCY*/ST1*/ST3*/ST5
    +/SBERR*/ST1*/ST2*ST3*ST5
    +/CACY*/SBERR*/ST1*/ST2*ST5
    +/ST1*ST2*/ST3*/ST5
    +/ST1*/ST2*ST4*ST5
    +BMINE*/ST1*ST2*/ST4*/ST5
    +/SBERR*SDTACK*/ST1*ST2*ST4*/ST5
    +/SBERR*/SDTACK*/ST1*/ST2*ST5
    +/CACY*/MMUCY*/SBERR*SDTACK*/ST1*ST4*/ST5
    +BMINE*MMUCY*/ST1*/ST3*/ST5
    +PRCY*/ST1*ST2*/ST3*/ST4
    +/ST1*/ST3*ST4*/ST5
HIDEN:=/SBERR*/SDTACK*UDS*/ST1*/ST2*/ST3*/ST4*ST5
    +/MMUWR*/SBERR*/SDTACK*/ST2*/ST3*/ST4*ST5
    +BMINE*CACY*/MMUWR*WR68*/ST1*/ST2*/ST3*/ST5
    +BMINE*/MMUWR*PRCY*WR68*/ST1*/ST2*/ST3*/ST5
    +/MMUWR*/ST1*/ST2*/ST3*ST4*/ST5
    +/MMUWR*ST1*/ST2*/ST3*/ST4*ST5
LDS:=BMINE*/BYTESIZE*/MMUWR*PRCY*/WR68*/ST1*/ST2*/ST3*/ST5
    +BMINE*LPAO*/MMUWR*PRCY*/WR68*/ST1*/ST2*/ST3*/ST5
    +/BYTESIZE*/ST1*/ST3*ST4*/ST5
    +LPAO*/ST1*/ST3*ST4*/ST5
    +/UDS*/ST1*ST2*ST3*/ST4*ST5
    +LDS*/ST1*ST2*ST3*/ST4*ST5
    +/SBERR*/SDTACK*/ST1*ST2*ST4*/ST5
    +/SBERR*/SDTACK*/UDS*/ST1*ST3*ST4*/ST5
    +/SBERR*/SDTACK*/ST1*/ST2*ST3*/ST4*ST5
    +/SBERR*/SDTACK*/UDS*/ST1*/ST2*/ST4*ST5
    +/ST1*ST2*/ST3*ST4
    +BMINE*/CACY*MMUCY*/MMUWR*/PRCY*/ST1*/ST2*/ST3*/ST4*/ST5
    +BMINE*CACY*/MMUWR*/PRCY*/WR68*/ST1*/ST2*/ST3*/ST4*/ST5
    +MMUWR*/ST1*/ST3*ST4*/ST5
    +LDS*/SBERR*/SDTACK*/ST1*/ST2*/ST4*ST5
    +LDS*/SBERR*/SDTACK*/ST1*ST3*ST4*/ST5
LIDEN: =/ST1*ST3*ST4*ST5
    +/ST1*ST2*ST3*ST4
PWR:=BMINE*PRCY*WR68*/ST1*/ST2*/ST3*/ST5
    +BMINE*CACY*WR68*/ST1*/ST2*/ST3*/ST5
    +/ST1*ST2*ST3*ST4
    +/ST1*ST3*ST4*ST5
    +BMINE*MMUWR*PRCY*/ST1*/ST2*/ST3*/ST5
    +BMINE*MMUCY*MMUWR*/ST1*/ST2*/ST3*/ST5
    +/ST2*/ST3*/ST4*ST5
    +BMINE*CACY*MMUWR*/ST1*/ST2*/ST3*/ST5
    +/ST1*/ST2*/ST3*ST4*/ST5
UDS:=/SBERR*/SDTACK*/ST1*ST2*ST4*/ST5
```

+/SBERR\*/SDTACK\*UDS\*/ST1\*ST3\*ST4\*/ST5



- +/SBERR\*/SDTACK\*/ST1\*/ST2\*ST3\*/ST4\*ST5
- +/SBERR\*/SDTACK\*UDS\*/ST1\*/ST2\*/ST4\*ST5
- +UDS\*/ST1\*ST2\*ST3\*/ST4\*ST5
- +/ST1\*ST2\*/ST3\*ST4
- +BMINE\*CACY\*/MMUWR\*/PRCY\*/WR68\*/ST1\*/ST2\*/ST3\*/ST4\*/ST5
- +BMINE\*/LPAO\*/MMUWR\*PRCY\*/WR68\*/ST1\*/ST2\*/ST3\*/ST5
- +/LPAO\*/MMUWR\*/ST1\*/ST3\*ST4\*/ST5
- +BMINE\*/CACY\*MMUCY\*/MMUWR\*/PRCY\*/ST1\*/ST2\*/ST3\*/ST4\*/ST5



#### FUNCTION TABLE

CLK /PURST SDTACK SBERR LPAO BYTESIZE WR68 /BMINE /PRCY /CACY /MMUWR /MMUCY LIDEN /PWR /UDS /ST3 /LDS /ST5 /ST2 /ST1 /ST4 HIDEN

#### CLLLLLHHHHHHLHHHHHHHL

CHLLLLLLHHRHLHHHRHHHHL CHLLLLLLHLHHLHLLLLHHLL CHLLLLLLHLHHLHLLLHHHLL

CHLLLLLHLHHLHLLLHHHLL; CHHLLLLLHLHHLHHLHHLHHL

CHHLLLLLHLHHLHHHHLHHLL CHLLLLLLHLHHLHHHHLLHLL

CHLLLLLHLHHLHLHLHLHLLLCHHHLL

CHLLLLLHLHHLHLLLLHHHL; CHHLLLLLHLHHLHHHHLLHHL

СИГГГИГИГИНГИНГИННИНГИН

CHLLLHLHLHHLLLHLLHHHH CHLLLLHLHLHHHLLLHLHHHH:

CHHLLLHLHLHHLLHHHHHLHL

CHHLLLHLHLHHHHHHHHLHHL CHLLLLHLHLHHHHHHHLHHLL

CHLLLLHLHLHHHLHLHLLHLL

CHLLLHLHLHHHLHLHLLLL CHLLLLHLHLHHHLHLHLLLL

CHLLLHLHLHHHLLLLHLHLL

CHLLLHLHLHHHLLLHLHLL; CHHLLLHLHLHHHHLHHLLHHL

CHHLLLHLHLHHLHHHLLHHL

СНГГГГГНИННГИННИННИН

CHLLLLLLHHHLHLLLLLHHL

CHLLLLLLHHHLHLLLHHHLL
CHHLLLLLHHHLHHHHLLHHL

СНГГГГГ

СНГГГНГГНННГГНННГНГН

CHLLLHLLHHHLLHHHHHHLH CHLLLHLLHHHHLLLHLHHHH

CHHLLLHLLHHHLLHHLLHHL CHHLLLHLLHHHLHHHHLLHHL

CHLLLLLHHHHLHHHHHHHHL



CHLLLLLHHHLLHLLLLHHL CHLLLLLHHHLLHLLLHHHLL CHHLLLLHHHLLHHLHHLHHL CHLLLLLHHHLLHHHHLHHLL CHLLLLLHHHLLHHHHLLHLL CHLLLLLHHHLLHLHLHLHLL CHLLLLLHHHLLHLLLLHHHL CHHLLLLHHHLLHHHLLHHL CHLLLLLHHHHLHHHHHHHHL CHLLLLLHHLLLLHHHLHLHL CHLLLLLHHLLLLHHHHHHLL CHLLLLLHHLLLHHLLHHHL CHHLLLLHHLLLHHHLLHHL CHHLLLLHHLLLHHHHLLHHL CHLLLLLHHHHLHHHHHHHL CHLLLHLHLHHLLHHHLHLHH CHLLLHLHLHHLLHHHHHHLH CHLLLHLHLHHLLLHLLHHHHH CHHLLHHHLHHLLHHHHHLHL CHHLLHHHLHHLHHHHHLHL CHHLLHHHLHHLHHHHHHLHL CHLLLHLHLHHLHHHHHLHHL CHLLLHLHLHHLHHLHLHLL CHLLLHLHLHHHLHLHLLHLL CHLLLHLHLHHHLHLHHLHLL CHLLLHLHLHHHLLLLHLHLL CHLHLHLHLHHHLHLHHHHHL CHLHLLHLHLHHLHHLHHHHL CHLLLLLHHHHLHHHHHHHL CHLLLHLLLHHHLHLLHLLHHL CHLLLHLLLHHHLLLHHHHLL CHLHLHLLHHHLHHHHHHL CHLLLLLHHHHLHHHHHHHL CHLLHLLLHHHLHHLLLLHHL CHLLHLLLHHHLHHLLHHHLL CHHLHLLLHHHLHHHLLHHL CHLLLLLHHHHLHHHHHHHL CHLLLHHLLHHHLLHHHLHHH CHLLHHLLHHHLLHHHHHHLH CHLLHHLLHHHLLLHHLHHHH CHLHLHHLLHHHLLHLHHHHHL CHLHLHHLLHHHLHHHHHL CHLLLHLHHHHLHHHHHHHL CHLLHLHLLHHHLLHHHLHLHH CHLLHLHLLHHHLLHHHHHHLH CHLLHLHLLHHHLLHHHHH CHHLHLLHHHLLHHHLLHHL CHHLHLLHHHLHHHLLHHL CHLLLLLHHHHLHHHHHHHL CHLLLLLHLHHLHLLLLLHHL CHLLLLLHLHHLHLLLHHHLL CHHLLLHHLHHLHHLHHLHHL CHHLLLLHHLHHLHHLHHLHHL CHLLLLLHLHHLHHHHLHHLL



DESCRIPTION

Ton Dubinate		ASED PART NUMI	BER REQUEST	52139
ORIGINATOR Jon Rubinstein 40 2678 6/		DIV. DIV. MFG.SPEC. MAT'L ENG.	CORP. CORP. SPECS MAT'L ENG	HP PART NUMBER
FOR DIVISIONS (KARDEX LOC.)	20 / 85	Kat MRD	and DI	- 41 - 60
FOR DIVISIONS (KARDEX LOC.)	^	6 35 6/24	7/8 7/30 1820	0 - 4389
40 (58)	E	14 px. 0/1	1/0 1/30	, , , , ,
FPEDOCUMENTATION FWIT foll				
(5061-6552 U118)			ti Pri 1994 - Petropoliti Pri Pri Ali Sura, eletti Pri Pri Pri Pri Pri Pri Pri Pri Pri Pr	cat 025
Programed 22V10A	DAT.	ITEM:	IC DIG	ITAL
_				
DESCRIP. ①		DESCRIP.		27 TO THE SECOND
			Mario (1875) Makadada pagangangang ngang la lada Makadada dadaga adagan an antang paga (Makada (1	
4-1820-4389-				PROVINCE MATERIAL AND
A-5958- 4362	5.1			
5-5958-4365			MATERIAL MATERIAL PROPERTIES AND A CONTRACT AND A	AN TERMINANTAN AN ANTAN TERMINAN AN ANTAN AN ANTAN AN ANTAN AN ANTAN ANTAN AN ANTAN AN ANTAN ANTAN ANTAN ANTAN
A - 5958 - 4365 S- 5958 - 4365 S- 5958 - 4365				
		<u> </u>	**************************************	
TASIC TASIC		ā		
NOT A STATE OF THE	7 THE RESERVE OF THE	V.	t Printere i Suri et de la comunicación de la complete de Parlament de la Parlament de la comunicación de la c	ERRORITERE ERRORITERE AL LA PROPERTE ERRORITERE EL LE LA BALLANIA DE LA REPUBLICATA ERRORITERA ERROLITA DE LA
		Section 1	Medical del Maradon proprieta de palegra que paga del el Maradon planta a para de la pale de para para prefer d	Miles the design and appropriate group of the held the design and the constraint of the second state of the constraint o
ESC. C. C		O. O.		
ш́o		8		Milled Berner
MANUFACTURER (DO NOT LIST DISTRIBUTORS)		MANUFACTURE	R	MFR. PART NO.
A Advanced Micro Devices	22VIOAPC	A		
B (A153)	<b>()</b>	В		
The state of the s	an an an ang ang an			1900 100 100 100 100 100 100 100 100 100
INSTRUMENT MODEL NO.   QTY./MATERIAL LIST	QTY./FAB. PART \ \FA	B. PART-PART NO. / TIMES	USED DEB INST	TOVER ALL TOTAL OF
				OVER-ALL TOTAL OF PURCH. PART/INST.
3/ 98561B 3/ 1	5 1 6	98561-6651	19/1	<b>'</b> // 1
OTY. ON HAND P.O. NUMBER/PRICE	QTY. ON ORDER P.O. NUME	AFD / DDICF	\ PROTOTYPE	PILOT RUN PRODUCTION
8 OTY. ON HAND P.O. NUMBER/PRICE	Q11. ON ORDER   P.O. NOME	SER/ PRICE	ALLOCATION	PRODUCTION
			<u>                                     </u>	
REPLACEMENT-SPECIFY REPLACES PART NO.	ON THIS ALL INST.	YES NO	D CHANGE NO.	EFFECTIVE ON RUN NO.
%  10/	ONLY	(CONTACT BUYER)		
ESTIMATE MONTHLY USAGE	12 YES NO	? IF YES, SUBMIT	TOOLING CH	NO T IF YES, COMPLETE
SECTIONS 3-7	عرف التقارا	INCOMING INSPEC	TION	SECTION 14
VENDOR AMOU	JNT DIV. APPROVAL	ACCT. NO.	LOC. CODE PAID	FOR ON P.O. PROPERTY OF
		EERING TO COMPLET	T <b>E</b>	
PRICE CARD DEC DUE	REQUESTED	VENDOR	NO.	UNIT PRICE (DIV. NO.)
L ATTACHED DATE DATE FROM	0.7.1.5.0			
MFG. TIME ARO (WKS.)	OTHER	MIN. SHIPMEN	T RULES	40
,  UN	ACCOUNTING, MATERIA	LS CONTROL TO CON	PLETE DEPARTMENT	BY DATE
SHIPPING TIME		/	ACCOUNTING	SINDILLAICE
	M. QTY.	OC. CODE		10/2/2
P.O. PROC. TIME		2150	PURCH ASING	Jus 6/24/13
WKS.	^	CCT. NO.	MATERIALS CONTROL	
TOTAL LEAD TIME WKS. SAFETY FACTOR	WKS.	1310	CORTROL	
			CORP. SPECS. VSC	/ CPC   ER.   /
EXOTIC (METALS)			and Is	30/85 /
<u> </u>			7	加图 3 7 行.
9320-0428 (10-73)	CORP S	REPERS ACTION COPY		<b>⇒</b> ₩₽ # # ₽5.

	PACK		PURCHA	SED PAF	RT CHA	NGE	REQUEST	2	14	333	3	<b>-hp-</b>		T NUI	ABER G. NO.)
ORIGINATOR	Jon	Rubins	stein (	<u>CK</u> EXT	26 <sub>0</sub> 71	ASION	NO. 40	DATE_	7 /	23	85	18	<u> 320-</u> -	438	9
REASON FOR CHANGE:  DELETE MFR.  NEW OR REVISED S PER ATTACHED MAI	PEC. DWG. RK-UP	ADD MFR.		WHY ACTION TO EW MFR. JRT NO.			REVISED ESCRIPTION		O DWG. (	CHANGE					
	te <u>Kardex m</u>	aster change					on the left sid	e and in	nformat	tion to	be Al	DDED	on the rigi	ht side.	
DELETE TIT	LE						ADD TITLE	A-	182	0-43	89-	1	Rev A		
ALL DESCRIPTIO	м						DESCRIPTION		595	<b>3-</b> 43	65-	1			
								A-	595	<b>8-</b> 43	65-	1	<del></del>	<del></del>	
			. 578							:	$\sim$	<del>)</del>			
		र्त	1							P	A				
<b>V</b>															
ALL MANUFACTU	RER				MFR. PA	RT NO.	MANUFACTURE	R	*			7.		MFR	PÀRT NO.
T															
AFFECTS OPEN P.O.'S	:	AFFECTS STOC	( ON HAND:	P.C.O. REQU	JIRED ,	YES 🔲	ACTION		IVISIONA ROYED		REQUIR	ED WHEN	APPLICABLE BY	DA	TE
YES	NO X	YES	NO X	] [#	<del></del>	NO 🔼	PROD. ENGR.					-			
* SPECIAL INSTRUCTIONS:							DIV. QA	+	R.		<u> </u>	+		<del>                                     </del>	
(DIVISIONAL)							PURCHASING	- L	_	İ -		1	ls	7	24/85
					·		MTL. ENGR.	V				R	Lurin	7	25
							PRODUCT SAFE	TY		ļ		10	L0	0	·
			I DISPOSITION I				MFG. SPECS  * NOTE: SEE SE	ECIAL DIVIS	SIONAL II	NSTRUCTK	ONS	Ne	telsey	8	1
		40	7	FAB. ASSY.		ASS:	ER-DIV. PART, A					](	J:KJ *	800	「ル
CINIAL		4	CORPO	RATE MAT	ERIALS S		ICATIONS A	CTION	ONI	LY——	<b>}</b> =				
FORMAT TITLE _						<b> </b>   '	SPECIAL NSTRUCTIONS: CORPORATE)						,		
DESCRIPTION_						<b>-</b> ∤}		<del></del>				<del></del>			
						$\dashv \dagger$				·	<del></del>				
						$\exists L$									
					· .	_  L			DIVISIONS	S CONTACT	TED BY CA	IS II OG A	CTION		
					•	$\dashv F$									1
						$\dashv$ $\vdash$			DIVISIO	NS REQUIR	RING DOC	UMENTAT	ION T	<del></del>	<u> </u>
PART STATUS CODE:		STANDARD OTE CODE:						ACTION						DATI	
MANUFACTURER					MFR. PART N	<b>—</b> 1 ′	APPROVED EJECTED* (S	EE SPECIAL ORPORATE	引	MTL ENGR	ı	ВУ		JATI	
							CORP. SPECS.	ORPORATE ISTRUCTIONS		ADB ENTR	Υ	YES COMPL	ETE	NO [	
						-  L									
9320-0429 1/76				D	IV./CORI	 P. AC	TION COP	Y							

## HEWLETT-PACKARD CO.



NOTE: This page provides a running history of changes for a multi-page

drawing which cannot conveniently be re-issued completely after each change. When making a change, list for each page all before-and-after numbers (within reason; use judgement, and use "extensive" revision note if loss of past history is tolerable, or retype complete page) and associate with each a symbol made up of the change letter and a serial subscript to appear here and on the page involved (there enclosed in a circle, triangle, or other

attention-getting outline).

	actention-getting outline).		<del></del>		
Ltr	REVISIONS			DATE	INITIALS
A	as issued			9-12-85	Sak
:					
lodel No.	98561B	Stock No.			
itle	Design Specification				
escription			Date	7-23	-85
y Jon	Rubinstein		Sheet I	No.7	of 5
persedes			Drawin	g No. A-18	20-4389-1
320-3246 (	6/75)		<u> </u>		



```
PAL22V10
                                         PAL DESIGN SPEC
PART NUMBER: 1820-4389 Rev A
                                         JON RUBINSTEIN 5/10/85
BUS STATE MACHINE PAL 2
HEWLETT PACKARD FORT COLLINS COLORADO
CLK SBERR SDTACK LPA1 /MMUCY /CACY /BMINE /ST4 /ST1 /ST2 /ST5 GND
/OE /ST3 /PA1INV /DERR /DRDY /BREQ /PAS CYCLE HIDLE LIDLE /PRCY VCC
IF (OE) BREQ:=/ST2*/ST3*/ST4*ST5
    +ST1*/ST2*/ST3*/ST4
    +/ST1*/ST3*ST4
    +/ST1*/ST2*ST4
    +CACY*/ST2*/ST3*/ST4
    +PRCY*/ST2*/ST3*/ST4
    +/ST1*ST2*ST3*ST5
    +/ST1*ST2*/ST4*/ST5
    +MMUCY*/ST2*/ST3*/ST4
IF (OE) CYCLE:=/SBERR*/SDTACK*/ST1*/ST2*/ST4*ST5
    +/SBERR*/SDTACK*/ST1*ST3*ST4*/ST5
    +/ST1*/ST2*/ST3*ST4*/ST5
IF (OE) DERR:=MMUCY*/ST1*/ST2*ST3*/ST4*/ST5
    +CACY*/ST1*/ST2*ST3*/ST4*/ST5
    +SBERR*/ST1*/ST2*/ST4*ST5
    +SBERR*/ST1*ST3*ST4*/ST5
    +PRCY*/ST1*/ST2*ST3*/ST4*/ST5
IF (OE) DRDY:=/SBERR*SDTACK*/ST1*/ST2*ST3*/ST4*ST5
    +/CACY*/SBERR*SDTACK*/ST1*/ST2*/ST4*ST5
    +MMUCY*/ST1*ST2*/ST3*/ST4*ST5
    +CACY*/ST1*ST2*/ST3*/ST4*ST5
    +/SBERR*SDTACK*/ST1*ST2*ST3*ST4*/ST5
    +/CACY*/MMUCY*/SBERR*SDTACK*/ST1*ST3*ST4*/ST5
    +PRCY*/ST1*ST2*/ST3*/ST4*ST5
IF (OE) HIDLE:=/LPA1*/SBERR*SDTACK*/ST1*/ST2*ST3*ST4*/ST5
    +LPA1*/SBERR*SDTACK*/ST1*/ST2*ST3*/ST4*ST5
    +/CACY*/MMUCY*/SBERR*SDTACK*/ST1*/ST2*ST3*ST4*/ST5
IF (OE) LIDLE:=CACY*LPA1*/SBERR*SDTACK*/ST1*/ST2*ST3*ST4*/ST5
    +LPA1*MMUCY*/SBERR*SDTACK*/ST1*/ST2*ST3*ST4*/ST5
    +/LPA1*/SBERR*SDTACK*/ST1*/ST2*ST3*/ST4*ST5
IF (OE) PA1INV:=/ST1*ST4*ST5
    +/ST1*ST2*/ST5
    +ST1*/ST2*/ST3*/ST4*/ST5
    +/ST1*/ST2*ST3*ST5
```

IF (OE) PAS:=/ST1\*ST2\*/ST3\*ST4
+/ST1\*ST3\*ST4\*ST5

+/ST1\*ST2\*ST3\*ST5 +/ST1\*/ST3\*ST4\*/ST5

+BMINE\*CACY\*/ST1\*/ST2\*/ST3\*/ST5 +BMINE\*PRCY\*/ST1\*/ST2\*/ST3\*/ST5



- +ST1\*/ST2\*/ST3\*/ST4\*ST5
- +/SBERR\*/SDTACK\*/ST1\*ST4\*/ST5
- +/SBERR\*/SDTACK\*/ST1\*/ST2\*/ST4\*ST5
- +BMINE\*MMUCY\*/ST1\*/ST2\*/ST3\*/ST5

IF (GND) THEN ST3 = ST3 ; DUMMY TERM TO CREATE INPUT

IF (GND) THEN PRCY = PRCY ; DUMMY TERM TO CREATE INPUT



#### FUNCTION TABLE

CLK /OE SBERR SDTACK LPA1 /MMUCY /CACY /BMINE /ST4 /ST1 /ST2 /ST3 /PA1INV /DERR /DRDY /BREQ /PAS CYCLE HIDLE LIDLE /PRCY

```
P
     S
    S D
       M / B
                A / / /
                      CHL/
    BTLMCM / / / / 1 D D B / Y I I P
   / EAPUAISSSSSIERRPCDDR
   O R C A C C N T T T T T N R D E A L L L C
;L
   ERK1YYE41253VRYQSEEEY
;K
   HLLLHHHHHHHHZZZZZZZZ
C
C
   LLLLHHHHHHHHHHHHHHLLLH
C
   LLLLHLHHHHHHHHHLHLLLLH
C
   LLLLHHHHHHHHHHHHHLLLH
C
   LLLLHLLHHHHHHHLLLLLH
   LLLLHLLLHHHLHHLLHLLH
C
   LLHLHLLLHHHLHHHLHLHLH
C
   LLHLHLLHHLLHHLHLHLLH
   LLLLHLLHLLHLHHLLLLLH
   LLLLHLLHHHLLLHHHLLLH
C
C
   LLHLHLLHHHLLLHLHHLLHH
C
   LLHLHLLHHLLHHHLHHLLLH
   LLLLHHLHHLLHHHHHHLLLH
C
   LLLLHLLHHHHHHHLLLLLLH
C
   LLLLHLLHLHHHHLLLLLLH
   LLLLHLLLHHHHHHLLLHLLH
C
C
   LLHLHLLHHHLHHHLHLLLLH
C
   LLHLHLLHHHHLHHLHLLLH
   LLLLHLLLHHLLLHHLLLLH
C
   LLLLHLLHLLLHHHLLHLLH
   LLHLHLLLHLLLHLHLLLH
C
C
   LLHLHLLHHLLHHLLHHLLLH
C
   LLLLHHLHHLLHHHHHHLLLH
C
   LLLLHHLHHHHHHHHLLLLLL
C
   LLLLHHLLHHHLHHHLLHLLL
C
   LLHLHHLLHHHLHHLLHLLL
   LLHLHHLHHLLHHLLHHLLLL
C
   LLLLHHLHHLLHHHHHHLLLH
C
   LLLLHHLHHHHHHHHLLLLLL
C
   LLLLHHLLHHHHHHHLLHLLL
C
   LLHLHHLHHHLHHHLLHLLLL
   LLHLHHLHHLLHHLLHHLLLL
C
C
   LLLLHHLHHLLHHHHHLLLH
C
   LLLLLHHHHHHHHHLLLLLH
   LLLLLHLLHHHLHHLLHLLH
C
   LLHLLHLLHHHLHHLHLHLHLH
C
   LLLLLHHHLHLLHHLHLLLH
C
   LLLLLHLLHLLHLHHLLLLLH
C
   LLLLLHLHHLLLLHHHLLLH
   LLHLLHHHHLLLHHHLLHH
C
   LLHLLHLLHHLLHHLLHHLLLH
```



```
C
  LLLLHHLLHHLLHHHHHLLLH
C
  LLLLLHLHHHHHHHLLLLLH
C
  LLLLLHLLHHHHHHLLHLLH
C
  LLHLLHHHLHHHLLHLLLH
C
  LLHLLHHLLHHLLHHLLLH
  LLLLHHLLHHLLHHHHHLLLH
C
  LLLHHLLHHHHHHHHLLLLLH
C
  LLLHHLLLHHHHHHLLHLLH
C
  LLHHHLHHHHLHHHLHLLLH
C
  LLHHHLHHLHHLHHLHLLL
C
  LLLHHLLLHHLLLHHLLLLH
C
  LLLHHLLLHLHLLHHHLLLH
C
  LHLHHLLLHLLLLHHHLLLH
C
  LHLHHLLHHHHLHLHHHLLL
C
  LLLHHHLHHHLLHHHHLLLH
C
  LLLHHHLHHHHHHHLLLLLLL
C
  LLLHHHLLHHHLHHHLLHLLL
C
  LHLHHHLLHHHLHLHLLLL
C
  LHLHHHLHHHLHLHHHLLLL
C
  LLLHHHLHHHLLHHHHLLLLH
  LLLHHHLHHHHHHHLLLLLL
C
  LLLHHHLLHHHLHHHLLHLLL
C
  LLHHHHLLHHHLHHLLHLLL
C
  LLHHHHLHHLLHHLLHLLLL
C
  LLLHHHLLHHLLHHHHHLLLH
C
  LLLHHHLHHHHHHHLLLLLL
C
  LLLHHHLLHHHHHHHLLHLLL
C
  LHLHHHLHHHLHHLHLLLL
C
  LHLHHHLHHHLLHLHHLLLL
C
  LLLHHHLHHHLLHHHHLLLH
C
  LLLHHHLHHHHHHHLLLLLL
C
  LLLHHHLLHHHHHHLLHLLL
C
  LLHHHHLHHHLHHHLLHLLLL
C
  LLHHHHLHHLLHHLLHLLLL
C
  LLLHHHLLHHLLHHHHHLLLH
C
  LLLHHLLHHHHHHHHLLLLLH
C
  LLLHHLLLHHHLHHHLLHLLH
C
  LLHHHLHLHHHLHHLHLLHH
C
  LLHHHLHHLLLLHHLLLLH
C
  LLLHHLLLHLLHLHHLLLLLH
C
  LLLHHLLHHHLLLHHHLLLH
C
  LLHHHLLHHHLLLHLHLHLH
  LLHHHLLHHLLHHHLHHLLLH
C
  LLLHHHLHHLLHHHHHLLLH
C
  LLLHLHHHHHLHLHHHLLLLH
  LHHHLHLLHHHLHLHLLLLH
```

5

	PURCE	IASED PA	RT NUM	BER REC	UEST	and the first hand to the first her becomes the first becomes	83163	)
ORIGINATOR Jon Rubinstein (CK)	PROJECT	DIV.	DIV.	CORP.	CORP.	нря	PART NUMBE	
40 2678 6 / 20 / 85	i l			h . 1	- 111			
DIV. EXT. DATE MO, DAY YR.	₹	DUT	JAK D	LIM	20111		111	201
	P /	6 25	6 51	17K	7/1/	1820	- 4'	2221
40.(58)	<u>Ė</u> /	U pt	0/29	110	1/16			
SPECIAL INSTRUCTIONS OR REMARKS								
		agagan dikan dikan dikan ana ana pangan dikan dikan dikan ana pangan pangan di	addinante paragraphy, a control to transparage paragraphy.	non, nas, n., lainer, assense, as, entreses.	CONTRACTOR OF THE PROPERTY OF THE PARTY OF T	the dear that the The Control of	era da decima comencial de descripción de la companya de la companya de la companya de la companya de la compa	The state of the s
Documentation will follow						C	at 025	
(5061-6547 Ul05)								
				T	- カ	gita	/	
Programed 20R8A PAL		ITEM:	*************************************			grua		
DESCRIP. (1)		DESCRIF	,			<b>V</b>		
H	and a measure a measure a great of the of the of the of a consequent that it and a state measure measure.	DESCRIP	• 1444					
A-1820-4385-1			Milder day to degree of the children and particulation of	Madaghaa ay yadhida addan agbayya ya ya da ada da da da da da	pangangangan di kabupat kalindara 18 panga 1888 na 1884 na		***************************************	******************************
A - 5958-4365-1								
1 3750 7505 / T		<del>      &gt;</del>					***************************************	
5-5958-4365-/ EKARD 5-5958-4365-/		1-2-						
				anna da	a ga ganaga a ta'a a a a a annana a ganaga a ta'a a a a a a a a		THE RELEASE OF THE PROPERTY OF	
		<u> </u>					takkangh appopulati in takkatapa, in tidh tida sasarin.	
AS ENT								
IZ " d					******	angang di katalah di pangang pangah di kapat di pangang angan di kapat di pangan pangan pangan pangan pangan p	#1 may com , com part , print of the design part of	
		m in						
ER ADIVERSITY OF THE PROPERTY		1 0				and the street of the street o	te discourage is a sign of the property of the property of the property of a shall be	
百世之								
<u>Rain</u>					· · · · · · · · · · · · · · · · · · ·	and the second section of the section of the second section of the section of the second section of the section of th	THE RESIDENCE OF THE PROPERTY	
ESCRIP FOOR PER	······································	<b></b>	No articular sepanjan sepan (il i i ilian del associato a que quan (il i i ilian)	allin on a parting alpha Pri Pall March II and Aspenya March III and an				
		<b>∦</b> ├───		***************************************	, , , , , , , , , , , , , , , , , , ,			***************************************
and the second s	······································	1	**********			y dir yan guya didididiri. Manas siya yay biyay bidiridi bahas ata ata gas, dir ris	main a dis des paris pas glicialità del distribución de la 2007 e 100 de 100 e	
		11						
MANUFACTURER (DO NOT LIST DISTRIBUTORS) MFR. PA	RT NO.	MAN	JFACTURE	ER .			MFR. PART NO	<b>5</b> .
2 (MICA) DOL 3000	Doald				فنفسيه مي ترجيب مشامر بنيره			
MMI (MOIGDI) PALZORS	UCND	A	e de la ser e e e que productiva de la companya de				here a de ser ser qua de la militar de ser seguindo de la desar de la companya de la decembra de la companya de la de	
\								Ì
B	e del como por como processor del color color alla color per y 400 della del color color color.	B					nam ngiroba pingguya, Kalanda pining kaping ngapini kada dibi ata singap gali bila	. 11.00.00.00.00.00.00.00.00.00.00.00.00.0
		1						===
INSTRUMENT MODEL NO. QTY./MATERIAL LIST QTY./FA	B. PART   F	AB. PART-PAR	INU. / TIMES	USED PER II	NSI.	PURC	-ALL TOTAL OF H. PART/INST.	į
$ 3\rangle$ 98561B $ 4\rangle$ 1 $ 5\rangle$ 1	(6)	8561-6	56510/	<b>'</b> 1		7 )	7	
90301B 1 1 1	/ -	,030T-6	10319/	_			<del></del>	l
				The Carlotte	7 5507	-vo-louer	Innonic	
QTY. ON HAND P.O. NUMBER/PRICE QTY. ON OR	DER P.O. NOM	IBER/PRICE		ALLOCAT		TYPE PILOT R	RUN PRODUCT	1100
~ / 0	1				1			
REPLACEMENT-SPECIFY REPLACES PART NO. 0		USE UP S	TOCK ON HAN	D CHANGE	- 40	TEEE!	CTIVE ON RUN NO.	
I O LE OTHER THAN 10%: ITO	HIS ALL	.   🗀 🗸 = 6		CHANGE	L NO.	[	. ITTE ON RON NO.	
1	NLY LINS		CT BUYER)					
STIMATE MONTHLY USAGE INCOM	NG INSPECTIO	N?   . = = 0			TOOLING	CHARGE?		
11) IF NOT SHOWN IN SECTIONS 3-7	☐ NO ∑	INSTRU	, SUBMIT ICTIONS T			NOU	SECTION 14	T I
J SECTIONS 3-7		- INCOM	NG INSPE	CTION				
VENDOR AMOUNT D	IV. APPROVA	AL ACC	T. NO.	LOC.	CODE F	AID FOR ON	P.C. PROPE	RTYOF
14)							HP VE	NDOR
		<u> </u>						
MAT	RIALS ENGIN	LERING TO	COMPLE	TE				10.00
QUOTE REQUESTS	D			CORPOR	RATE AGR			ER.
PRICE CARD RFQ DUE FROM		\\VEI	IDOR		NO.	lui	NIT PRICE "	(DIV, NO.)
DATE DATE			SHIPMEN	T BUILES				110
MFG. TIME			. PHIEMEN	II ROLES				40 1
ARO (WKS.)							1	
ACCOUNT	NG, MATERI			MPLETE	3.5	75.7		
UNIT OF MEASU	RE	LAB. STO	CK LOC'N.	DE	PARTMEN	т	BY	DATE
/ /						(	3,00	1./-10
SHIPPING TIME WKS. DAYS SRM. QTY.		LOC. CODE	/	ACCOU	NTING	8	100 le/	2/5/3
		21.		PURCH	ASING	į	1.12 12.1	الحاليدا
P.O. PROC. TIMEWKS.		ACCT. NO.				/	1000	000
ATT ST		ACC1. NO.		MATER		1 '		/
TOTAL LEAD TIME SAFETY FACTOR		وسد د	1.~	CONTR	OL	<b> </b>		<del>-/</del>
WKS. WKS.	_	13		-				/ :
				CORP	ECS. VS	F J CPC	ER.	<del></del>
EXOTIC (METALS)				11 CM	11 2	/////	升些。上	/
				1-7/1		1 411 (1)		

עש	PACK	ARD	PUKUNASI	D PART	UNANG		KEUUE	ST	And there's a	بالمائية المائية المائية	ينعصوب	er i ere jamen		(0	R FAM	ILY DWG	. NO.)
ORIGINATOR_	Jon P	uhinste	in (CK)	EXT267	<u>a</u> DIVISIO	I NC	NO4∩	_ D/	ATE	<u>,                                    </u>	23/	85	_1	820		438	35
REASON FOR CHANGE DELETE MFR. New or revised s	+CHECK APPROPI	RIATE BOXES AND ST ADD MFR.	ATE IN REMARKS WH	Y ACTION TO BE TA	KEN IS NECESSA	RY)	VISED SCRIPTION		□ NO REQ								
REMARKS: *a																	
Indica For co	te <u>Kardex ma</u> mplete revisi	aster changes l on, check "ALL	below: Show in ." on left side (	nformation to and enter new	be DELETE: information	D or on or	n the left n the right.	side d	and info	ormat	ion to	be A	DDED	on the	right	side.	
DELETE TIT	`LE						ADD T	ITLE	A-18	320	-43	85-	1 :	Rev A			
ALL DESCRIPTION	DN						DESCRIPT	ON	s-59	95 <b>8</b>	-43	65-	1				
T	· · · · · · · · · · · · · · · · · · ·								ax51					5-1			
				···		_		··					<del></del>				
			ETE			4							<del>(</del>				
		~\&\	FE,			4					_ <u>t</u>	Q	<u>レ</u>				
		-V-				$\dashv$								· · · · · · · · · · · · · · · · · · ·			
						$\dashv$											
						1											
<b>+</b>						1								·			
ALL MANUFACTU	JRER				MFR. PART N	0.	MANUFAC	URER								MFR. P	ÀRT NO.
무																	
<b>†</b>			······	····												·	
AFFECTS OPEN P.O.		AFFECTS STOCK		P.C.O. REQUIRED	YES		ACTIC	N	APPRO			N REQUI	RED WH	EN APPLICA BY	BLE	DATE	
YES	K ON	YES	моЖ	<u> </u>	NO !	2	PROD. ENG	iR.					-		_		
*SPECIAL INSTRUCTIONS:_							R&D		JR								22 kg
(DIVISIONAL)						4	PURCHASIN MTL ENGR		1	_			1	La Zun		71	29/84 25
		····		-		4	PRODUCT :		1/					etel		81	,
		1/3	DISPOSITION	FAB. ASSY.	CLASS:	$\dashv$	* NOTE: SE	E SPECIA			NSTRUCT	IONS			1		
		40		ATE MATERI	ALC CDE	1510	ER-DIV. PAI						15	<b>ϟΚ,</b> 2		8 047	2
FINAL		<b></b>	CORTOR	TIL MAILKI	713 3110	+s	PECIAL			ON	<u>'</u>	<b>∀</b> =					
FORMAT TITLE							ORPORATE)				<u></u>						
DESCRIPTION_						T			ť								
	,												··· · · · · · · · · · · · · · · · · ·				
									*								
				····		Г	1		Dr	VISIONS	CONTAC	TED BY C	MS (LOG	ACTION)	-T-	<u> </u>	T
										DIVISIO	NS REQU	RING DO	CUMENT	ATION			
PART [		TANDARD T													$\bot$		
STATUS CODE: L		OTE CODE:						AC	CTION					BY .	<u> </u>	DATE	
MANUFACTURER				MF	R. PART NO.	RE.	PROVED JECTED*	SEE SP	PECIAL	□├─	ATL. ENG				1		]
	······································	×				CA	CORP. SPEC	INSTRU			ADB ENTI	RY	YES	APLETE	Τ_	NO	
<u>-</u>						<u></u>								<del> </del>			
320-0429 1/76				······································													

## 'HEWLETT-PACKARD CO.



NOTE:

This page provides a running history of changes for a multi-page drawing which cannot conveniently be re-issued completely after each change. When making a change, list for each page all before-

and-after numbers (within reason; use judgement, and use "extensive" revision note if loss of past history is tolerable, or retype complete page) and associate with each a symbol made up of the change letter and a serial subscript to appear here and on the page involved (there enclosed in a circle, triangle, or other

attention-getting outline).

Ltr	REVISIONS			DATE	INITIALS
A	as issued			8-12-85	Jak
		·			
·					
			-+		<del></del>
			$\dashv$		
			-		
Model No.	98561B	Stock No.	<del></del>		
Title	Design Specification		<u> </u>		
Description	Top Dubing to		Date	7-23-85	
Ву	Jon Rubinstein		Sheet		of 3
Supersedes			Drawi	ng NoA-182(	) <del>-</del> 4385-1



PAL20R8

PART NUMBER: 1820-4385 Rev A

PAL DESIGN SPEC JON RUBINSTEIN 5/29/84

VALID BIT MUX PAL

HEWLETT PACKARD FORT COLLINS COLORADO

CLK INO IN1 IN2 IN3 UVB SVB IN4 IN5 IN6 IN7 GND /EN A3 /V7 /V6 /V5 /V4 /V3 /V2 /V1 /V0 A2 VCC

VO :=/A3\*/A2\*/UVB

- +/A3\* A2\*/IN0
- + A3\*/A2\*/IN0
- + A3\* A2\*/IN0
- V1 := /A3\*/A2\*/IN1
  - +/A3\* A2\*/UVB
  - + A3\*/A2\*/IN1
  - + A3\* A2\*/IN1
- V2 :=/A3\*/A2\*/IN2
  - +/A3\* A2\*/IN2
  - + A3\*/A2\*/UVB
  - + A3\* A2\*/IN2
- V3 := /A3\*/A2\*/IN3
  - +/A3\* A2\*/IN3
  - + A3\*/A2\*/IN3
  - + A3\* A2\*/UVB
- V4 := /A3\*/A2\*/SVB
  - +/A3\* A2\*/IN4
  - + A3\*/A2\*/IN4
  - + A3\* A2\*/IN4
- V5 := /A3\*/A2\*/IN5
  - +/A3\* A2\*/SVB
  - + A3\*/A2\*/IN5
  - + A3\* A2\*/IN5
- V6 := /A3\*/A2\*/IN6
  - +/A3\* A2\*/IN6
  - + A3\*/A2\*/SVB
  - + A3\* A2\*/IN6
- V7 :=/A3\*/A2\*/IN7
  - +/A3\* A2\*/IN7
  - + A3\*/A2\*/IN7
  - + A3\* A2\*/SVB



FUNCTION TABLE
CLK /EN SVB UVB IN7 IN6 IN5 IN4 IN3 IN2 IN1 IN0 A3 A2
/V7 /V6 /V5 /V4 /V3 /V2 /V1 /V0

COMMENTS

 $\begin{smallmatrix} X \end{smallmatrix} \hspace{0.1cm} H \hspace{0.1cm} X \hspace{$ С ГНИНИНИНИНИ НИНИНИНИ LHHHHHHHHLLH ннннннь C L H L H H H H H H L L L H H H H H H L LHHHHHHHLHLL HHHHHHLHC LHLHHHHHLHHHL HHHHLHH LHHHHHLHHHL HHHHLHHH C L H H H H H L H H H L H H H H L H H H C L H H H H H L H H H L L H H H H L H H H LLHHHHLHHHHLL HHHLHHHH с гнингрининги ининини LHHHLHHHHHL ннннннн C LLHLHHHHHHHHH LHHHHHH С ГННГННННННГН ГНННННН 

MATERIALS ENGINEERING TO COMPLETE  QUOTE REQUESTED  CORPORATE AGREEMENT  VENDOR  NO. UNIT PRICE  (DIV. NO.)  MFG. TIME ARO (WKS.)  ACCOUNTING, MATERIALS CONTROL TO COMPLETE  UNIT OF MEASURE  LAB. STOCK LOC'N.  DEPARTMENT  ACCOUNTING  WKS.  DAYS  SIM. QTV.  LOC. CODE  P.O. PROC. TIME  WKS.  TOTAL LEAD TIME  WKS.  SAFETY FACTOR  WKS.  SAFETY FACTOR  WKS.  LOC. CODE  PLICE ASING  MATERIALS  CONTROL  CORP. SPECS.  ASC  CORP. SPECS.	ORIGINATOR JON RUDINSTEIN (	PROJEC LEADER	T DIV. DIV. MFG.SPEC.MAT'L ANG.	CORP. CORP. SPECS. MAT'L ENG	HP PART NUMBER
BECCIAL INSTRUCTIONS OR REMAINS  DOCUMENTATION WILL SHARP SHARP SHAPP SH	DIV. AD EXT. 2670 DATE	20 05	130 HADY	m1 (2)111	
DOCUMENTALITION OR REMARKS  DOCUMENTALITION OR REMARKS  DOCUMENTALITION OR REMARKS  DESCRIPTO  Programed 22VIOA PAL  JESO- 4386-/  JESO- 4386-	FOR THIS IS (KARDEN CO)	20 YR.05		75 7 - 7	1820 - 4/35
DOCUMENTATION WILL follow (5061-6549 II43)  Programed 22VIOA PAL  DESCRIP.  A-180-4386-/  A-5958-9385-/  DESCRIP.  MANUPACTUREN ID: 601-1619 UPF. PART NO.  A-180-4385-/  DESCRIPTION ID: 601-1619 UPF		ξ /	16/27 4/27	7/0//30	1020 / 5 5 5
TEM Programed 22V10A PAL  DESCRIP  DESCRIP  A. 1800-4386-/  DESCRIP  A. 1800-4386-/  DESCRIP	SPECIAL INSTRUCTIONS OR REMARKS			•	
Programed 22VIOA PAL  DESCRIP.  Programed 22VIOA PAL  DESCRIP.  DE		ll follow	ent to the contract of the con	apitantera (hidagos) es tim aspertianteras perm ma na mezas para repospera mezastrono de la sala mi	tekat Matabili dakat daka naja dana, na biyagan ayag na ayag na ayag ay ayag aya ayag ayag
DESCRIP  DES	(5061-6549 U43)				
DESCRIP  DES				TO DIGI	TAL
DESCRIP.    DESCRIP.	Programed 22V10A	PAL	ITEM:	and a thirty fact, and a second	
MANUFACTURER (DO NOT LIAR DISTRIBUTION)  MANUFACTURER  MANUFACTURER  MANUFACTURER  MARTINAL STATEMENT (DO NOT LIAR DISTRIBUTION)  MANUFACTURER  MARTINAL STATEMENT (DO NOT LIAR DISTRIBUTION)  MARTINAL STATEMENT (DO NOT LIAR DISTRIBU		·	DESCRIP.		
MANUFACTURER (DO NOT LIAR DISTRIBUTION)  MANUFACTURER  MANUFACTURER  MANUFACTURER  MARTINAL STATEMENT (DO NOT LIAR DISTRIBUTION)  MANUFACTURER  MARTINAL STATEMENT (DO NOT LIAR DISTRIBUTION)  MARTINAL STATEMENT (DO NOT LIAR DISTRIBU	A- 1820- 4386	/			
MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  B MATCH ON HAME   P.O. NUMBER/PRICE    OTY. ON ORDER   P.O. NUMBER/PRICE   OTY. ON ORDER   P.O. NUMBER	A- 5958- 436:	5-/			
MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  B MATCH ON HAME   P.O. NUMBER/PRICE    OTY. ON ORDER   P.O. NUMBER/PRICE   OTY. ON ORDER   P.O. NUMBER	5 5059 4218			agratin de gastina e desirito de desirito e que atros e paratrete enque e en un se en acusa de escabete. El esc	
MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  B MATCH ON HAME   P.O. NUMBER/PRICE    OTY. ON ORDER   P.O. NUMBER/PRICE   OTY. ON ORDER   P.O. NUMBER	1	er de saar en se soutre de sou ser des autres de de en res de set de soutre sou autre s de se de respective de	the same of the sa	والمستواف والمستواف والمستوان والمستوان والمستوان والمستوان والمستوان والمستوان والمستوان والمستوان والمستوان	
MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  B MATCH ON HAME   P.O. NUMBER/PRICE    OTY. ON ORDER   P.O. NUMBER/PRICE   OTY. ON ORDER   P.O. NUMBER		s de mas del alle que el mas anoque el mos appete mas que alla coma del mos en el de mas an el la coma por elementa que men	M M		
MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  B MATCH ON HAME   P.O. NUMBER/PRICE    OTY. ON ORDER   P.O. NUMBER/PRICE   OTY. ON ORDER   P.O. NUMBER					
MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  B MATCH ON HAME   P.O. NUMBER/PRICE    OTY. ON ORDER   P.O. NUMBER/PRICE   OTY. ON ORDER   P.O. NUMBER	<del>2</del> 2 <del>2</del>				
MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  B MATCH ON HAME   P.O. NUMBER/PRICE    OTY. ON ORDER   P.O. NUMBER/PRICE   OTY. ON ORDER   P.O. NUMBER		er er en			
MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  A MANUFACTURER (SO NOT LIST DISTRIBUTIONS) MFR. PART NO.  B MATCH ON HAME   P.O. NUMBER/PRICE    OTY. ON ORDER   P.O. NUMBER/PRICE   OTY. ON ORDER   P.O. NUMBER					
MANUFACTURER 100 NOT LIST DISTRIBUTORS) MFR. PART NO.  A PARTON MICRO DEVICES 22VIO APC B  WISTONIA PARTON DEVICES PARTON DEVICES PARTON DEVICES PER INST.  WISTONIA PARTON DEVICES PARTON DE PARTON			11 1		
MANUFACTURER 100 NOT LIST DISTRIBUTORS) MFR. PART NO.  A PARTON MICRO DEVICES 22VIO APC B  WISTONIA PARTON DEVICES PARTON DEVICES PARTON DEVICES PER INST.  WISTONIA PARTON DEVICES PARTON DE PARTON		ده مي او مواد مو د مواد مورود مواد مواد مواد مواد مواد مواد مواد مو		auten een kunten eeus verste kaaven een kolopin een kunten het kunten en van 1919 en 1919 en 1919 en 1919 kan 1	
A ANNORED MICKO SPICES 22 VIO ATC  B  INSTRUMENT MODEL NO. A A ANNO POLICY MATERIAL LIST ST. T. FAB. PART PART NO. / TIMES USED PER INST. PRICE TYPE OF THE TIME TO SECTION AND PROTOTYPE FILOT RUN PRODUCTION  B OTT. ON HAND P.O. NUMBER/PRICE  OTT. ON ORDER P.O. NUMBER/PRICE ON HAND CHANGE NO.  EFFECTIVE ON RUN NO.  OTTO THE THAN 1051:		i.	<u>                                     </u>	agaragan aga aga aga aga aga aga aga aga aga	
A ANNORED MICKO SPICES 22 VIO ATC  B  INSTRUMENT MODEL NO. A A ANNO POLICY MATERIAL LIST ST. T. FAB. PART PART NO. / TIMES USED PER INST. PRICE TYPE OF THE TIME TO SECTION AND PROTOTYPE FILOT RUN PRODUCTION  B OTT. ON HAND P.O. NUMBER/PRICE  OTT. ON ORDER P.O. NUMBER/PRICE ON HAND CHANGE NO.  EFFECTIVE ON RUN NO.  OTTO THE THAN 1051:					
A ANNORED MICKO SPICES 22 VIO ATC  B  INSTRUMENT MODEL NO. A A ANNO POLICY MATERIAL LIST ST. T. FAB. PART PART NO. / TIMES USED PER INST. PRICE TYPE OF THE TIME TO SECTION AND PROTOTYPE FILOT RUN PRODUCTION  B OTT. ON HAND P.O. NUMBER/PRICE  OTT. ON ORDER P.O. NUMBER/PRICE ON HAND CHANGE NO.  EFFECTIVE ON RUN NO.  OTTO THE THAN 1051:					
A ANNORED MICKO SPICES 22 VIO ATC  B  INSTRUMENT MODEL NO. A A ANNO POLICY MATERIAL LIST ST. T. FAB. PART PART NO. / TIMES USED PER INST. PRICE TYPE OF THE TIME TO SECTION AND PROTOTYPE FILOT RUN PRODUCTION  B OTT. ON HAND P.O. NUMBER/PRICE  OTT. ON ORDER P.O. NUMBER/PRICE ON HAND CHANGE NO.  EFFECTIVE ON RUN NO.  OTTO THE THAN 1051:	AANUF ACTUEED (	WED DART NO	MANUFACTURE		
STEPLACEMENT-SPECIFY   10   REPLACES PART NO.   ONLY   O			MANUFACTURE		MFR. PART NO
STEPLACEMENT-SPECIFY   10   REPLACES PART NO.   ONLY   O	a Advanced Micro bevices	22 VIO ATC	A		
INSTRUMENT MODEL NO.   OTY./MATERIAL LIST   OTY./FAB. PART   FAB. PART.PARTNO./TIMES USED PER INST.   OVERALL TOTAL OF TO UNIT PARTY IN ATT.   OVERAL TOTAL OF TO UNIT PARTY IN T.   OVERAL TOTAL OF THE TOTAL OF	A15301)		B		
3 98561B 4 1 5 1 6 98561-66519/1 7 1  8 OTY. ON HAND P.O. NUMBER/PRICE					
3 98561B 4 1 5 1 6 98561-66519/1 7 1  8 OTY. ON HAND P.O. NUMBER/PRICE					
8 OTY. ON NAMD P.O. NUMBER/PRICE   CTY. ON ORDER   P.O. NUMBER/PRICE   ALLOCATION   PROTOTYPE   PILOT RUN   PRODUCTION    9					
REPLACEMENT-SPECIFY   NOTIFICATION   Notifies   Notif	$ 3\rangle$ 98561B $ 4\rangle$ 1	5 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	98201-0021	9/1	7
REPLACEMENT-SPECIFY   NOTIFICATION   Notifies   Notif					
PRICE CARD		QTY. ON ORDER P.O. NUM		No. 2011   2012   2012   2014	E PILOT RUN PRODUCTION
9   FOTHER THAN 105: 96   10   INSTRUCTIONS   THE STRUCTIONS ON SECTION   12   YES   NO   IF YES SUBMIT   YES	<b>o</b> / •				
STIMATE MONTHLY USAGE   INCOMING INSPECTION   IF YES, SUBMIT   INSTRUCTIONS TO   INCOMING INSPECTION   INCOMING INSPECTION   INSTRUCTIONS TO   INCOMING INSPECTION   INCOMING IN	REPLACEMENT-SPECIFY REPLACES PART NO.		\	CHANGE NO.	EFFECTIVE ON RUN NO.
STIMATE MONTHLY USAGE   12   NO.   IF YES, SUBMIT   IT YES, SUBMIT   IT YES, COMPLETE   SECTION 14      VENDOR	9 ) IF OTHER THAN 10%: % 10	INST. INS			
12 YES   NO   INSTRUCTIONS TO   13 YES   NO   SECTION 14	\ ESTIMATE MONTHLY USAGE	INCOMING INSPECTION	N.B.	TOOLING CH	ARGE?
VENDOR  AMOUNT DIV. APPROVAL ACCT. NO. LOC. CODE PAID FOR ON P.O. PROPERTY OF	) IF NOT SHOWN IN SECTIONS 3-7		INSTRUCTIONS TO		NO 1 1
MATERIALS ENGINEERING TO COMPLETE QUOTE REQUESTED  PRICE CARD ATTACHED  MED DATE  MIN. SHIPMENT RULES  ACCOUNTING, MATERIALS CONTROL TO COMPLETE  UNIT OF MEASURE  MKS.  DAYS  SIM. QTY.  LOC. CODE  P.O. PROC. TIME  WKS.  TOTAL LEAD TIME  WKS.  SAFETY FACTOR  WKS.  WKS.  SAFETY FACTOR  WKS.  WKS.  WKS.  WKS.  WKS.  ACCT. NO.  MATERIALS  COMPLETE  LAB. STOCK LOC'N.  DEPARTMENT  ACCOUNTING  ACCOUNTING  PURCHASING  PURCHASING  MATERIALS  CONTROL  CORP. SPECS.  WKS.  CORP. SPECS.  WSC.  WSC.  CORP. SPECS.  WSC.  CORP. SPECS.  WSC.  WSC.  CORP. SPECS.  WSC.  WSC.  WSC.  CORP. SPECS.  WSC.	L VENDOR L AVOIL	IT IDIY ADDROY	<del>-\</del>		FOR ON B OIL BRODERTY OF
PRICE CARD DATE DUE FROM VENDOR NO. UNIT PRICE (DIV. NO.)  MFG. TIME ARO (WKS.)  ACCOUNTING MATERIALS CONTROL TO COMPLETE  UNIT OF MEASURE  LAB. STOCK LOC'N. DEPARTMENT BY DATE  SHIPPING TIME WKS. DAYS SRM. QTY.  LOC. CODE  P.O. PROC. TIME WKS. SAFETY FACTOR WKS. 1310  EXOTIC METALS)  CORPORATE AGREEMENT  VENDOR  NO. UNIT PRICE (DIV. NO.)  ACCOUNTING NO. UNIT PRICE (DIV. NO.)  LOC. COMPLETE  LAB. STOCK LOC'N. DEPARTMENT BY DATE  ACCOUNTING CONTROL  CORPORATE AGREEMENT  (DIV. NO.)  ACCOUNTING COMPLETE  WKS. DAYS SRM. QTY. LAB. STOCK LOC'N. DEPARTMENT BY DATE  ACCOUNTING COMPLETE  ORDER OF THE WKS. SAFETY FACTOR WKS. 1310  EXOTIC METALS)	14	DIV. APPROVA	ZCC1. NO.	ZOC. CODE PAIL	
PRICE CARD DATE DUE FROM VENDOR NO. UNIT PRICE (DIV. NO.)  MFG. TIME ARO (WKS.)  ACCOUNTING MATERIALS CONTROL TO COMPLETE  UNIT OF MEASURE  LAB. STOCK LOC'N. DEPARTMENT BY DATE  SHIPPING TIME WKS. DAYS SRM. QTY.  LOC. CODE  P.O. PROC. TIME WKS. SAFETY FACTOR WKS. 1310  EXOTIC METALS)  CORPORATE AGREEMENT  VENDOR  NO. UNIT PRICE (DIV. NO.)  ACCOUNTING NO. UNIT PRICE (DIV. NO.)  LOC. COMPLETE  LAB. STOCK LOC'N. DEPARTMENT BY DATE  ACCOUNTING CONTROL  CORPORATE AGREEMENT  (DIV. NO.)  ACCOUNTING COMPLETE  WKS. DAYS SRM. QTY. LAB. STOCK LOC'N. DEPARTMENT BY DATE  ACCOUNTING COMPLETE  ORDER OF THE WKS. SAFETY FACTOR WKS. 1310  EXOTIC METALS)					
PRICE CARD DATE DATE FROM  WENDOR NO. UNIT PRICE (DIV. NO.)  MFG. TIME ARO (WKS.)  ACCOUNTING MATERIALS CONTROL TO COMPLETE  UNIT OF MEASURE LAB. STOCK LOC'N. DEPARTMENT BY DATE  SHIPPING TIME WKS. DAYS SRM. QTY.  P.O. PROC. TIME WKS.  TOTAL LEAD TIME WKS.  EXOTIC (METALS)	QUOTE		VEERING TO COMPLET		4ENT (F.R.
ACCOUNTING, MATERIALS CONTROL TO COMPLETE  UNIT OF MEASURE  LAB. STOCK LOC'N.  DEPARTMENT  BY  DATE  ACCOUNTING  ACCOUNTING  BY  DATE  ACCOUNTING  PURCHASING  PURCHASING  MATERIALS  CONTROL  CORP. SPECS.  WSC.  CORP. SPECS.  W	PRICE CARD REQ DUE FROM		VENDOR		
ACCOUNTING MATERIALS CONTROL TO COMPLETE  UNIT OF MEASURE  LAB. STOCK LOC'N.  DEPARTMENT  BY  DATE  ACCOUNTING  ACCOUNTING  PURCHASING  PURCHASING  MATERIALS  CONTROL  CORP. SPECS. VSC CPC  EXOTIC (METALS)  CORP. SPECS. VSC CPC  ER.	DATE DATE	THER	MIN SHIPMEN	T BILL ES	
ACCOUNTING MATERIALS CONTROL TO COMPLETE  UNIT OF MEASURE  LAB. STOCK LOC'N.  DEPARTMENT  BY  DATE  ACCOUNTING  ACCOUNTING  PURCHASING  PURCHASING  MATERIALS  CONTROL  EXOTIC (METALS)  ACCOUNTING  WKS.  ACCT. NO.  MATERIALS  CORP. SPECS.  WSC CPC ER.	MFG. TIME				40
SHIPPING TIME WKS. DAYS SRM. QTY.  LOC. CODE  P.O. PROC. TIME WKS.  TOTAL LEAD TIME WKS.  EXOTIC (METALS)  UNIT OF MEASURE  LAB. STOCK LOC'N.  DEPARTMENT BY DATE  ACCOUNTING  ACCOUNTING  ACCOUNTING  WKS.  ACCOUNTING  ACCOUNTING  WKS.  ACCOUNTING  ACCOUNTING  ACCOUNTING  ACCOUNTING  ACCOUNTING  FURCH ASING  MATERIALS CONTROL  CORP. SPECS.  ACCOUNTING  ACCOUNTING  ACCOUNTING  ACCOUNTING  CORP. SPECS.  ACCOUNTING  ACCOUNTING  ACCOUNTING  ACCOUNTING  CORP. SPECS.  ACCOUNTING  A		ACCOUNTING TO SEE			
SHIPPING TIME WKS. DAYS SRM. QTY.  P.O. PROC. TIME WKS.  TOTAL LEAD TIME WKS.  SAFETY FACTOR WKS.  EXOTIC (METALS)  ACCOUNTING  PURCHASING  PURCHASING  MATERIALS  CONTROL  CORP. SPECS. NSC CPC ER.				11	BY DATE
P.O. PROC. TIME  WKS.  DAYS SRM. QTY.  LOC. CODE  PURCHASING  PURCHASING  MATERIALS CONTROL  CORP. SPECS.  WSC.  CORP. SPECS.	SHIPPING TIME		/		016 1.15/r-k.
P.O. PROC. TIME WKS.  TOTAL LEAD TIME WKS.  SAFETY FACTOR WKS.  WKS.  ACCT. NO.  MATERIALS CONTROL  CORP. SPECS.  SORP. SPECS.  MSC CPC ER.  MATERIALS CONTROL	WKS. DAYS SRM	. QTY.	LOC. CODE		100 (6/05/0)
TOTAL LEAD TIME	P.O. PROC. TIME		2150	PURCHASING	ANES 6/29/18
EXOTIC METALS)  SAFETY FACTOR WKS.  WKS.  1310  CORP. SPECS.  WSC CPC ER.  WSC 3015	wks.		ACCT. NO.		'   '
EXOTIC (METALS)	TOTAL LEAD TIME SAFETY FACTOR_	WKS	1311)	CONTROL	: / / /
EXOTIC (METALS)	1000		<del></del>	CORP SPECS No.	
7/100	EXOTIC (METALS)			On 14/21	185   "   /
iiii ii a	<u> </u>			710-1100	IIIN Director

				ED PART						323	(OR	FAMILY DWG.	
ORIGINATOR							NO40	_ D/	ATE 7 /	23/ 85	1820	<u>-4386</u>	
DELETE MFR.  NEW OR REVISED SPEC PER ATTACHED MARK		ADD MFR.	□ NEW				EVISED SCRIPTION		NO DWG.	CHANGE			
REMARKS: *Ad	ding (	documen	tation										
				information to and enter nev					and informa	ition to be A	DDED on the	right side.	
DELETE TITLE							ADD T	ITLE	A-182	0-4386	-1 Rev	A	
ALL DESCRIPTION						4	DESCRIPT	10N_	S-5	95 <b>9</b> -43	55-1		
T		· · · · · · · · · · · · · · · · · · ·				$\dashv$		<del> </del>	A-5	95 <b>6-</b> 43	55-1		
			14								<u></u>		
	<del></del>	\{\)	FI			$\dashv$		·		<del>-20</del>	V		
	<del></del>	<u> </u>				$\dashv$							
						$\dashv$		<del> </del>	<del></del>				
<b>V</b>													
MANUFACTURE	R				MFR. PART N	<u>O.</u>	MANUFACT	TURER				MFR. PÀ	ART NO.
•													
AFFECTS OPEN P.O.'S:		AFFECTS STOCK	ON HAND.	P.C.O. REQUIRE	D YES	$\overline{a}$					RED WHEN APPLICABL		
	10 X	YES T	NO X	#	NO	- 1	PROD. ENG		APPROVED	REJECTED*	BY	DATE /	
* SPECIAL						$\exists$	DIV. QA					j	
INSTRUCTIONS: (DIVISIONAL)	<del></del>					-	R&D		JR	ļ		1	20.10
(DIVISIONAL)						_	PURCHASIN MTL ENGR		./_	<del> </del>	R. Sun	712	7/89
						ļ	PRODUCT S			<del> </del>	100 penra		2.2
					· ·		MFG. SPEC	S			Detels	24 811	
	<del></del>	40	DISPOSITION	FAB. ASSY.	CLASS:	$\exists$			AL DIVISIONAL ON COMPLETE	INSTRUCTIONS	or's	2 DATE	2
			CORPOR	ATE MATER	IALS SPE	CIFI	CATION	SAC	TION ON	LY—_1			
FORMAT TITLE		<b></b> ▼					SPECIAL ISTRUCTION	4S:		<b>V</b> =			
DESCRIPTION						(C	ORPORATE)						
						-							
				4	,	$\vdash$					<del></del>		
					·				DIVISION	S CONTACTED BY C	MS (LOG ACTION)		
——————————————————————————————————————	×			· · · · · · · · · · · · · · · · · · ·					DIVISIO	ONS REQUIRING DO	CUMENTATION		
PART STATUS CODE:		TANDARD DTE CODE:	TTT			E							
MANUFACTURER				M	FR. PART NO.	F.	מאסטעבי	AC	TION		BY	DATE	
MAITO ACTURER				M	TALIFIE NO.	RE	PPROVED JECTED*	SEE SP	RATE -	MTL. ENGR.		/	,
<del> </del>			<del></del>			0	CORP. SPEC	) INSTRU	JCTIONS DA	MDB ENTRY	YES	NO	<u>.                                    </u>
· · · · · · · · · · · · · · · · · · ·													
2220-0420-1/76	· · · · · · · · · · · · · · · · · · ·												

#### CO. HEWLETT-PACKARD



NOTE:

This page provides a running history of changes for a multi-page drawing which cannot conveniently be re-issued completely after each change. When making a change, list for each page all before-

and-after numbers (within reason; use judgement, and use "extensive" revision note if loss of past history is tolerable, or retype complete page) and associate with each a symbol made up of the change letter and a serial subscript to appear here and on the page involved (there enclosed in a circle, triangle, or other

attention-getting outline).

Ltr	REVISIONS			DATE	INITIALS
A	as issued			8-12-85	Sar
		·			
				· · · · · · · · · · · · · · · · · · ·	
6					
Model No.		Stock No.		······	
Title	Design Specification				
Description			Date	7-23-8	5
By Jon	Rubinstein		Shee	t No.	of 7
Supersedes			Draw	ving No. A-182	0-4386-1



PAL22V10

PART NUMBER: 1820-4386 REV A

PAL DESIGN SPEC
JON RUBINSTEIN 10/11/84

MMU STATE MACHINE PAL 1

HEWLETT PACKARD FORT COLLINS COLORADO

CLK /PURST /DRDY /DERR /LOOKUP /OE WR68 BPD0 BPD1 BPD2 BPD3 GND BPD4 /MERR /RCLR /PTF /TERR /ST4 /ST1 /ST2 /ST3 /PF /WPF VCC

IF (OE) ST1:=ST1\*ST2\*/ST4\*/PURST

;ADDED PURST TO ALL STATE INFO

- +LOOKUP\*ST1\*/ST4\*/PURST
- +ST1\*/ST2\*ST4\*/PURST
- +DERR\*/ST2\*ST3\*ST4\*/PURST
- +/BPD1\*/ST2\*/ST3\*ST4\*/PURST
- +BPDO\*/ST2\*/ST3\*ST4\*/PURST
- +ST1\*/ST3\*/PURST
- +/ST1\*ST2\*ST3\*ST4\*/PURST
- +BPD2\*WR68\*/ST2\*/ST3\*ST4\*/PURST
- IF (OE) ST2:=/ST1\*ST2\*ST4\*/PURST
  - +ST2\*/ST3\*ST4\*/PURST
  - +LOOKUP\*/ST1\*/ST3\*/ST4\*/PURST
  - +/ST1\*ST2\*/ST3\*/PURST
  - +/BPD0\*BPD1\*/WR68\*/ST1\*/ST3\*ST4\*/PURST
  - +/BPD0\*BPD1\*/BPD2\*/ST1\*/ST3\*ST4\*/PURST
  - +/DERR\*ST1\*ST2\*ST3\*/ST4\*/PURST
- IF (OE) ST3:=BPDO\*/BPD1\*/WR68\*ST2\*/ST3\*/ST4\*/PURST
  - +BPDO\*/BPD1\*/BPD2\*ST2\*/ST3\*/ST4\*/PURST
  - +/ST1\*ST2\*/ST4\*/PURST
  - +/ST1\*ST2\*ST3\*/PURST
  - +/DERR\*/DRDY\*/ST2\*ST3\*ST4\*/PURST
  - +/DERR\*/ST1\*ST3\*ST4\*/PURST
  - +/BPDO\*BPD1\*/WR68\*/ST2\*/ST3\*ST4\*/PURST
  - +/BPDO\*BPD1\*/BPD2\*/ST2\*/ST3\*ST4\*/PURST
  - +/DERR\*/DRDY\*ST2\*ST3\*/ST4\*/PURST
  - +ST1\*/ST2\*/ST3\*/PURST
  - +LOOKUP\*ST1\*/ST2\*/ST4\*/PURST
- IF (OE) ST4:=DERR\*/ST2\*ST3\*ST4\*/PURST
  - +/DRDY\*/ST2\*ST3\*ST4\*/PURST
  - +/ST1\*/ST2\*/ST3\*ST4\*/PURST
  - +LOOKUP\*/ST1\*/ST2\*/ST3\*/PURST
  - +DERR\*ST2\*ST3\*/ST4\*/PURST
  - +DRDY\*ST2\*ST3\*/ST4\*/PURST
  - +BPD1\*ST1\*ST2\*/ST3\*/ST4\*/PURST
  - +/BPD0\*ST1\*ST2\*/ST3\*/ST4\*/PURST
  - +BPD2\*WR68\*ST1\*ST2\*/ST3\*/ST4\*/PURST
  - +/BPD4\*WR68\*ST1\*ST2\*/ST3\*/ST4\*/PURST
  - +/ST1\*ST3\*/ST4\*/PURST
  - +/BPD3\*ST1\*ST2\*/ST3\*/ST4\*/PURST
- IF (OE) MERR:=LOOKUP\*ST1\*/ST2\*ST3\*/ST4
- IF (OE) PF:=BPD1\*ST1\*ST2\*/ST3\*/ST4
  - +/BPD0\*ST1\*ST2\*/ST3\*/ST4



- +DERR\*ST1\*ST2\*ST3\*/ST4
- +BPD2\*WR68\*ST1\*ST2\*/ST3\*/ST4
- +DERR\*ST1\*/ST2\*ST3\*ST4
- +/PTF\*ST1\*/ST2\*/ST3\*ST4
- IF (OE) PTF:=/BPD1\*/ST1\*/ST2\*/ST3\*ST4
  - +BPDO\*/ST1\*/ST2\*/ST3\*ST4
  - +PTF\*ST1\*/ST2\*/ST3\*ST4
  - +DERR\*/ST1\*/ST2\*ST3\*ST4
  - +BPD2\*WR68\*/ST1\*/ST2\*/ST3\*ST4
- IF (OE) RCLR:=BPD1\*ST1\*ST2\*/ST3\*ST4
  - +/BPD0\*ST1\*ST2\*/ST3\*ST4
  - +/BPD1\*/ST1\*/ST2\*ST3\*/ST4
  - +BPDO\*/ST1\*/ST2\*ST3\*/ST4
  - +DERR\*/ST2\*ST3\*ST4
  - +DERR\*ST1\*ST2\*ST3\*/ST4
  - +BPD2\*WR68\*ST1\*ST2\*/ST3\*ST4
  - +BPD2\*WR68\*/ST1\*/ST2\*ST3\*/ST4
  - +PURST

; ADDED PURST

- IF (OE) TERR:=BPD1\*ST1\*ST2\*/ST3\*/ST4
  - +/BPD0\*ST1\*ST2\*/ST3\*/ST4
  - +/BPD1\*/ST1\*/ST2\*/ST3\*ST4
  - +BPDO\*/ST1\*/ST2\*/ST3\*ST4
  - +BPD2\*WR68\*ST1\*ST2\*/ST3\*/ST4
  - +BPD2\*WR68\*/ST1\*/ST2\*/ST3\*ST4
- IF (OE) WPF:=BPD2\*WR68\*ST1\*ST2\*/ST3\*/ST4
  - +BPD2\*WR68\*/ST1\*/ST2\*/ST3\*ST4



#### FUNCTION TABLE

CLK /OE /PURST /DRDY /DERR /LOOKUP WR68 BPD0 BPD1 BPD2 BPD3 BPD4 /MERR /RCLR /PTF /TERR /ST4 /ST1 /ST2 /ST3 /PF /WPF

#### CHLHHHLLLLLZZZZZZZZZZZ

CLLHHHLLLLLLHLHHHHHHHH

CLLHHHLLLLLLHLHHHHHHHH

CLHHHHLLLLLHHHHHHHHH

CLHHHHLLLLLHHHHHHHHHH

CLHHHLLLLLLHHHHLHLHHH

СГИННГГГГГГИННИННГИНН

CLHHHLLLLLLHHHHHHLLHH

CLHHHHLLLLLLHHHHLHHLHH

СІННННІІНІІННННІННІНН

CLHLHHLLHLLHHHHHHHLHH

CLHLHHLLHLLHHHHLHHHHH

СГИННИГГИГГИННИГИГИН

СГНИННГИГГГИННИННГГГИН

CLHHHHLHLLLLHHHHHLLLHHH CLHLHHLHLLLLHHHH

CLHLHHLHLLLLHHHHHLLHHH

CLHHHHLHLLLLHHHHLLHLHH

CLHHHHLHLLLLHHHHLLHLHH

CLHLHHLLLLLLHHHHHLHHHH

СГНГННГГГГГНННННГНГНН

CLHHHHLLLLLLHHHHHHHHHH CLHHHLHLLLHLHHHHHLHLHHH

CLHHHLHLLLHLHHHHHHHLHHH

CLHHHLHLLLHLHHHHHHLLHH

CLHHHLHLLLHLHHHHLHHLHH

CLHLHLHLHLHHHHHHHHLHH

СГНГНГНГНГННННГНННН

ССНННСНСНСНННННСНССЬН ССНННСНСНСННННННСССЬН

CLHLHLHHLLHLHHHHLLLHHH

СГНГНГННГГНГНННННГГННН

CLHHHLHHLLHLHHHHLLHLHH

CLHLHLHLLLHLHHHHHLHHHH

CLHLHLHLLLHLHHHHHHLHLHH

CLHHHLHLLLHLLHHHHLHLHH

CLHHHHHLLLLLHHHHHHHHH CLHHHLHLLLLLHHHHLHLHHH

CLHHHLHLLLLLHHHHHHLHHH

CLHHHLHLLLLLHHHHHHLLHH

CLHHHLHLLLLLHHHHLHHLHH

CLHHLLHLLLLLHLLHHHH



CLHHHLHLLLLLHHLHHLHH CLHHHLHLLLLLHHHHLHLHH CLHHHHHLLLLLHHHHHHHHH CLHHHLLLLLLHHHHHLHLHHH CLHHHLLLLLLHHHHHHHHHH CLHHHLLLLLLHHHHHHLLHH CLHHHLLLLLLHHHHLHHLHH CLHLHLLLLLLHHHHHHHLHH CLHLHLLLLLLHLHHHHHHH CLHHHLLLLLLHHLLLLHHHH CLHHHLLLLLLHHLHHLHH CLHHHLLLLLLLHHHHLHLHH **CLHHHHLLLLLLHHHHHHHHH** CLHHHLLHLLLHHHHLHLHHH CLHHHLLHLLLHHHHHHHHHH CLHHHLLHLLLHHHHHHLLHH CLHHHLLHLLLLHHHHLHHLHH CLHLHLLLLLHHHHHHHLHH CLHLHLLHLLLHLHHHHHHH CLHHHLLHLLLHHLLLLHHHH CLHHHLLHLLLHHLHHLHH CLHHHLLHLLLLHHHHLHLHH **CLHHHHLLLLLHHHHHHHHH** CLHHHLHLHHLLHHHHLHLHHHH CLHHHLHLHHLLHHHHHHHLHHH **CLHHHLHHLLHHHHHHLLHH** CLHHHLHLHHLLHHHHLHHLHH **CLHLHLHHLLHHHHHHHHLHH** CLHLHLHHLLHLHHHHHHH CLHHHLHHLLHHLLLHHHL CLHHHLHLHHLLHHLHHLHH CLHHHLHLHHLLLHHHHLHLHH **CLHHHHLLHLLHHHHHHHH** CLHHHLLLHLLHHHHLHLHHH CLHHHLLLHLLLHHHHHHHLHHH CLHHHLLLHLLHHHHHHLLHH CLHHHLLLHLLHHHHLHHLHH CLHLHLLHLLHHHHHHHHHHH **CLHLHLLLHLLLHHHHHHH** CLHHHLLLHLLHHHHLLLHH CLHHHLLLLLLHHHHHLLLHH CLHHLLLLLLLLHLHHLH CLHHLLLLLLLHHHHHLLLH CLHHHLLLLLLLHHHHLHLHH CLHHHHLLLLLLHHHHHHHHHH CLHHHLLLHLLLHHHHLHLHHHH CLHHHLLLHLLHHHHHHHHH CLHHHLLLHLLHHHHHHLLHH CLHHHLLLHLLHHHHLHHLHH CLHLHLLLHHHHHHHHHHHH **CLHLHLLLHHHHHHHHHH** CLHHHLLLHLLHHHHLHLLHH CLHHHLLLHLLHHHHHLLLHH CLHLHLLLLLHHHHLLLHHH

DESCRIPTION

Dwg No. A-1820-4386-1 PAGE 5of 7



CLHLHLLLLLLHLHHHLLHHH CLHHHLLLLLLHHHLLLHHLH CLHHHLLLLLLHHHHHLHLLH CLHHHLLLLLLLHHHHLHLHH CLHHHHLLLLLLHHHHHHHHH CLHHHLLLHLLHHHHLHLHHH CLHHHLLLHLLHHHHHHHHHHH CLHHHLLLHLLHHHHHHLLHH CLHHHLLLHLLHHHHLHHLHH CLHLHLLHLLHHHHHHHHLHH **CLHLHLLLHLLLHHHHHHHH** CLHHHLLLHLLHHHHLHLLHH CLHHHLLLHLLHHHHHLLLHH CLHLHLLLHLLLHHHHLLLHHH CLHLHLLLHLLHHHHLLHHH CLHHHLLLHLLLHHLLLHHLH CLHHHLLLHLLHHHHHLHLLH CLHHHLLLHLLLHHHHLHLHH **CLHHHHLLHLLHHHHHHHHH** CLHHHLHLLLHHHHLHLHHH CLHHHLHLLLHHHHHHHLHHH CLHHHLHLLLHHHHHHLLHH CLHHHLHLLLHHHHLHHLHH CLHLHLHLLLLHHHHHHHLHH CLHLHLHLLLHHHHLHHHHH CLHHHLHLLLHHHHLHLLHH CLHHHLHLLLHHHHHLLLHH CLHLHLHHLLLHHHHLLLHHH CLHLHLHHLLHLHHHLLHHH CLHHHLHHLLLHHLLLHHLL CLHHHLHHLHLLHHHHHLHLLH CLHHHLLLLLLLHHHHLHLHH **CLHHHHLLLLLHHHHHHHHH** CLHHHLLLHLLHHHHLHLHHH CLHHHLLLHLLHHHHHHHHHH CLHHHLLLHLLHHHHHHLLHH CLHHHLLLHLLHHHHLHHLHH **CLHLHLLLHLLLHHHHHHHLHH** CLHLHLLLHLLHHHHHHHH CLHHHLLLHLLHHHHLHLLHH CLHHHLLLHLLHHHHHLLLHH CLHLHLLHLHHHHHLLLHHH **CLHLHLLHLHHHHHHLLHHH** CLHHHLLHLHLHHHHHHLHLHH CLHHHLLHLLHLHHHHLHLHH **CLHHHHLLLLLHHHHHHHHH** CLHHHLHLLLHHHHLHLHHH CLHHHLHLLLHHHHHHLHHH **CLHHHLHLLLHHHHHHLLHH** CLHHHLHLLLHHHHLHHLHH CLHLHLHLLLHHHHHHHLHH **CLHLHLHLLLHHHHLHHHHH** CLHHHLHLLLHHHHLHLLHH CLHHHLHLLLHHHHHLLLHH



CLHLHLHHLLLLHHHH CLHLHLHHLLLLHHHHHLLHHH CLHHHLHHLLLLHHHHLLHLHH CLHHLLHLLLLHLHHLHHLH CLHHLLLLLLHHHHHLLLH CLHHHLHLLLLLHHHHLHLHH СГИНННГГГГГГНННННННН

DESCRIPTION

DOCUMENTATION ON REMARKS  DOCUMENTATION WILL BE SUBMITTED   1820 - 4253  DOCUMENTATION ON REMARKS  DOCUMENTATION ON REMARKS  DOCUMENTATION ON REMARKS  DOCUMENTATION ON REMARKS  DOCUMENTATION OF REMARKS  DOCUMENTATION ON REMARKS  DOCUMENTATION OF REMARKS  DESCRIPTOR OF REMARK	ORIGINATOR Jon Rubinstein (CK)	PROJECT DIV. DIV. LEADER MFG. SPEC, MAT'L SNG	CORP. CORP.	B 3 L 5 U
DOCUMENTATION ON REMARKS  DOCUMENTATION WILL BE SUBMITTED AT 150 CONTROL OF SECTION OF S	, / /	LEADER MFG. SPEC. MAT'L ENG	SPECS. MAT'L ENG	OF PART NUMBER
DOCUMENTATION ON REMARKS  DOCUMENTATION WILL BE SUBMITTED AT 150 CONTROL OF SECTION OF S	FOR DIVISIONS (KARPEX LOC.)	aun un	18	20 4253
DOCUMENTATION WILL BE SUBMITTED LATER  PEOGRAM - 1688 PAL  DESCRIP  A-120-1855-1  DESCRIP	. 40 (38)	6/25/4/24	1/8 7/16	- 1200
SOUTH   STAND FEMONY PRIVATES PART NO.   STAND FEMONY PRIVATE AND STAND FEMONY PRIVATES AND ST	SPECIAL INSTRUCTIONS OR REMARKS			
SOUTH   STAND FEMONY PRIVATES PART NO.   STAND FEMONY PRIVATE AND STAND FEMONY PRIVATES AND ST	Documentation will be submi	tted later	TO THE PROPERTY OF THE PROPERT	ett (i. saattiikkigiteksaantiloksaantiloogsaja taja: sala teija: satarjatat sekentiist. Sala teis sala koksisti
DESCRIP  DES			1-6548 Ul22)	cat 025
DESCRIP  DES	1 2 CDO			
A-1830-1838-1655-1  BETTINES TO SET AND ALLES OUTSIDE TODAY MAPS. PART NO.  A ALSO DIVISION NO.  STATE CONTINES VIED TO SET OUTSIDE TODAY OF SECURITY	Programed 16R8A PAL	ITEM:	Market Constant and American Market and American States and American Constant and American States and American	
MANUFACTURER GO NOT LIST DISTRIBUTORS) MFR. PART NO.  A ALCOCATION  B AND MARCHAET SECTION SOLD STATE AND ALLOCATION STATE AND ALCOCATION SOLD STATE	DESCRIP. 1	DESCRIP.	Madail 1970 a 1987 a 1987 Madail Madail Parail Madail 1984 a 1987 a 1984 a 1987 a 1987 a 1987 a 1987 a 1987 a 1	<b>менным чением именным положения</b> по наменена положения положения по наменена положения по наменена положения по
MANUFACTURER (SO NOT LIST DISTRIBUTORS) MER. PART NO.  A ADDOLOGY MICRO DEVICES AMPALIGNATION  B AND ALISAD D  B AND ALISAD D  A 153 D  B B AND PART HO.  A 153 D  A 153 D  B B AND PART HO.  A 153 D  A 153 D  B B AND PART HO.  A 153 D  A	A-1820-4383-1	**************************************		a Marija Marija ja M
MANUFACTURER (SO NOT LIST DISTRIBUTORS) MER. PART NO.  A ADDOLOGY MICRO DEVICES AMPALIGNATION  B AND ALISAD D  B AND ALISAD D  A 153 D  B B AND PART HO.  A 153 D  A 153 D  B B AND PART HO.  A 153 D  A 153 D  B B AND PART HO.  A 153 D  A	A-5958-4365-1			
MANUFACTURER (SO NOT LIST DISTRIBUTORS) MER. PART NO.  A ADDOLOGY MICRO DEVICES AMPALIGNATION  B AND ALISAD D  B AND ALISAD D  A 153 D  B B AND PART HO.  A 153 D  A 153 D  B B AND PART HO.  A 153 D  A 153 D  B B AND PART HO.  A 153 D  A	5 5958 W3/5 1			
MANUFACTURER (SO NOT LIST DISTRIBUTORS) MER. PART NO.  A ADDOLOGY MICRO DEVICES AMPALIGNATION  B AND ALISAD D  B AND ALISAD D  A 153 D  B B AND PART HO.  A 153 D  A 153 D  B B AND PART HO.  A 153 D  A 153 D  B B AND PART HO.  A 153 D  A			Mary a final of the good of the adequate about 1 final of the final and the constant of a 1 final of the constant of the const	
MANUFACTURER (SO NOT LIST DISTRIBUTORS) MER. PART NO.  A ADDOLOGY MICRO DEVICES AMPALIGNATION  B AND ALISAD D  B AND ALISAD D  A 153 D  B B AND PART HO.  A 153 D  A 153 D  B B AND PART HO.  A 153 D  A 153 D  B B AND PART HO.  A 153 D  A	UPE SES			
MANUFACTURER (SO NOT LIST DISTRIBUTORS) MER. PART NO.  A ADDOLOGY MICRO DEVICES AMPALIGNATION  B AND ALISAD D  B AND ALISAD D  A 153 D  B B AND PART HO.  A 153 D  A 153 D  B B AND PART HO.  A 153 D  A 153 D  B B AND PART HO.  A 153 D  A		. 11 (3		
MANUFACTURER (GO NOT LIET DISTANSTORE) MPR. PART NO.  A Advanced Micro Devices Ampallersate  B	1 <b>2</b> / 3 "	l ā		
MANUFACTURER (SO NOT LIST DISTRIBUTORS) MFR. PART NO.  A ACCOUNTING  B AND ALLOCATION  B AND ALLOCATION  B AND ALLOCATION  B ALLOCATION  B AND ALLOCATION  B	<u>&gt; 4</u>		a an Mar, a Million almost Maria and an illustrated and any or a foreign of distinct of any of a share of advanced the second and an analysis of an anti-	g didge didge digger digger didge did sing sing sing sing sing sing sing sing
MANUFACTURER (SO NOT LIST DISTRIBUTORS) MFR. PART NO.  A ACCOUNTING  B AND ALLOCATION  B AND ALLOCATION  B AND ALLOCATION  B ALLOCATION  B AND ALLOCATION  B				
MANUFACTURER (DO NOT LIST DISTRIBUTORS) MFR. PART NO.  A ACCOUNTING, MATERIALS SONTROL TO COMPLETE  WES.  MANUFACTURER  MARP PART NO.  MANUFACTURER  MAPP PART NO.  MANUFACTURER  MAPP PART NO.  MARP PART NO.  MAPP PAR	[定文·			Managa and an angga Managa Managa a sa Managa Managa Managa Managa ang Anaga An ang An Anaga ang Anaga An ang An Anaga ang
A SADVONCE MICRO DEVICES AMPALICABLE  A 153 D)   OES	ll ë			
A SADVONCE MICRO DEVICES AMPALICABLE  A 153 D)				
A SADVONCE MICRO DEVICES AMPALICABLE  A 153 D)		ng Mangan, at ang aga ni panggan na panggang panggan na ang at ang a	orini ili ilganigin pripiri proprista, produktiva ilgani orization (ilgani ilgani).	
A SADVONCE MICRO DEVICES AMPALICABLE  A 153 D)				
B  A153 P)  A153 PART-PARTNO./TIMES USED PER INST.  A154 PART-PARTNO./TIMES USED PER INST.  A155 PART-PARTNO./TIMES USED PARTNO./TIMES USED PART NO.  A155 PART-PARTNO./TIMES USED PARTNO.			<b>:R</b>	MFR. PART NO.
STATE CARD   SPECE CARD   AMOUNT   DIV. APPROVAL   ACCT. NO.   LOC. CODE   PAID FOR ON P.O.   PROPERTY OF PART OF PA		orsapq a		. With the Time (a) . The Time (a) and the time (a) the time (a) and (a) and (a) are the time (a) are
3 98561B 4 1 5 1 6 98561-66519/1 7 1  8 OTY. ON HAND P.O. NUMBER/PRICE	A153 P/	В		
3 98561B 4 1 5 1 6 98561-66519/1 7 1  8 OTY. ON HAND P.O. NUMBER/PRICE				
3 98561B 4 1 5 1 6 98561-66519/1 7 1  8 OTY. ON HAND P.O. NUMBER/PRICE	\ INSTRUMENT MODEL NO. \ \QTY./MATERIAL LIST \ \QTY./FAB. P.	ART FAB. PART-PART NO. / TIMES	USED PER INST.	OVER-ALL TOTAL OF
8 OTY. ON HAND P.O. NUMBER/PRICE OTY. ON ORDER P.O. NUMBER/PRICE ALLOCATION PROTOTYPE PILOT RUN PRODUCTION  9 OF PILOTER THAN 105: 70 OTHER THAN 1				PURCH. PART/INST.
REPLACEMENT-SPECIFY 10 REPLACES PART NO. ON MALLOCATION   LINES   LINE	3/ 98561B [7/ 1   3/ 1	98561-66519	/1	1
REPLACEMENT-SPECIFY 10 REPLACES PART NO. ON MALLOCATION   LINES   LINE	QTY. ON HAND P.O. NUMBER/PRICE   QTY. ON ORDER	P.O. NUMBER/PRICE	PROTOTYPE	E PILOT RUN PRODUCTION
PRICE CARD REQ DUE REQUESTED  MATERIALS ENGINEERING TO COMPLETE  PRICE CARD REQ DATE DATE PROM  MATERIALS ENGINEERING TO COMPLETE  ACCOUNTING, MATERIALS CONTROL  MATERIALS CONTROL  MIN. SHIPMENT RULES  ACCOUNTING  MATERIALS CONTROL  MATERIALS CONTROL  ACCOUNTING  MATERIALS CONTROL  ACCOUNTING  MATERIALS CONTROL  ACCOUNTING  MATERIALS CONTROL  ACCOUNTING  MATERIALS  MIN. SHIPMENT RULES  ACCOUNTING  MATERIALS  MATERIALS  MIN. SHIPMENT RULES  ACCOUNTING  MATERIALS  CONTROL  MATERIALS  MATERIALS  CONTROL  MATERIALS  MATERIALS  CONTROL  MATERIALS  MATER	0.1		The street of th	<b>X</b>
PRICE CARD REQ DUE REQUESTED  MATERIALS ENGINEERING TO COMPLETE  PRICE CARD REQ DATE DATE PROM  MATERIALS ENGINEERING TO COMPLETE  ACCOUNTING, MATERIALS CONTROL  MATERIALS CONTROL  MIN. SHIPMENT RULES  ACCOUNTING  MATERIALS CONTROL  MATERIALS CONTROL  ACCOUNTING  MATERIALS CONTROL  ACCOUNTING  MATERIALS CONTROL  ACCOUNTING  MATERIALS CONTROL  ACCOUNTING  MATERIALS  MIN. SHIPMENT RULES  ACCOUNTING  MATERIALS  MATERIALS  MIN. SHIPMENT RULES  ACCOUNTING  MATERIALS  CONTROL  MATERIALS  MATERIALS  CONTROL  MATERIALS  MATERIALS  CONTROL  MATERIALS  MATER	DEDLACEMENT-SDECIEV DEDLACES DADT NO.	LUSE UP STOCK ON HAN	ID TOHANGE NO	FEEECTIVE ON BUN NO
ESTIMATE MONTHLY USAGE  IT PYES, SUBMIT INSTRUCTIONS 7.7  IT PYES, SUBMIT INSTRUCTIONS TO INCOMING INSPECTION 13 YES NO SECTION 14  VENDOR  AMOUNT DIV. APPROVAL ACCT. NO. LOC. CODE PAID FOR ON P.O. PROPERTY OF	9 ) IF OTHER THAN 10%: 7 10	ALL YES NO	CHANGE NO.	EFFECTIVE ON NON NO.
12   YES   NO   INSTRUCTIONS TO INSTRUCTIONS TO INCOMING INSPECTION   13   YES   NO   SECTION 14     14   VENDOR		(CONTACT BUYER)		15053
VENDOR  AMOUNT DIV. APPROVAL ACCT. NO. LOC. CODE PAID FOR ON P.O. PROPERTY OF HP VENDOR  MATERIALS ENGINEERING TO COMPLETE  QUOTE REQUESTED  OUTHER OUTHER  OU	11\IF NOT SHOWN IN	NO TINSTRUCTIONS T	o (13) YES	TIF YES, COMPLETE
MATERIALS ENGINEERING TO COMPLETE  QUOTE REQUESTED  CORPORATE AGREEMENT  PRICE CARD ATTACHED  RFQ DATE DATE DATE FROM  MIN. SHIPMENT RULES  ACCOUNTING MATERIALS CONTROL TO COMPLETE  UNIT OF MEASURE  LAB. STOCK LOC'N.  DEPARTMENT  BY DATE  ACCOUNTING  ACCOUNTING  P.O. PROC. TIME  WKS.  DAYS  SAFETY FACTOR  WKS.  SAFETY FACTOR  WKS.  MATERIALS  CONTROL  MATERIALS  CONTROL  MATERIALS  CONTROL  MATERIALS  CONTROL  MATERIALS  CONTROL  PORRO. SPECS.  VSQ // CPF. ER.				
MATERIALS ENGINEERING TO COMPLETE  OUTE REQUESTED  OUTE REQUES	VENDOR AMOUNT DIV.	APPROVAL ACCT. NO.	LOC. CODE PAID	
PRICE CARD RFQ DUE DATE FROM VENDOR NO. UNIT PRICE OF THE DATE ARO (WKS.)  MFG, TIME ARO (WKS.)  ACCOUNTING, MATERIALS CONTROL TO COMPLETE UNIT OF MEASURE LAB. STOCK LOC'N. DEPARTMENT BY DATE  SHIPPING TIME WKS.  DAYS SIM. QTY.  LOC. CODE  P.O. PROC. TIME WKS.  SAFETY FACTOR WKS.  SAFETY FACTOR WKS.  ACCT. NO.  MATERIALS CONTROL  MATERIALS CONTROL  MATERIALS CONTROL  MATERIALS CONTROL  MATERIALS CONTROL  MATERIALS CONTROL  FORP. SPECS. VSG (CPC. ER.				
PRICE CARD DATE FROM  MFG. TIME ARO (WKS.)  ACCOUNTING, MATERIALS CONTROL TO COMPLETE  UNIT OF MEASURE  LAB. STOCK LOC'N.  DEPARTMENT  BY  DATE  ACCOUNTING  ACCOUNTING  SHIPPING TIME  WKS.  DAYS  SRM. QTY.  LOC. CODE  P.O. PROC. TIME  WKS.  SAFETY FACTOR  WKS.  WKS.  MATERIALS  CONTROL  FORP. SPECS.  VSQ (CPE ER.		LS ENGINEERING TO COMPLE	<del></del>	ENT F D
MFG. TIME ARO (WKS.)  ACCOUNTING, MATERIALS CONTROL TO COMPLETE  UNIT OF MEASURE  LAB. STOCK LOC'N.  DEPARTMENT  BY  DATE  ACCOUNTING  ACCOUNTING  P.O. PROC. TIME  WKS.  DAYS  SRM. QTY.  LOC. CODE  PURCHASING  MATERIALS  CONTROL  MATERIALS  CONTROL  FORP. SPECS.  VSQ (CP)C. ER.	PRICE CARD REQ DUE FROM	VENDOR		
ACCOUNTING, MATERIALS CONTROL TO COMPLETE  SHIPPING TIME WKS. DAYS SRM. QTY.  LOC. CODE  P.O. PROC. TIME WKS.  TOTAL LEAD TIME WKS.  SAFETY FACTOR WKS.  WKS.  SAFETY FACTOR WKS.  ACCOUNTING  ACCOUNTING  ACCOUNTING  PURCH ASING  MATERIALS  CONTROL  FORP. SPECS. VSC (CPC. ) ER.	DATE DATE	MIN. SHIPMEN	IT RULES	1/2
SHIPPING TIME WKS. DAYS SRM. QTY.  LOC. CODE  P.O. PROC. TIME  WKS.  TOTAL LEAD TIME WKS.  SAFETY FACTOR  WKS.  WKS.  SAFETY FACTOR  WKS.  LOC. CODE  PURCHASING  MATERIALS  CONTROL  FORP. SPECS.  VSC (CPC PER.)	MFG. TIME			70
SHIPPING TIME WKS. DAYS SRM. QTY.  LOC. CODE  P.O. PROC. TIME  WKS.  TOTAL LEAD TIME WKS.  SAFETY FACTOR  WKS.  WKS.  SAFETY FACTOR  WKS.  LOC. CODE  PURCHASING  MATERIALS  CONTROL  FORP. SPECS.  VSC (CPC PER.)	ACCOUNTING	MATERIALS CONTROL TO CO	WPLETE	
P.O. PROC. TIME WKS.  TOTAL LEAD TIME WKS.  SAFETY FACTOR WKS.  WKS.  DAYS SRM. QTY.  LOC. CODE  PURCHASING  PURCHASING  MATERIALS CONTROL  FORT SPECS. VSC CPE ER.				BY DATE
P.O. PROC. TIME WKS.  TOTAL LEAD TIME WKS.  SAFETY FACTOR WKS.  ACCT. NO.  MATERIALS CONTROL  FORP. SPECS. VSC CPE ER.	SHIPPING TIME WES DAYS SOM OTY	1100 000	ACCOUNTING	SW Colaste
P.O. PROC. TIME WKS.  TOTAL LEAD TIME WKS.  SAFETY FACTOR WKS.  ACCT. NO.  MATERIALS CONTROL  FORP. SPECS.  VSC CPC PER.	WAS. DAYS SRM. QTY.	LOC. CODE	PURCHASING	Te Million
TOTAL LEAD TIME WKS. SAFETY FACTOR WKS. /3/O	P.O. PROC. TIME WKS.	ACCT. NO.	<u> </u>	pus 6,27/10
WKS. WKS. /3/O				
FYOTIC WETALS	TOTAL LEAD TIME WKS. SAFETY FACTOR WKS.	1310		
	EXOTIC (METALS)			CPC ER.
			ILMOUN'///	

JUN 3 7 to

	PACK		PURCHASI						<b>~</b> 1			-			AILY DWC	5. NO.)
REASON FO	R REVISED SPEC. DWG. ACHED MARK-UP		TATE IN REMARKS WH	Y ACTION TO BE TA		Y )			□ NO D			5[	1820		43	83
	Indicate <u>Kardex m</u> For complete revis	aster changes ion, check "ALI	below: Show in L" on left side (	nformation to and enter nev	be DELETED v information	on the	left right.	side a	nd info	rmati	on to be	ADD	ED on	the righ	t side.	
DELETE	TITLE					AC	)D 71	TLE	A-	182	20-43	83-	1 R	ev A		
	SCRIPTION					DE	SCRIPTIO	ON			<b>58-</b> 43					
			FTE	,					·			₹C	)			
		QE.									N	<del>)                                     </del>				
<b>▼</b>	ANUFACTURER				MFR. PART NO		NUFACT	IDED							MED	PÀRT NO.
<b>~</b>	ANOFACTORER				MITC PART NO		NOTACI	UKEK							Mrx.	PARI NO.
<b>▼</b>						<u> </u>	<del>.</del>	<u></u>	DIVIS	IONAL	ACTION REG	QUIRED V	VHEN APPI	ICABLE		
YES		AFFECTS STOCK	NO X	#	YES NO [5	PRC	ACTION DD. ENGI		APPROV	ED	REJECTED	),	BY		DAT	E
INSTRUC (DIVISION						MT	CHASIN L ENGR. DDUCT S.						Is De Su	) u/11	71	19/8. 15
		40	DISPOSITION	FAB. ASSY.	CLASS:	MFI	g. Specs Kote: See	SPECIA	LL DIVISION		STRUCTIONS		OF	Sey	8 / 8 PAT	/ E/2
		<b>√</b>	CORPOR	ATE MATER	IALS SPEC						<u>Y</u>		オト	J1		/ <u>/</u>
FINAL FORMAT DESCR	TITLE						AL JCTION DRATE)	S:			•		7-10-7	· · · · · · · · · · · · · · · · · · ·		
									1			i	:			
			· · · · · · · · · · · · · · · · · · ·						DIV	ISIONS	CONTACTED B	Y CMS (LC	OG ACTION	)		
										IVISION	IS REQUIRING	DOCUME	NTATION			
STATUS MANUFAC	CODE:	STANDARD NOTE CODE:		M	FR. PART NO.	APPRO			TION	] M	TL ENGR.		BY		DATE /	
			· · · · · · · · · · · · · · · · · · ·				וט ו		RATE CICTIONS	DATE	OB ENTRY		ES OMPLETE		NO [	]
9320-042	99 1/76					L			<u>.L</u>		L			1		

## HEWLETT-PACKARD CO.



NOTE:

This page provides a running history of changes for a multi-page drawing which cannot conveniently be re-issued completely after each change. When making a change, list for each page all before-and-after numbers (within reason; use judgement, and use "extensive" revision note if loss of past history is tolerable, or retype complete page) and associate with each a symbol made up of the change letter and a serial subscript to appear here and on the page involved (there enclosed in a circle, triangle, or other attention-getting outline)

actention getting outline).								
Ltr	REVISIONS			DATE	INITIALS			
A	as issued			8-12-85	Jar			
					·			
					·			
		·						
	·							
	·							
Model No. 98561B Stock No.								
Title	Design Specification							
Description		Date 7-23-85						
By Jon Rubinstein				Sheet No. 1 of 3				
Supersedes				Drawing NoA-1820-4383-1				



PAL16R8

PART NUMBER: 1820-4383 Rev A

PAL DESIGN SPEC
JON RUBINSTEIN 8/22/84

BUS ARBITRATION

HEWLETT PACKARD FORT COLLINS COLORADO

CLK /PURST NC1 /SBR /SBGACK /SHLT /BREQ /RMC /PAS GND

/OE /EBM /BG /ST1 /ST2 /ST3 /ST4 /BMINE NC3 VCC

ST1:=SBGACK\*SBR\*ST1\*/ST2\*ST3\*/ST4\*/PURST

- +/SBGACK\*/SBR\*/ST1\*/ST2\*ST3\*/ST4\*/PURST
- +/ST1\*/ST2\*/ST3\*ST4\*/PURST
- +/BREQ\*/ST1\*ST2\*ST3\*ST4 \*/PURST

ST2:=/ST1\*/ST2\*ST3\*ST4\*/PURST

- +/ST1\*ST2\*ST3\*/ST4\*/PURST
- +ST1\*/ST2\*/ST3\*ST4\*/PURST
- +/SBGACK\*SBR\*ST1\*/ST2\*ST3\*/ST4\*/PURST
- +/SBGACK\*SBR\*/ST1\*ST2\*/ST4\*/PURST
- +/BREQ\*/RMC\*SBR\*/ST1\*/ST2\*/ST3\*/ST4\*/PURST

ST3:=/ST1\*/ST3\*ST4\*/PURST

- +SBGACK\*/ST1\*ST2\*/ST3\*/PURST
- +SBGACK\*ST1\*/ST2\*ST3\*/ST4\*/PURST
- +SBGACK\*/SBR\*/ST2\*ST3\*/ST4\*/PURST
- +/SBR\*ST1\*/ST2\*ST3\*/ST4\*/PURST
- +/ST1\*/ST2\*ST4\*/PURST
- +/SBR\*/ST1\*ST2\*/ST3\*/PURST
- +/BREQ\*/RMC\*SBR\*/ST1\*/ST2\*/ST3\*/PURST

ST4: =SBGACK\*/ST1\*ST2\*/ST4\*/PURST

- +SBR\*/ST1\*ST3\*/ST4\*/PURST
- +/SBR\*/ST1\*ST2\*/ST4\*/PURST
- +/SBR\*ST1\*/ST2\*ST3\*/ST4\*/PURST
- +/BREQ\*/ST1\*ST2\*ST3\*/PURST
- +/BREQ\*/RMC\*SBR\*/ST1\*/ST2\*/ST4\*/PURST

BG:=/ST2\*/ST3\*ST4

- +/ST1\*ST2\*/ST3\*/ST4
- +ST1\*/ST2\*ST3\*/ST4

BMINE:=/SBR\*/ST1\*/ST2\*/ST3\*/ST4\*/SHLT

- +BREQ\*/ST1\*/ST2\*/ST3\*/ST4\*/SHLT
- +BREQ\*/ST1\*ST2\*ST3\*ST4\*/SHLT
- +RMC\*/ST1\*/ST2\*/ST3\*/ST4\*/SHLT

EBM: =/ST2\*/ST3\*ST4\*/PAS

- +/ST1\*/ST2\*ST4\*/PAS
- +/ST1\*ST3\*/ST4\*/PAS
- +/ST1\*ST2\*/ST3\*/PAS
- +/ST2\*ST3\*/ST4\*/PAS



FUNCTION TABLE

```
CLK /OE /PURST /PAS /SHLT /SBR /SBGACK /BREQ /RMC /BG /BMINE /EBM /ST1 /ST2 /ST3 /ST4
       S
       B /
   Ρ
           В
   U / S / G B /
           M / / / /
  /RPHSARR/IESSSS
  OSALBCEMBNBTTTT
 ETSTRKQCGEM1234
X
 HLLLXXXXZZZZZZZ
 LLLLHHHHXXXXHHHH
 LLLLHHHHHHHHHHH
  LHHLHHHHHHHHHH
 LHHLHHLLHHHHHH
 LHHLHHLLHHHHHH
 LHHLLHLLHHHHHHH
  LHHHHHHHLHHHHH
 LHHHHLLHLHHHHH
 LHHHLHLLHLHHHHH
 LHHHLHLHHLHHHH
 LHLHLHHLLHHLHH
 LHLHLLHHLHHHLL
 LHLHLLHHHHHLLH
 LHHHLLHHHHLHLHL
 LHLHLLHHHHHHLH
 LHLHLLHHHHHHL
C LHHHLLHHLHLLHLH
 LHHHHLHHLHLL
  LHHHLHHHHLHLLH
 LHHHHLHHHHLHLHL
 LHHHLLHHHLLHHLH
 LHHHLLHHHLLHHHL
 C L H H H L H H H L H L H L H H
 LHHHHLHHLHLL
  LHHHHLHHHLHLLH
 LHHHHLHHHHLHLHL
C L H H H H L H H H L H H L H
C L H H H H H H H H L L H H H
с гнининининини
```

			BER REQUEST	8	3152
ORIGINATOR Jon Rubinstein (CK)	PROJECT LEADER MI	DIV. DIV.	CORP. CORP. SPECS. MAT'L EN	G HP PAF	T NUMBER
40. 2678 DIV. EXT. 2678 DATE 6 24/85	8	Celt TURES.	120011	1	_
DATE 6 24 85 FOR DIVISIONS (KARDEX LOC.)  (58)	D	25 6/24	7/16	1820	-4354
SPECIAL INSTRUCTIONS OR REMARKS		Pilling	90177		
Manager of 11 has a charity of				est activa subsultitibili alian tika trajang tao'ny tayangkay ny pamayany ng ngangang ng ng ng ng ng ng ng ng	
Documentation		ter date <del>(5061-654</del> 6	5 <del>-11107)</del>		cat 025
ITEM: Programed 20R6A PAL	i i	rem:	IĊ	Digita	/
			<b>anne de l'anne de l'abble de</b> l'anne de l'ann		OF STANDING TO SEE BY THE SPECIAL PROPERTY OF STANDING ASSESSMENT
DESCRIP. ()	D	ESCRIP.			
A-1820-4384-1  A-5958-4365-1					
> 1 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5			TO CONTROL TO CONTROL AND A TOTAL AND A CONTROL AND A	de la companya de la	recording that the processing and the second second processing about the second
5-5958-4365-1		<u>.</u>	the section of the se	r aus vers i respecte se respecte se respectable se con l'est de con l'est de que se se s'est frais about historie	
		<u> </u>			
FOR DIVISION USE BSCRIPTION AS ENTE OR PER ATTACHED I		ರ			
OSA T SAT	<b>]</b>	面			
		<u> </u>	em en el manuel, francesca el estado en antido en antido de el mando de el manesta ser sua en en		a transportation of the section of t
K T T T T T T T T T T T T T T T T T T T		<u> </u>			
Yea		<u> </u>		ngiya mila ah say min na say san sa sa sa ma aa naga sa sa sa ma sa sa ma ah nay tan na sa say ka sa sa sa sa	
O S S S S S S S S S S S S S S S S S S S		8			
		karden 1900 salanda 1900 dibunus din 1900 din musukita din 1900 din 1900 ya 1900 din 1900 a masaki a masaki a			TO COLOR DE CONTROL PROPERTO DE CONTROL DE C
MANUFACTURER (DO NOT LIST DISTRIBUTORS) MFR. PART	10.	MANUFACTURE	īR.	МЕ	R. PART NO.
A MMI (M819PI) PAL ZORGAN	RC NS				
A PART (MARKED) THE CORUMN					
	B	end a PT MET Admin MET (ALL) a TABLE E. L. A. TABLE I L. A. ETT MET ALL TO TABLE I CONTROL COMPANY CANADA TO		a reproductive for the second contract and sec	e en
INSTRUMENT MODEL NO. QTY./MATERIAL LIST QTY./FAB. P	ART FAB. PA	ART-PART NO. / TIMES		OVER-ALL PURCH. P	TOTAL OF ART/INST.
$\begin{vmatrix} 3 \\ 98561B \end{vmatrix} \begin{vmatrix} 4 \\ 1 \end{vmatrix} $ 1	6 9	8561-665 <b>9</b> 9		7	-
QTY. ON HAND P.O. NUMBER/PRICE QTY. ON ORDER	P.O. NUMBER/	PRICE	ALLOCATION)	DTOTYPE PILOT RUN	P RO DU C TI ON
PREPLACEMENT-SPECIFY IF OTHER THAN 10%:  10 REPLACES PART NO. ON THIS INST. ONLY	ON ALL INST.	YES NO	CHANGE NO.	EFFECTIV	E ON RUN NO.
\ ESTIMATE MONTHLY USAGE \ \ INCOMING II	NSPECTQN'	(CONTACT BUYER)	[ \ TOOL!	NG CHARGE?	
11) IF NOT SHOWN IN SECTIONS 3-7	ио 🔀	IF YES, SUBMIT INSTRUCTIONS T INCOMING INSPE	O YES		F YES, COMPLETE ECTION 14
VENDOR AMOUNT DIV.	APPROVAL	ACCT. NO.	LOC. CODE	PAID FOR ON P.O	PROPERTY OF
2/				<u></u>	
	LS ENGINEER	RING TO COMPLE			
PRICE CARD REQUESTED REQUESTED REQUESTED		VENDOR	CORPORATE AC		PRICE (DIV. NO.)
A B OTHER		MIN. SHIPMEN	T RULES		1/0
MFG. TIME			T NOLLS		40
ACCOUNTING	MATERIALS	CONTROL TO COM	APLETE		
/ UNIT OF MEASURE		AB. STOCK LOC'N.	DEPARTME	NT B	Y DATE
SHIPPING TIME WKS. DAYS SEM. QTY.	ILOC.	CODE	ACCOUNTING	30	1) West
		215	PURCHASING		IN GUSIRS
P.O. PROC. TIME WKS.	ACCT.	NO.	MATERIALS		1-1/0-
TOTAL LEAD TIME SAFETY FACTOR		1016	CONTROL	,	
wks. wks.		1310	CORP EDECE T	VSC / CPC	ER. /
EXOTIC (METALS)			CORP. SPECS.		
			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	-4/1	

JUN 3 T 10 T

PACKARD PUKUNASED PAKI UNANG	E REQUEST 214328 -NP- PAKI NUMBER
IGINATOR Jon Rubinstein (CK ( EXT. 2678 DIVISIO	
ASGN FOR CHANGE: + CHECK APPROPRIATE BOXES AND STATE IN REMARKS WHY ACTION TO BE TAKEN IS NECESSAE	
Indicate <u>Kardex master changes below</u> : Show information to be DELETED For complete revision, check "ALL" on left side and enter new information	on the left side and information to be ADDED on the right side.
ELETE TITLE	ADD TITLE A-1820-4384-1 RevA
L DESCRIPTION	DESCRIPTION S-595 <b>%</b> -4365-1
<b>J</b>	A-595 <b>%</b> -4365-1
. ETE	
UELL	
MANUFACTURER MFR. PART NO	MANUFACTURER MFR. PART NO
FECTS OPEN P.O.'S: AFFECTS STOCK ON HAND: P.C.O. REQUIRED YES	DIVISIONAL ACTION REQUIRED WHEN APPLICABLE
FECTS OPEN P.O.'S:  AFFECTS STOCK ON HAND:  YES NO W # NO W NO W	PROD. ENGR. /
PECIAL	DIV. QA
ISTRUCTIONS:	PURCHASING V LS 7/24/8
	MTL ENGR. Michael Jan. 7/25
	MFG. SPECS SQ DEELSESS 7/
DISPOSITION FAB. ASSY. CLASS:	* NOTE: SEE SPECIAL DIVISIONAL INSTRUCTIONS
40	ER-DIV. PART, ACTION COMPLETE 80/172
CORPORATE MATERIALS SPEC	FICATIONS ACTION ONLY
DRMAT TITLE	INSTRUCTIONS: (CORPORATE)
DESCRIPTION	(Con onnie)
	DIVISIONS CONTACTED BY CMS (LOG ACTION)
	┞╼╀╼╀╼╀╼╀╼╀╼┼╼┼╼┼╼┼
	DIVISIONS REQUIRING DOCUMENTATION
1	<del>                                     </del>
PART STANDARD	
STATUS CODE: NOTE CODE:	ACTION BY DATE
	APPROVED   MTL ENGR. /
STATUS CODE: NOTE CODE:	APPROVED  REJECTED*   SEE SPECIAL CORPORATE CANCELLED* INSTRUCTIONS   MDB ENTRY YES NO
STATUS CODE: NOTE CODE: MFR. PART NO.	APPROVED MTL ENGR. / MTL ENGR. / COPPOSATE



NOTE:

This page provides a running history of changes for a multi-page drawing which cannot conveniently be re-issued completely after each change. When making a change, list for each page all before-and-after numbers (within reason; use judgement, and use "extensive" revision note if loss of past history is tolerable, or retype complete page) and associate with each a symbol made up of the change letter and a serial subscript to appear here and on the page involved (there enclosed in a circle, triangle, or other attention-getting outline).

	accention getting outline).					
Ltr	REVISIONS			I	DATE	INITIALS
A	as issued			8	-12-85	Lan
	as Issued					
					-	
		*******				
		-				
		· · · · · · · · · · · · · · · · · · ·				
lodel No.	98561B		Stock No.			
itle	Design Specification					
escription				Date	7-23-	-85
y	Jon Rubinstein	<del></del>	the transfer of the second	Sheet No.		of 5
upersedes				Drawing		20-4384-1



PAL20R6A

PART NUMBER: 1820-4384 Rev A

PAL DESIGN SPEC
JON RUBINSTEIN 5/29/84

CACHE CONTROL PAL

HEWLETT PACKARD FORT COLLINS COLORADO

CLK SIZO SIZ1 /CACY /PRCY /DRDY WR68 PAO PA1 IO /MAPON GND

/EN /CAOK /CACHE /PULSE /CB3WR /CB2WR /CB1WR /CB0WR /CKWR CI /CHIT VCC

IF ( VCC ) CACHE =/WR68\*CAOK\* MAPON

- +/WR68\*CAOK\*/MAPON\*/IO
- + WR68\*CAOK\* MAPON\*/SIZ0\*/SIZ1\*/PAO\*/PA1
- + WR68\*CAOK\*/MAPON\*/SIZ0\*/SIZ1\*/PAO\*/PA1\*/IO

CB3WR:=CACY\*DRDY\*/PULSE

- +PRCY\*WR68\*DRDY\*/PULSE\*CAOK\*CHIT\* MAPON\*/CI\* SIZ1\*PA1
- +PRCY\*WR68\*DRDY\*/PULSE\*CAOK\*CHIT\* MAPON\*/CI\*/SIZ1\*/SIZ0\*PA1
- +PRCY\*WR68\*DRDY\*/PULSE\*CAOK\*CHIT\* MAPON\*/CI\*/SIZ1\* SIZO\*PA1\*PA0
- +PRCY\*WR68\*DRDY\*/PULSE\*CAOK\*CHIT\*/MAPON\*/IO\* SIZ1\*PA1
- +PRCY\*WR68\*DRDY\*/PULSE\*CAOK\*CHIT\*/MAPON\*/IO\*/SIZ1\*/SIZO\*PA1
- +PRCY\*WR68\*DRDY\*/PULSE\*CAOK\*CHIT\*/MAPON\*/IO\*/SIZ1\* SIZO\*PA1\*PA0

CB2WR:=CACY\*DRDY\*/PULSE

- +PRCY\*WR68\*DRDY\*/PULSE\*CAOK\*CHIT\* MAPON\*/CI\*PA1\*/PA0
- +PRCY\*WR68\*DRDY\*/PULSE\*CAOK\*CHIT\*/MAPON\*/IO\*PA1\*/PAO

CB1WR:=CACY\*DRDY\*/PULSE

- +PRCY\*WR68\*DRDY\*/PULSE\*CAOK\*CHIT\* MAPON\*/CI\* SIZ1\*/PA1
- +PRCY\*WR68\*DRDY\*/PULSE\*CAOK\*CHIT\* MAPON\*/CI\*/SIZ1\*/SIZ0\*/PA1
- +PRCY\*WR68\*DRDY\*/PULSE\*CAOK\*CHIT\* MAPON\*/CI\*/SIZ1\* SIZO\*/PA1\*PAO
- +PRCY\*WR68\*DRDY\*/PULSE\*CAOK\*CHIT\*/MAPON\*/IO\* SIZ1\*/PA1
- +PRCY\*WR68\*DRDY\*/PULSE\*CAOK\*CHIT\*/MAPON\*/IO\*/SIZ1\*/SIZO\*/PA1
- +PRCY\*WR68\*DRDY\*/PULSE\*CAOK\*CHIT\*/MAPON\*/IO\*/SIZ1\* SIZO\*/PA1\*PAO

CBOWR:=CACY\*DRDY\*/PULSE

- +PRCY\*WR68\*DRDY\*/PULSE\*CAOK\*CHIT\* MAPON\*/CI\*/PA1\*/PA0
- +PRCY\*WR68\*DRDY\*/PULSE\*CAOK\*CHIT\*/MAPON\*/IO\*/PA1\*/PA0

CKWR :=CACY\*DRDY\*/PULSE

- +PRCY\*WR68\*DRDY\*/PULSE\*CAOK\*CHIT\* MAPON\*/CI
- +PRCY\*WR68\*DRDY\*/PULSE\*CAOK\*CHIT\*/MAPON\*/IO

PULSE:=CACY\*DRDY

+PRCY\*DRDY



#### FUNCTION TABLE

CLK /EN /CACY /PRCY WR68 /DRDY /CAOK /CHIT /MAPON CI IO SIZ1 SIZ0 PA1 PA0 /PULSE /CB3WR /CB2WR /CB1WR /CB0WR /CKWR /CACHE

```
//////
      / / M
                 PCCCC/C
   CPWDCCA
            SS
                 UBBBBCA
  / ARRRAHP
            IIPP L3210KC
;L ECC6DOIOCIZZAA SWWWWWH
K NYY8YKTNIO1010 ERRRRRE
                             COMMENTS
  ;CACY*DRDY*/PULSE (FIRST TERM OF EACH REGISTERED OUTPUT)
;AND CACHE TERMS 1 & 2 (/CACHE NOT REGISTERED)
  L L H L H L X H X L L L L H H H H H H L ; DATA NOT READY
  C
C
  C
  L L H H L L X L X L L L L L H H H H H L ; PULSE INHIBITS ALL OUTS
; OTHER TERMS OF REGISTERED OUTPUTS AND /CACHE TERMS 3 & 4
 /MAPON*/IO
C
  L H L H H L L H L L L L H H H H H H L ; PROC CYCLE DATA NOT READY
  L H L H L L L L L L L L H H L L L ; DATA READY
C
  LHLHHLLHLLLLLH HHHHHHH;
С
  LHLHLLLHLLLLH LHHLHLH; DRDY
C
  LHLHHLLHLLLLHL HHHHHHH;
C
  LHLHLLLHLLLLHL
                 L L L H H L H ; DRDY TOGGLES
C
  LHLHHLLHLLLLHH HHHHHH
C
  LHLHLLLHLLLHH LLHHHLH
  LHLHHLLHLLLHLL HHHHHHH
C
  LHLHLLLHLLLHLL
                 LHHHLLH
C
  LHLHHLLHLLHLH HHHHHH
C
  LHLHLLLHLLHLH LHHLHLH
C
  LHLHHLLHLLLHHL HHHHHH
  LHLHLLLHLLLHHL
C
                 LHLHHLH
  LHLHHLLHLLLHHH HHHHHHH
C
  LHLHLLLHLLLHHH LLHHHLH
C
  LHLHHLLHHLHLL
                 нннннн
C
  LHLHLLLHHLHLLL
                 LHHLLLH
C
  LHLHHLLHHLLH HHHHHH
C
  LHLHLLLHHLHLLH
                 LHHLHLH
C
  LHLHHLLHHLHL HHHHHH
  LHLHLLLHHLHLL LLLHHLH
  LHLHHLLHHLHH HHHHHH
  LHLHLLLHHLHH LLHHHLH
C
  LHLHHLLHHLL HHHHHH
C
  LHLHLLLHHLHLL
                 LHHLLLH
C
  LHLHHLLHHLH HHHHHHH
  LHLHLLLHHLHHLH LHHLHLH
C
  LHLHHLLHHLHHL HHHHHH
C
  LHLHLLLHHLHHL LLLHHLH
  LHLHHLLHHLHHHH HHHHHH
```

5



```
C
  LHLHLLLHHLHHHH LLHHHLH
 MAPON*/CI
C
  LHLHHLLLLLLLLL
                  HHHHHL
C
  LHLHLLLLLLLLLL
                  LHHLLLL
C
  LHLHHLLLLLLLLH
                  нннннн
C
  LHLHLLLLLLLLH
                  LHHLHLH
C
  LHLHHLLLLLLLLLL
                  ннннннн
C
  LHLHLLLLLLLLLLL
                  LLLHHLH
C
  LHLHHLLLLLLLHH
                  нннннн
C
  LHLHLLLLLLLLHH
                  LLHHHLH
C
                  нннннн
  LHLHHLLLLLLLLL
C
  LHLHLLLLLLLLLLL
                  LHHHLLH
C
  LHLHHLLLLLLHLH
                  нннннн
C
  LHLHLLLLLLLHLH
                  LHHLHLH
                  нннннн
C
  LHLHHLLLLLLHHL
C
  LHLHLLLLLLLHHL
                  LHLHHLH
C
                  нннннн
  LHLHHLLLLLLHHH
C
  LHLHLLLLLLLHHH
                  LLHHHLH
C
  LHLHHLLLLHHLLL
                  нннннн
C
  LHLHLLLLLHHLLL
                  LHHLLLH
C
  LHLHHLLLLHHLLH
                  нннннн
C
  LHLHLLLLLHHLLH
                  LHHLHLH
                  нннннн
C
  LHLHHLLLLHHLHL
C
                  LLLHHLH
  LHLHLLLLLHHLHL
C
  LHLHHLLLLHHLHH
                  нннннн
C
                  LLHHHLH
  LHLHLLLLHHLHH
C
  LHLHHLLLLHHHLL
                  нннннн
C
  LHLHLLLLHHHLL
                  LHHLLLH
                  нннннн
C
  LHLHHLLLLHHHLH
C
  LHLHLLLLHHHLH
                  LHHLHLH
C
  LHLHHLLLLHHHHL
                  нннннн
C
                  LLLHHLH
  LHLHLLLLLHHHHL
C
  LHLHHLLLLHHHHH
                  нннннн
C
  LHLHLLLLHHHHH
                  LLHHHLH
C
  LHLLHLLLLLHLH
                  HHHHHL
C
  LHLLLLHLLHLH
                  LHHHHHL
                  HHHHHL
C
  LHLLHLHLLLLHLH
C
  LHLLLLHHLLLHLH
                  LHHHHHL
C
  LHLLHHLLLLHLH
                  нннннн
C
  LHLLLHLLLLHLH
                  LHHHHHH
C
  LHLLHHHHLLLHLH
                  нннннн
C
  LHLLLHHHLLLHLH
                  LHHHHHH
C
  LHLHHLLHLLLHLH
                  нннннн
C
  LHLHLLLHLLLHLH
                  LHHLHLH
C
  LHLHHLHHLLLHLH
                  нннннн
C
  LHLHLLHHLLLHLH
                  LHHHHHH
C
  LHLHHLLLLLHLH
                  нннннн
C
  LHLHLHLLLLHLH
                  LHHHHHH
C
  LHLHHHHLLLHLH
                  нннннн
C
  LHLHLHHLLLLHLH
                  LHHHHHH
C
  LHHLHLLHLLHLH
                  HHHHHL
C
  LHHLLLLHLLLHLH
                  HHHHHL
C
  LHHLHLHLLLLHLH
                  ннннннь
  LHHLLLHHLLLHLH
                  ннннннь
```

5




LHHLHHLHLLLH HHHHHH C LHHLLHLLLLHLH нннннн C LHHLHHHLLLHLH нннннн C LHHLLHHHLLLHLH нннннн C LHHHLLLHLLLHLH нннннн C LHHHLLLHLLLHLH нннннн C LHHHLLHLLLHLH HHHHHH C LHLHHLHHLLLHLH HHHHHH LHHHHLHLLLHLH HHHHHH LHHHLHLHLLLHLH HHHHHH С LHHHHHHLLLHLH HHHHHH LHHHLHHHLLLHLH HHHHHH

DESCRIPTION

5 of 5



ASSEMBLY AND TEST FLOW CHART
09826-66562, FLOPPY CONTROL BOARD



┝	_						<del></del>					
					MODEL	9836A	CT# NO					
L					MODEL		STK NO				7.77	
. [						ASSEMBLY	AND TEST FLO	OW CH	ART			
						Jon Rubii	nstein	DATE	0ctober	2.	1981	
			のそん	10 20 01				1				
T.		U2 K MB 2 II C	APPROVED	DATE	APPD	<u>~/~</u>		SHEET N	0		OF [	
		State of the state	REVISIONS		SUPERSE	DES		DWG NO	A-098	26-6	6562-	1
78	130	)-006-1		l.		*						



#### TEST PROCEDURE

09826-66562, FLOPPY CONTROL BOARD

### I. PURPOSE:

This document establishes the method to be followed for verifying proper operation of the 09826-66562 Floppy Control Board.

## II. <u>TESTING REQUIRED</u>:

All assemblies are to be tested in accordance with HP Drawing ET 13323.

				MODEL 9836A	STK NO	
				TEST PROCEDURE	JOIN NO	
				<sub>BY</sub> Jon Rubinstein		DATE October 2, 1981
A	As Issue	APPROVED	10-20-81 DATE	- APPO DETUL		SHEET NO 1 OF 1
		REVISIONS		SUPERSEDES		DWG NO A-09826-66562-3



#### ASSEMBLY PROCEDURE

09826-66562, FLOPPY CONTROL BOARD

#### I. PURPOSE:

This document establishes a standard procedure for assembling the 09826-66562 P.C. assemblies.

#### II. AUTO INSERTION:

Auto-insert in accordance with auto-insert list.

#### III. HAND INSERTION:

Insert parts according to the following chart:

Part #	Quantity	<u>Description</u>	<u>Location</u>	
0140-0198 0160-2204 1853-0036 1854-0215 1855-0082 1990-0654 2100-3351 1251-4510	4 1 8 6 1 1 2	200pf Capacitor 100pf Capacitor 2N3906 Transistor 2N3904 Transistor JFET LED Variable Resistor 6 Pin Conn	C15-C18 C7 Q8-Q15 Q1-Q6 Q7 LED1 VR1, VR2	
1251-5615	į	34 Pin Conn	J4	
09826-61661	i	Floppy Ribbon		
		Cable Cable	J2	


#### NOTES:


- 1. Install LEDI with polarity markers toward the bottom of the board.
- 2. Install J3 with the connector pins toward the top of the board.


### IV. FINAL ASSEMBLY:


After wave soldering, clean up the board and inspect for solder shorts, broken or improperly soldered components, or any other defects. Make any necessary repairs. Install blue PC board extractor (4040-0754) in the top left corner and red PC board extractor (4040-0750) in the top right corner.


		REVISIONS	Mark the s	SUPERSEDES		DWG NO A-09826-66562-2	
LTR	PC NO:	APPROVED	DATE	APPD C		SHEET NO OF	
	Ac Techo		10-20-81		a Paya Sta		
	e de este de Santa de la companya			w Jon Rubinstein	sa Agas di sa	DATE October 2, 1981	
				ASSEMBLY PROCE	DURE		
7 2	Secretary of			MODEL 9836A	STK NO		
				00261			































## BUS CHARACTERISTICS

09826-66562-8, FLOPPY CONTROL BOARD

## I. DC LOADING SPECS.

<u>Pin</u>	Name	<u>Parts</u>		<u>Ioh</u>	<u>Iol</u>
2 12 39 41 42 45 46 50 51 52 53 54 55 56 57 59 60 63 64 87 88 90 91 92 93	10 MHz CSFLOP' RESET' IOW' IOR' BR/W' BAS' BA1 BA2 BA3 BA4 BA5 BA6 BA10 BA11 BA12 BA13 BA13 BD8 BD9 BD10 BD11 BD12 BD13 BD14 BD15	74LS04 74LS04, 74LS27, 74LS1 74LS174 74LS08, 74LS24, 74LS2 74LS08, 74LS244 74LS04, 74LS138 74LS04, 74LS138 74LS04, 74LS193 74LS138 74LS27, 74LS138 74LS27, 74LS10, 74LS1 74LS640, 74LS273	138 244 (2) 138	20 60 20 80 40 20 40 40 40 20 20 20 20 20 20 20 20 20 40 40 40 40 40 40 40 40 40 40 40 40 40	0.4 1.2 0.4 1.2 0.8 0.8 0.8 0.4 0.4 0.4 0.4 0.4 0.4 0.6 0.6 0.6 0.6 0.6 0.6 0.6 0.6 0.6 0.6
				uA .	mA

				MODEL 9836	A STK NO	
				BUS CHARA	CTERISTICS	
				ву Jon Rub	instein	DATE October 2, 1981
A LTR	As Issue	APPROVED	10-20-81 DATE	APPO DO		SHEET NO 1 OF 5
		REVISIONS		SUPERSEDES		DWG NO A-09826-66562-8



### II. BUS DRIVING SPECS.

<u>Pin</u>	Name	<u>Parts</u>	<u>Ioh</u>	<u>Iol</u>
11	INT2'	74LS04	400	8.0
87	BD8	74LS640	3000	24.0
		74LS244	3000	24.0
88	BD9	74LS640	3000	24.0
		74LS244	3000	24.0
89	BD10	74LS640	3000	24.0
		74LS244	3000	24.0
90	BD11	74LS640	3000	24.0
		74LS244	3000	24.0
91	BD12	74LS640	3000	24.0
92	BD13	74LS640	3000	24.0
93	BD14	74LS640	3000	24.0
94	BD15	74LS640	3000	24.0
			uA	mΑ

	-	•		J	9836A					
П	•			MODEL	9030A	STK NO				أرسست
				<u></u>	BUS CHARAC	TERISTICS				
				By	Jon Rubins	tein	DATE	October	2, 1981	
A	As Issue	den L	10-20-81	\$				000000		
LTR	PC NO	APPROVED	DATE	APPO A	71h	<b>3</b> ″	SHEET NO	2	0F 5	
		REVISIONS		SUPERSEC	DES		DWG NO	A-09	326-66562-8	

7830-006-L



## III. SIGNALS NOT IN USE

<u>Pin</u>	Name	Comments
5 6 7 8 15 16 17 18 21 22 23 24 25 26 27 28 29 30 31 32 33 33 44 49 58 66 67 68 69 70 71 77 78 79 80 81 82 83 84 84 84 86 86 86 86 86 86 86 86 86 86 86 86 86	DMARO' DMACKO' DMACKI' DMACKI' DMARDY' INT3' INT6' INT5' BG1 BG2 BG2 BR' DONE' BGACK' SPARE1 SPARE2 SPARE3 ENDT' FC0 FC1 FC2 DTACK' BERR' BLDS' BUDS' HALT' BA9 BA14 BA15 BA16 BA17 BA18 BA19 BA20 BA21 BA22 BA23 BD0 BD1 BD2 BD3 BD1 BD2 BD3 BD4 BD5 BD6 BD7	Provision for future use of DMA  """  Provision for multi-drive controller  """  Provision for a bus controller  """  Enable data transfer acknowledge Provision for auto-vector  """  Data transfer acknowledge Bus error Buffered lower data strobe Buffered upper data strobe Buffered address #9  """  #14  """ #15  """ #18  """ #18  """ #19  """ #20  """ #21  """ #22  """ #23  Buffered data #0  """  """ #1  """ #2  """ #3  """ #4  """ #5  """ #6  """ #7

LIA	e e e e e e e e e e e e e e e e e e e	REVISIONS	A CATES	SUPERSE	nes		DWG NO A-09826-66562-8
	As Issue	APPROVED	DATE	APPO	The same		SHEET NO. 3 OF 5
	Ac Tague	K-5-A ()	10-20-81	ВУ	Jon Rubinstei	n	DATE October 2, 1981
				1	BUS CHARACTE	RISTICS	
				MODEL	9836A	STK NO	

7830-006-L



### IV. CAPACITIVE LOADING

<u>Pin</u>	Name	<u>Parts</u>	<u>Capacitance</u>
2 5 6 7 8 11 12 15 16 17 18 21 22 23 24 25 26 27 28 29 30 31 32 33 34 37 38 41 42 43 44 45 46 49	IOMHZ DMARO' DMARI' DMACKO' DMACKI' INT2' CSFLOP' DMARDY' INT3' INT6' INT5' BG1 BG3 BG2 BR' DONE' BGACK' SPARE1 SPARE2 SPARE3 ENDT' FC0 FC1 FC2 DTACK' RESET' BERR' IOW' IOR' BLDS' BUDS' BR/W' BAS HALT'	74LS04* 74LS04, 74LS27, 74LS138  74LS04 74LS04, 74LS08  74LS04, 74LS138 74LS04, 74LS138 74LS04, 74LS138	12.2 2.7 2.3 2.7 2.3 30.0 19.9 2.6 2.7 2.5 2.7 2.6 2.7 2.6 2.7 2.6 2.7 2.6 2.7 2.6 2.7 2.6 2.7 2.6 2.7 2.6 2.7 2.6 2.7 2.6 2.7 2.6 2.7 2.6 2.7 2.7 2.6 2.7 2.7 2.6 2.7 2.7 2.6 2.7 2.7 2.6 2.7 2.7 2.6 2.7 2.7 2.7 2.7 2.7 2.7 2.7 2.7 2.7 2.7
50	BA1	74LS193, 74LS74	36.3

				MODEL 9836A	STK NO			
Н					CTERIZATIONS			
				By Jon Rubii	nstein o	ATE Octobe	er 2, 1981	
LTR	As Issue	APPROVED	10-20-81 DATE	-APPO DOTAL	s s	HEET NO	4 <sub>of</sub> 5	
		REVISIONS		SUPERSEDES	D	NVG NO A-09	9826-66562-8	



<u>Pin</u>	Name	<u>Parts</u>	Capacitance
51 52 53 54 55 56 57	BA2 BA3 BA4 BA5 BA6 BA7 BA8 BA9	74LS193, 74LS74 74LS193 74LS193 74LS193 74LS193 74LS193 74LS193	35.7 24.2 19.1 28.4 23.8 28.0 21.4 2.3
59	BA10	74LS133	26.3
60	BA11	74LS138	23.9
63 64 65	BA12 BA13 BA14	74LS27, 74LS138 74LS27, 74LS138, 74LS10	33.7 79.7 2.4
66	BA15		2.4
67	BA16		2.4
68	BA17		2.4
69	BA18		2.4
70	BA19		2.4
71	BA20		2.4
72 73	BA21 BA22		2.4 2.4 2.4
74	BA23		2.4
77	BD0		2.4
73	BD1		2.4
79 30	BD2 BD3		2.4
81	BD4		2.4
82	BD5		2.4
83	BD6		2.4
84	BD7	74LS640, 74LS273, 74LS24	2.4
37	BD8		4* 56.4
83	BD9	74LS640, 74LS273, 74LS24	4* 58.4
89	BD10	74LS640, 74LS273, 74LS24	
90	BD11	74LS640, 74LS273, 74LS24	
91	BD12	74LS640, 74LS273	46.8
92	BD13	74LS640, 74LS273	44.8
93	BD14	74LS640, 74LS273	44.8
94	BD15	74LS640, 74LS273	42.3

\*Output connected to bus.

				MODEL	9836A	STK NO		
					BUS CHARACTE	RIZATIONS	\$	
				RY	Jon Rubinste	in	DATE October 2,	1981
A L'IR	As Tssuer	APPROVED	10-20-81 DATE	APPO C	A L		SHEET NO. 5	or 5
		REVISIONS		SUPERSEDES			DWG NO A-09826-0	66562-8



NOTE:

This page provides a running history of changes for a multi-page drawing which cannot conveniently be re-issued completely after each change. When making a change, list for each page all before-and-after numbers (within reason; use judgement, and use "extensive" revision note if loss of past history is tolerable, or retype complete page) and associate with each a symbol made up of the change letter and a serial subscript to appear here and on the page involved (there enclosed in a circle, triangle, or other aftention-getting outline)

	accention-getting outline).				
Ltr	REVISIONS			DATE	INITIALS
Α	AS ISSUED			10-20-81	DAL
					,
	·				
	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1			, i	
Model No. 9	836A	Stock No.			
Title	THEORY OF OPERATION				
Description			Date	10-20-81	
Ву			Sheet	: No. 1	of 33
Supersedes			Draw	ing No. A-098	326-66562-9
9320-3246 (6	5/75)		<u> </u>		



#### THEORY OF OPERATION

09826-66562-9 Floppy Control Board

#### I. INTRODUCTION

The floppy control board is designed to interface with up to two 5 1/4" double density dual sided drives to the 9826/36 bus. The drive has a 270K byte formatted capacity. The actual transfer rate is 16K bytes/sec with the default interleave and track to track stagger.

The standard diskette is formatted with 16 sectors per side, two physical sides per track, and thirty five tracks total. Each physical side of a track is called a track-side. There are therefore 70 physical track-sides.

Of the 70 track-sides actually available, 66 are used. The other four are spares, decided on at initialization. The total number of track-sides available to the user is constant at 66, and that information is recorded in the directory. In fact, up to four additional tracks will be formatted to aid in the seeking of the user available tracks. The last track formatted is always physical track 34. The numbering of logical records is cylinder mode addressing, proceding from side 0 to side 1 and then to the next track.

The board provides for all low level encoding and decoding activity to be done on the board. The seek and initialize operations require the use of the host processor's time. The board does have a single sector buffer allowing the mass storage operations to be interrupted by I/O activity or live keyboard.

#### II. SYSTEM BUS INTERFACE

#### **ADDRESSING**

The address space of the internal mini-floppy is defined as \$440000 to \$44FFFF. This space is decoded off the board to a single line select called chip select floppy (CSF'). The addresses of most of the locations on the board are multi-mapped. Only the address lines required are decoded. Two of the undecoded address lines (Al4,Al5) are used to

		REVISIONS		SUPERSEDES				A-09826-66		
LTR	PC NO	APPROVED	DATE	APPD	9/L/L		SHEET NO	2	<sub>0F</sub> 33	
	See Pg.1	for Revisio	n 10-20-81	BY	1011 1.10 gov 0, 0		DATE	OCCODE: 13	, 1501	
				<sub>BY</sub> F	Ron Rogers/J	R		October 13	1981	
					THEORY	OF OPERATI	ON			
·	-			MODEL	9836A	STK NO				



determine bus cycle length. Those bits are critical in the address, as shorter than the required cycles will cause errors because of improper timing.

The chip select is further subdivided on the board to address registers, on-board RAM, and the LSI Floppy Disc Controller (FDC). This job is done by decoder U42, gate U4, and gate U29. In addition gates U23 and U30 provide proper timing relationships by qualifying raw chip selects with other control signals.

U29 decodes the accesses to the FDC. This address space is further divided by address lines BA1 and BA2 to access each register. The internal registers are the command register (00), the track register (01), the sector register (10), and the data register(11).

U4 decodes the primary address of the on-board RAM. That address is further divided by address lines BA1-BA8 to address each of the 256 bytes in the RAM. U42 both decodes and divides the register selects to access the extended command registers (XCMD), the extended status register (XSTAT), and the special function clear extended status (CLRXSTAT).

It is important to remember that this board has its own internal bus. This bus transfers data to and from the floppy disc controller and the on board RAM. The bus usually is tied to the system bus by U31, a bidirectional buffer. At some times during command execution the internal bus is "broken off" of the system bus and carries transfers only between the FDC and the on- board RAM. These transfers are controlled by the state machine.

#### A summary of the valid addresses to the board follows:

	•		
\$445000	XCMD	write	6 25ns
\$445000	XSTS	read	625ns
\$445400	CLRX	write	625ns
\$44E000-	on board	read-write	lus
\$44E1FF	ram		
\$44C000	command reg	write	lus (in FDC)
\$44C002	track reg	read-write	lus ""
\$44C004	sector reg	read-write	lus ""
\$44C006	data reg	read-write	lus ""

				MODEL 9836	STK NO		
				THEOR	RY OF OPERATION		
				BY Ron Ro	gers/JR	DATE	October 13, 1981
LTR	See Pg. 1	for Revisio	n DATE	APPO DA		SHEET NO	3 OF 33
		REVISIONS		SUPERSEDES		DWG NO	A-09826-66562 <b>-9</b>



#### EXTENDED COMMAND

The extended command register (U25) is an 8 bit register which controls board function. The bit assignments are:

- 1) Drive active
- 1) Pre-comp high
- 2) Headl
- 3) Reset FDC '
- 4) Read/write'
- 5) Local
- 6) Address 0 (A0)
- 7) Address 1 (Al)

At power up the extended command register (XCMD) is cleared. This in turn will reset the FDC. The register is write only, and therefore a copy of the register contents must be maintained in system RAM in order to set and clear individual bits. A snort description of each bit's function follows.

The drive active bit will enable the floppy drive selected by bits 6&7. In single drive applications, that will always be drive 0. The immediate consequence is that the drive active LED will light on the front panel of the selected drive. The drive active bit is also an input to the motor-on circuit, and it will always start and hold the motor on.

The pre-comp high bit specifies that the higher level of pre-compensation will be used by any writes to the diskette. The bit is set for inner tracks where more pre-comp is required and it is cleared for outer tracks where little or no pre-comp is needed. The subject of write precompensation will be enlarged on later in section V.

The side select bit goes directly to the drive interface cable. It is used to specify the physical head to read and write on the selected drive. The selection is not latched by the drive.

Reset FDC' serves two purposes. First, it stretches the reset pulse at power up. The bit is cleared by system reset, and of course remains low until re-written by software. Secondly, it allows the resetting of the FDC chip independent of the other peripherals. This ability allows for the recovery from certain error conditions as part of re-try algorithms.

				MODEL 9836A	STK NO		
$\vdash$				THEORY (	OF OPERATION		
				Ron Roge	rs/JR	DATE October 13	, 1981
	See Pg.1	for Revisio	n	EXO (1		·	33
LTR	PC NO	APPROVED	DATE	APPD			
		REVISIONS		SUPERSEDES		DWG NO A-09826-	66562-9



The READ/WRITE' bit is used to configure the on-board state machine for transfers on the internal bus. If set, the state machine will transfer data from the FDC to the on-board RAM. If cleared, the transfers will be from the RAM to the FDC. In other words, the state of the READ/WRITE' bit must agree with the type of operation occurring to the diskette.

LOCAL is perhaps the most important XCMD bit. When true the internal bus is under local control. Accessing the RAM or FDC from the system bus is not allowed. The bus buffer is also prevented from taking data from, or placing data on the system bus.

Since the length of transfers is controlled by circuitry on the processor board (sync mode), any attempt to access these locations will appear to be successful. That is, no bus error will result. When the local bus is separated, during read or write operations to the FDC or RAM, read data will not be valid and the transfer of write data will not occur.

Local also passes the FDC and RAM signals to state machine control. WE' and RE' for the FDC, as well as WE' and CE' for the RAM are on a tri-state bus. If LOCAL is set the state machine drives those signals with U8. If LOCAL is not set the signals are driven from system control lines by half of U43. Local also selects the FDC continuously. Local mode does not disable the reading of XSTAT or the writing of XCMD.

The address 0 and address 1 lines are used for drive select. Since this board only controls up to two drives, address 1 line is not used. The address 0 line chooses drive 0 when it is cleared; and drive one when it is set.

#### EXTENDED STATUS REGISTER

The extended status register (1/2 U43) is a read only register which provides additional information about the condition of the FDC and drive not contained in the FDC status register. The bit assignments are as follows:

- 1) Data request
- 2) Media change
- 3) Margin error
- 4) Interrupt

				MODEL	9836A	STK NO		
					THEORY OF OF	PERATION		
	Coo Do 1	for Davios	_	ВУ	Ron Rogers/	JR	DATE October 13, 1981	1,
LTR	See Pg	for Revisio	DATE	APPD E	ALL		SHEET NO 5 OF 33	
		REVISIONS		SUPERSEDE	<b>is</b>		DWG NO A-09326-66562-9	



The data request bit is a copy of the data request output of the FDC. It is used during initialize operations. Together with interrupt it controls the flow of data into the FDC from the system bus during the time-critical initialize operation.

The media change is set each time the write protect switch goes from false to true. That will happen whenever the disc is fully removed from the drive. U21 and U27 monitor the write protect lines from the two drives. The bit is cleared by the CLRXSTAT special function address.

The margin error bit is set by a read data transition too close to a read clock edge. It is used while initializing the diskette to evaluate the media quality. The theory of that reduced margin check is described in section V. The bit is cleared by the CLRXSTAT special address.

The interrupt bit is a direct copy of the interrupt output to the bus from the FDC. During initialize operations the interrupts of the entire system are masked. The fast handshake mode of data transfer is used and this copy of the interrupt bit is used to signal command completion.

#### ON-BOARD RAM

The local RAM has a 256 byte structure. The board has provisions for the use of 2112 (256X8) or 2114 (1KX8) RAMs. This is allowed by two sets of pads in the same board area. If the 2114 RAM is used, only 1/4 of the part is addressable.

When the internal bus is in the remote mode, the state of each lower address line is loaded into U19 & U24 at the beginning of each RAM cycle. This is done through gate U30 which removes the load signal when address strobe goes high. The address is latched until it is changed by the next access to the local RAM.

When the bus is in the local mode, the state machine will increment the address of RAM after each transfer of data to the FDC. The starting address used in that process is the last address read to the outside bus. It is important to read the first address of the local RAM each time before passing control to the state machine.

The state machine is a shift register and a data

		REVISIONS		SUPERSEDES	DWG NO A-09826-66562-9
LTR	PC NO	APPROVED	DATE	APPO	SHEET NO 6 OF 33
	See Pg.1	for Revision	ar in the second		
				BY Ron Rogers/JR	DATE October 13, 1981
_				THEORY OF OPERAT	TION
				MODEL 9836A ST	TK NO



selector. Each time a data request is issued by the FDC a positive-going edge shifts through the shift register. When that edge reaches the last stage the output of U41 removes the high input to the shift register, since pins 1 and 2 are logically anded. A zero then shifts through, causing two strobes to be created. Both strobes go low at the same time. The output at U23 is low for 500ns. The output at U23 is low for 1 us. Those two strobes are used to generate all control signals. They are connected into the respective signals through selector U8. One half of the inputs of U15 are the write operation controls, and the other half control the read operations. The select input of U8 is the READ/WRITE signal previously described. The last thing that the state machine does is to increment the address counters (U19&U24) through U41.

				Τ ,	0261	T				
				MODEL 9	836A	STK NO		<del></del>	-	
					THEORY OF	OPERATION		·		
				By Ro	n Rogers/	JR	DATE	October 13	. 1931	
	See Pq.1	for Revisio	n		7 (	<u> </u>	DATE	* 7	·	
LTR	PC NO	APPROVED	DATE	APPD APPD			SHEET NO	<i>V I</i>	<sub>OF</sub> 33	·
		REVISIONS		SUPERSEDES			DWG NO	A-09326-66	5562-9	
830	)-006-L		:							



#### FLOPPY DISC CONTROLLER

Accesses to the floppy disc controller registers involve several parts. The timing relationships of the FDC are quite different than the usual 68000 cycle.

Ul4 consists of two latches for the register select inputs of the FDC. They latch data on a rising clock from U22. That occurs on the falling edge of buffered address strobe'. The latches are required to meet hold time specifications at the end of the cycle. Another job done by U14 is the selection of the data register for all local transfers. The set inputs bring the outputs to a 1-1 state whenever LOCAL is true.

Gate U29 decodes the FDC chip select. Those two parts serve to hold FDC chip select on whenever LOCAL is true, and to stretch the select during reads. In a read U29 sees both CSFDC and REFDC low and holds CSFDC low through U29 until REFDC is removed.

A summary of the FDC commands available follows;

(n=0 head load, h=1 head unload) 0H Restore 1H Seek Step (same direction last stepped) 2H Step and update 3H 4H Step in 5H Step in and update Step out 6H 7 H Step out and update Read single sector, logical side 0 82 Read single sector, logical side 1 8A write single sector, logical side 0 A 2 Write single sector, logical side 1 AA Read address CO Read track E O

Force interupt (X=Interupt mask)

				-						
				MODEL 9	0336A	STK NO				
				TH	IEORY OF OPE	RATION				V
	Soo Pa T	for Revisio	1	ву Ко	n Rogers/JR		DATE O	ctober	13, 1981	
LTR	PC NO	APPROVED	DATE	APPD T	Ful		SHEET NO		8 of 33	
		REVISIONS		SUPERSEDES			DWG NO	<b>4-</b> 09826	-66562-9	

7830-006-L

FX



The FDC status word returned is a function of the last command issued to the controller. A summary of status words follows:

Bit	All Type l Commands	Read Address	Read Sector
s7 s6	Not Ready Write Protect	Not Ready	Not Ready 0
S 5	Head loaded	o ·	Record Type
S 4	Seek Error	RNF	RNF
<b>S</b> 3	CRC Error	CRC Error	CRC Error
S2	Track 0	Lost Data	Lost Data
Sl	Index	DRQ	DRQ
<b>S</b> 0	Busy	Busy	Busy
Bit	Read	Write	Write
	Track	Sector	Sector
s7	Not Ready	Not Ready	Not Ready
<b>S6</b>	0	0	Write protect
S 5	0	Write Fault	Write Fault
S4	0	RNF	0
S 3	0	CRC Error	<b>0</b>
S2	Lost Data	Lost Data	Lost Data
Sl	DRQ	DRQ	DRQ
S 0	Busy	Busy	Busy

#### MISCELLANEOUS

Gate U23 and U30 generate BUSEN. BUSEN turns on the bus buffer whenever the local RAM or the FDC are addressed. The exception is when LOCAL is high, in which case the access is disallowed. The direction control is taken from R/W through U41.

Whenever control is passed from the external control lines to the state machine, the signals involved are momentarily not driven by either. In order to assure that no glitches occur the lines REFDC, WEFDC, RERAM, and CERAM all have resistor pull-ups.

A 10 MHz clock is provided to the board from the mother board. The clock is buffered by U41 immediately, to cut down

		-	MODEL 9836A STK NO	
			THEORY OF OPERATION	
			<sub>sy</sub> Ron Rogers/JR	DATE October 13, 1931
	See Pg.1 for Revision			
TR	PC NO APPROVED	DATE	APPO APPO	SHEET NO 79 OF 33
	REVISIONS		SUPERSEDES	DWG NO A-09826-66562-9



capacitance and also to improve EMI. The clock is used in the write pre-compensation of data directly. The clock is divided to 2 MHz by U26 for use in the state machine. It is also divided to 1 MHz for the FDC clock.

#### III. FLOPPY DISC INTERFACE

#### GENERAL

The connection between this board and the mini-floppy drives it controls is through a 34 conductor ribbon cable. The description of the signal levels is available in the ANSI standard #X3T9/846, "AMERICAN NATIONAL STANDARD FOR THE INTERFACE BETWEEN FLEXIBLE DISC CARTRIDGE DRIVES AND THEIR HOST CONTROLLERS".

There are several special circuits on the drive interface side of the FDC. They manage motor control, wait for the drive to reach operating speed, and buffer signals to and from the drive. The highly specialized read and write circuits are described in sections V and VI.

#### READY

The ready circuitry detects index pulses from the drive selected. The pulses are inputs to a one shot with a time constant of 250ms. The input pulses are 200ms apart whenever the motor is at proper speed. The leading edge of the index pulse is used as the one shot trigger. As long as the motor is on, and a diskette is inserted, ready should be constant true. That is because the one shot timing period is longer than the pulse spacing. Each drive interface has its own ready circuit. This prevents a wait period after drive select is changed.

#### UP-TO-SPEED

An extension to the ready function is the up-to-speed output from shift register Ul. After the motor is on, each index pulse clocks the shift register. The input is tied high, and after 3 clocks a "l" appears at the output. That signal is applied to head load timing (HLT) of the floppy disc controller. The result is that whenever a high level command, such as read sector or write sector is executed, the operation can not begin until three index pulses after motor on. The shift register is cleared whenever the motor is off.

				MODEL	9836A	STK NO			
					THEORY OF OPER	RATION			
	See Pa.1	for revisio	n	ВУ	Ron Rogers/JR	0	DATE O	ctober 13, 19	
LTR	PC NO	APPROVED	DATE	APPO	CO/LUX	s	SHEET NO	10 <sub>of</sub> 33	
783	REVISIONS '830-006-L				DES	lo	owg no A-	-09826-66562-	9






FIG.1 MOTOR TIMING

MOTOR-ON

Motor-on control is provided by U45 and U17. The function of the gates is to hold the motor on after a command for three seconds. Gate U45 ands the signals head load (HLD) from the FDC and ready. The output of gate U45 is HOLD, a signal that holds the motor on.

HLD is a signal intended to be used in drives with a head load solenoid. It is asserted by any high level command and remains on until 15 index pulses after command completion. If the diskette is removed from the drive, or the door is opened, ready will disappear and hold will change to false. If this gate was not there the motor would stay on forever, since HLD will remain for 15 index pulses, and no index pulses occur with no disc.

Gate U17 allows either the XCMD bit or the HOLD signal to keep the motor on. Normally the XCMD select bit is high during all low level software driver activity. The function of hold is to allow for control to pass back to high level

L							
				MODEL	9836A	STK NO	
$\vdash$					THEORY OF C	PERATION	
				BY	Ron Rogers/	'.1R	DATE October 13, 1981
	See Pq.1	for Revisio	<u> </u>	-		<u> </u>	
LTR	PC NO	APPROVED	DATE	APPO 🔨	2/4		SHEET NO 11 OF 33
	REVISIONS		SUPERSEDE	ES		DWG NO A-09826-66562-9	



software and return to the driver without incurring the 600ms wait to come to speed.

### DRIVE SELECT

Address 0 comes from the XCMD register, U34 inverts the signal A0 generating A0'. These signals control all of the multiplexers and demultiplexers. U32 generates SEL0 and SEL1 control signals for the drives. U44 and U47 are the multiplexers for all the signals coming from the drives. This also includes the ready signal and the media change bit which are generated on the controller. The signals output to the drive WG and STP are gated by U49 and qualified by A0 and A0'. The other output signals do not require gating.

#### **MISCELLANEOUS**

The only other interface logic not in the serial data streams is the write gate protection. Gate U45 ands the write gate signal from the FDC with reset so that write gate is never asserted at power on.

The remaining packages in the interface area are buffers and receivers. U9 buffers the outputs of the FDC so that they are not required to drive the standard TTL bus drivers (U33, U39 & U40). The floppy bus drivers are open collector gates that are terminated by 150 ohm pull-ups on the floppy drive electronics board. U35 and U38 are Schmitt trigger packages which receive the drive signals.

		STK NO	10DEL 9836A	MOD			
		OF OPERATION	THEORY O				
981	October 13, 1981	S/JR DATE	y Ron Rogers	ВУ			
	10 22		000		for Revision	See Pg.1	
33	12 of 33	SHEET N	APPD POINT	DATE	APPROVED	PC NO	TR
6562-9	A-09826-66562-9	DWG NO	UPERSEDES	Supe	REVISIONS		
_	12 <sub>of</sub> 3 A-09826-66	SHEET N		DATE APPE	APPROVED		LTR




### IV. PHYSICAL FORMAT

## MODIFIED FREQUENCY MODULATION ENCODING

The best place to start a description of MFM is with frequency modulation (FM) encoding. As the name implies the data is distinguished to be a one or zero by the frequency of the data pulses. The system starts with a clock signal of 125 KHz. Each 8 uS a pulse occurs that defines the cell If the data is all zeroes that is all there is. boundaries.

Whenever a one occurs in the bit pattern an extra pulse is added to the "data" cell, half way between the clocks. That pulse doubles the frequency. The decoding of FM data is easy since a simple one-shot circuit can see the extra pulse as a one.

In review FM has clock cells and data cells each 4us long. Every clock cell has a transition in it. Any bit that is a one will have a transition in the data cell.




F16.2 FM DATA

				MODEL	9336A	STK NO			
					THEORY OF OPERA	ATION			
				ВУ	Ron Rogers/JR		DATE	October 13, 1981	
	See Pg.1	for Revisio	)	7				13 <sub>of</sub> 33	
LTR	PC NO	APPROVED	DATE	APPO	9/22		SHEET NO	OF	
	0-006-1	REVISIONS		SUPERSE	DES		DWG NO	A-09826-66562-9	



MFM data is based on a series of clock pulses 4 us apart. If there are no ones, that is all there is. If a one occurs, things are a little more complex. Not only is a pulse written between the two clocks, but the clock pulse for the bit is not written. In addition the clock cell for the following bit must be empty. That will naturally occur if the next bit is a one, but if the next bit is a zero, nothing is written in either cell.

That nelps keep the transition density low, but the data is now phase modulated instead of frequency modulated. There are now identical bit streams possible with two entirely different interpretations depending on the phase they start in in. Almost any practical method of decoding MFM data is going to involve the use of a phase lock loop.





## CORPORATION STANDARD PHYSICAL FORMAT

Most of the divisions using mini-floppys have all agreed to a single physical format. The purpose of the standard is to guarantee that there are no impediments to the interchange of data built into the media initialization.

The format of the disc is 33 logical cylinders (0-32), each having two sides (0-1), and each side having 16 sectors (0-15). The corporate standard defines exactly what bytes are written on each track.

Number of bytes	нех	Value	Description
85		4E	Post Index Gap
<del></del> 16		4E	Sector
1		00	Sync Field
12		Al (note 1)	-
1		FE	ID Address Mark
ī		XX	Cylinder Number
1		XX	Side
× 1		XX	Sector Number
<u> </u>		01	Block Length
<u> </u>		XX	CRC
		4E	ID Gap
22		00	Sync Field
3		•	Data Address Mark
1		FB	
256		XX	Data
2		XX	CRC
28		4E	Sector Postamble
155 (note	2)	4E	Pre-index Gap

- notes: 1 The Al pattern in this field is missing a clock transition between bits 4 and 5.
  - 2 Minimum pre-index gap based on 3.6% motor speed variation, write 4E until index pulse.

The CRC mentioned above is a 16 bit cyclic redundency check. The polynomial is  $G(X) = X^16+X^12+X^5+1$ . The register is initialized to ones and includes all information starting with the address mark and up to the CRC bytes.

		· .		J.,,,,,,		
				MODEL 9836A	STK NO	
	·			THEORY O	F OPERATION	
				BY Ron Roge	rs/JR	DATE October 13, 1931
	See Pa.1 f	for Revision	) <u> </u>			
LTR	PC NO	APPROVED	DATE	APPO -	<u> </u>	SHEET NO 15 OF 33
		REVISIONS		SUPERSEDES		DWG NO A-09826-66562-9
7830	0-006-L	REVISIONS		SUPERSEDES		DWG NO A-U9826-66562-9



#### V. WRITE PRECOMPENSATION NETWORK

The purpose of write precompensation is to change the outgoing bit data stream in such a way as to improve the integrity of the signal that returns during reads. The reason that this is possible has to do with the way in which the transitions interact on the media. Each pulse that the FDC sends to the drive causes a flux reversal on the media. By looking at the resulting magnetization pattern of two adjacent transitions, it is obvious that they interact. In many cases the interaction of several flux reversals has no net effect. In other cases, a pattern of reversals will always shift the pulse a predictable direction.

The magnitude of this shift is a product of many variables. The biggest variable is the physical spacing between the pulses on the media. The closer together the pulses, the more interaction. This means that transitions on the outer tracks are not effected as much as those on the inner track, since the bit densities are higher on the inner tracks.

The circuit on this board is capable of multi-level pre-comp. It uses a 10MHz clock to shift the bit stream, and can therefore make 100ns changes in the bit positions. The decision about whether to shift early or late comes from an algorithm inside the FDC.


As each pulse comes out write data (pin 31 of the FDC), the information of early and late is latched by U36. Package U46 synchronizes the data with clock edges and creates a pulse of lus duration. The pulse shifts through shift register U50. The output tap of the shift register used is selected by U47, under control of the early and late signals and also the pre-comp level select.

Suppose pre-comp level select is high, then for normal (neither early nor late) bits the middle tap is selected. All such normal bits are delayed 200ns (referenced to output #1). If early is true, the no-delay output is selected, and if late is true 400ns delay is selected. If the pre-comp level select is low, the data is always taken from the 100ns delay tap and there is no pre-comp.

The purpose of two pre-compensation levels is to maximize the margin with wich the data is written. Levels are not specified in the corporate standard. Each division

TR	PC NO	APPROVED REVISIONS	DATE	APPO TO / LA	SHEET NO	16 <sub>of</sub> 33 A-09826-66562-9
	See Pa.1	for Revisio	<u>h</u>		UATE	
				Ron Rogers/	JR DATE C	October 13, 1981
	,			THEORY OF OP	PERATION	,
_				MODEL 9836A	STK NO	







has determined the amount and selectability of pre-comp. It should not cause interchange problems, since any pre-comp on the inner tracks should be better then none. The reading drive has no way to distinguish the amount of pre-comp used.

#### V. READ RECOVERY

Read recovery is the biggest challenge of any magnetic storage device. The read recovery circuit can be divided into two major blocks. The most important part is the phase lock loop. It is responsible for generating the read clock signal (RCLK) that the FDC uses to recognize cell boundaries. The second part is the loop management circuit, responsible for controlling the locking and unlocking of the phase lock loop.

#### PHASE LOCK LOOP

### 1) Block diagram

The block diagram of the phase lock loop is shown below. The voltage controlled oscillator (VCO) is Ul2, Ql-4, Q8, Q9, CR2, CR3, and a few resistors. The sampling section is Q5, Q6, Q10-14, and CR5. The filter is C6, C7, and R22. The frequency clamper is Q7, Q15, and CR1. The phase clamp is R42 and Ul3.




FIG. 6 PHASE LOCK LOOP

				MODEL 9836A	STK NO		
				THEORY OF	OPERATION		
	S B 1			By Ron Rogers/J	R I	October 13, 1981	
LTR	See Pg. 1	for Revisio	n Date	APPO POPUL		SHEET NO 18 OF 33	
	70.40	REVISIONS	UNIE	SUPERSEDES		DWG NO A-09826-66562-9	



### 2) Voltage controlled oscillator


The VCO is a triangle wave generator normally at 500 KHz. The voltage on the base of Q3 is converted to a current by darlington Q3-Q4 and resistors R23 and VR2. The voltage across R23 and VR2 is two base emitter drops lower than the input voltage. The current through the resistors is directly proportional to the control voltage. That current also flows through the collector of the darlington. It is the control current supplying a current mirror made up of Q1, Q2, Q8, Q9, and resistors R43 and R44.

The comparator U12 can be in one of two states. differential outputs can have pin 9 high and pin 11 low or vice-versa. The outputs are buffered by open collector inverters in Ul3. The two outputs connected to transistors are limited by the resistor bias networks (R18-21) to 1.1 volt excursions. The output of U13f is used to generate a square wave at the positive input of the comparator. high level voltage of the square wave occurs when Ul3f's output is high and the voltage rises to CR3's zener voltage. When the output of U13f is low the square wave is at the low voltage of CR2's zener plus about .2 volts. In both cases the zeners are biased by R38.

If the triangle voltage is increasing, the voltage on the base of Q2 is higher then the voltage on the base of Q1. That will result in Q2 being on and Q1 being cut-off. the control current flows through 09 and 02 causing a voltage drop across R43 equal to the product of the control current and the resistance. The voltage on the base of Q9 is just one diode drop lower then the voltage across R43. That same voltage is on the base of Q8. The emitter of Q8 matches the voltage on the emitter of Q9, and therefore R44 has the same voltage across it as R43. Since R43 and R44 are the same value and share the same voltage, the control current is mirrored in Q8. With Q1 cut-off all of the current in Q8 flows into C21. That constant current causes a linear ramping of C21's voltage.

The voltage on C21 will continue until the comparator sees that it has reached the upper limit. That limit is set by the voltage of zener CR3. When the comparator changes states the base of Q1 is above the voltage on the base of Q2. In that mode Q1 is on and Q2 is cut-off. With Q2 cut-off no current flows through Q9, R43, R44 or Q8. The full control current flows through Ol. This time it is

		REVISIONS		SUPERSEDES	DWG NO A-09826-66562-9
LTR	PC NO	APPROVED	DATE	APPO CONTRACTOR OF THE PROPERTY OF THE PROPERT	SHEET NO 19 OF 33
	See Pg.1	for Revision	1	Noti Rogers/JR	DATE October 13, 1981
				BY Ron Rogers/JR	Oataban 12 1001
	·			THEORY OF OPERATION	
				MODEL 9836A STK NO	0





supplied by C21, and the voltage there is a linearly decreasing ramp.

Once again the comparator is responsible for sensing the limit. With the comparator in this state pin 9 is high and the output of open collector Ul3f is low. The voltage on the comparator input is now set by zener CR2 whose voltage is lower then CR3. When the voltage reaches this lower limit the whole process begins again.

Each time the comparator changes the triangle from increasing to decreasing slope U2b is clocked. Its output is read clock (RCLK). RCLK changes states at each triangle peak. The frequency of RCLK is one half of the VCO frequency or nominally 250 KHz.

If the voltage is increased on the base of Q3 the currents are higher, and the slope of the voltage on C21 is steeper. An increase in voltage at Q3's base leads to an increase in frequency. A decrease in voltage will cause a corresponding decrease in frequency.

### 3) Sampling section

The second part of the PLL is the sampling section. The triangle is buffered by darlington Q10 and Q11 so that the sampling activity will not disturb the VCO. CR5 and Q14 convert the triangle wave to a triangle current available at the the collector of Q14. This begins with the voltage on CR5. It is biased by R48. The voltage on the emitter of Q14 is .7 volts above that voltage. The upper end of R47 is the triangle voltage and the lower end is fixed at about three volts. A triangle wave current results.

Most of the time that current flows to ground through sampling gate U13c. Whenever sample goes high, the current flows into a second current mirror. CR4 is a biasing diode that assists in the turn off of the current at the end of the sample interval.

The current mirror made up of Q12, Q13, Q5, and Q6 uses the sampling current to either pump up or pump down the filter voltage to track the data.

If sample occurs while the triangle is ramping down the pulse is early. The frequency should be increased, so the filter voltage is increased by directing the sampling current

r 13, 1981
10, 1301
21 of 33
26-66562-9
_


. 25 .



into the filter through Q12. The other three transistors in the mirror are cut-off.

If the pulse is late, the frequency of the VCO is high. The filter voltage is decreased by mirroring the sampling current out of the filter. The mirror has Q13, Q5, and Q6 on. R28 and R29 reflect equal current as in the other mirror. This decreases the filter voltage, and in turn the VCO frequency.

The further from the triangle trough the pulse occurs, the higher the sampled triangle current, and the more correction. The result is that the sampling pulses cause the VCO to change frequency in such a way as to center the triangle troughs on the sampling pulses. Once they are centered, small changes in the data stream frequency are tracked.





### 4) Filter

The filter is made up of C6, C7, and R22. The purpose of the filter is to slowly ajust the VCO control input in response to sampling pulses. The filter is required to average out bit shift variations and to mask some of the noise impulses. The measure of the quality of the filter is in the trade off between acquisition range and margin.

Acquisition range for the present filter design is nearly plus or minus 20% of the nominal data stream frequency. The margin performance of the PLL has been traded off slightly in favor of lock range, but it still compares favorably with all other designs tested.

### 5) Frequency clamp

Whenever the phase lock loop is not tracking data, it returns to a free run state. The job of bringing the frequency to the free run value is done by the frequency clamp. The circuit involves CR1, Q7, Q15, R49, R26, and R27.

On a high level output from Ul3a, Q15 is cutoff. This means that no current flows through R26. The voltages of the gate and source of FET Q7 are equal. In that mode, the depletion mode FET connects the filter (C6) to the zener voltage on CR1. The voltage on CR1 is 5.6 volts above -12. That voltage appears across the filter, and in turn is the control voltage of the VCO.


If the output of Ul3a is low, R49 has slighty more then 4 volts across it. The emitter current in Q15 is about 4ma. The collector voltage at Q15 will be near ground with only 2ma through R26. This means Q15 is saturated. The gate to source voltage of Q7 is then greater than 6 volts, and pinch off occurs.

The resistance of VR2 is adjusted with the circuit in the free run mode to yeild a VCO output frequency of 500 KHz. Then when the phase lock loop is ready to acquire lock, it always starts from that free run frequency.

#### 6) Phase Clamp

Another feature of this phase lock loop is the phase clamp ability. Phase clamping is used to put the VCO output at a given point in its cycle. In this design, the triangle

				MODEL 9836A	STK NO	
				THEORY OF OPE	RATION	
-	See Pg.1	for Revision		BY Ron Rogers/JR	DATE Octobe	13, 1981
IR	PC NO	APPROVED	DATE	APPO DO	SHEET NO	23: of 33
330		REVISIONS		SUPERSEDES	DWG NO A-0982	26-66562-9






wave is held at its minimum voltage until released. As discussed before that point in the cycle is where the read data pulses are to be locked to. By releasing on the first read data pulse from phase clamp, the phase lock loop has the advantage of only having to correct for frequency differences.

The benefit of phase clamp is that the probability of acquiring lock is improved. The speed at which the lockup occurs is also improved. This is because without phase clamp both phase and frequency must be brought in lock. That is diffucult enough to do that in the extreme case locking to narmonics of the actual data stream is possible.

The circuit element used to phase clamp is R42. When the output of U13b goes low, current flows out of the filter and into R42. No matter what state the comparator was in, eventually the voltage on C21 will go slightly below the lower trip point. At that time the comparator will always be mirroring current into C21. That current will flow through R42 seting up the clamp voltage. That is an equilibrium condition that will exist until phase clamp is released.






### 7) Margin output

Another section of hardware in the analog section creates the signal margin. The purpose of margin is to define an area of the read clock signals within which no transitions should fall. This signal is in no way related to the actual reading of the data stream by the FDC. Instead the signal is used by the host processor during initialize operations to check media quality.

The elements involved are VR1, R16, R17, and U7. The triangle wave from the VCO is fed into the positive input of U7 A voltage is set up on the negative input by adjusting VR2. The voltage is adjusted slightly below the triangle wave peak. For a small time before and after the peak, margin is true.

The margin output is anded with the "locked" signal by gate U45c. The margin pulses are then applied to the combination of U17b and U21a. Each time a read data pulse occurs after "locked" is true the margin line is sampled. If the edge of read data falls in the range too close to a RCLK edge U21a will clock high and U17b will latch it. The circuit is only cleared by RG going low at the end of the header or sector.

If the output of U21a is high during a sector that we are actually reading, then the next DRQ output of the FDC will clock margin error latch U27b to true. The output of margin error is available through the extended command register. It can only cleared by the reading of the CLRXTS special address.



L							
				MODEL	9336A	STK NO	
$\vdash$					THEORY OF OPER	RATION	
				BY	Ron Rogers/JR		DATE October 13, 1981
	See Pg.1	forRevision	·				
LTR	PC NO	APPROVED	DATE	APPD	DIN		SHEET NO. 1 24 26 OF 33
		REVISIONS		SUPERS	EDES	·	DWG NO A-09326-66562-9



#### LOOP MANAGEMENT

Now that the functions of the analog section have been described it should be obvious that some of the control signals needed to lock and unlock are going to be complex. The loop management section provides all of these signals, and also creates the read data sent to the FDC. The sections involved are the delay line, the (sync field) discriminator, the lockup controller, and the phase clamper.

### 1) Delay line

The delay line is made up of L1-4, C1-4, U10, U4a, U6d, and U18a. The read data pulses are applied to U18a directly from the drive interface. HLT is anded with the pulses so that only valid read data is fed to the delay line. The lus wide pulses go through the three sections of the delay line.


The first section of the delay line is a delay of 80ns. The output of the first section (Ul0) is the start signal for processed read data. The second section is another 80ns delay. The output of the second section (Ul0) is used to end sample. The final section delays another 160ns. The final output (Ul0) stops processed read data.

Gate U4a creates the sample signal. Sample is a 160ns wide pulse starting with the raw read data edge propagates to U18a and ends when the edge appears at U10. The sample pulses are also gated with "track".

Gate U6d creates the 240ns read data pulses sent to the FDC. They are started with the output of U10, and are centered in the sampling pulses just described. When the raw data edge reaches the processed read data pulse is terminated.

Some other signals are taken from the delay line to be used by other sections of the circuit. The line leaving UlOa is a bit clock for the discriminator. A tap at UlOb is delayed read data for the margin error detector. Here the delay is to make up for comparator (U7) response time.

2005



-160ns




### 2) Discriminator

The discriminator has the task of finding sync fields for the phase lock loop to lock to. Every section of read data that can be independently read is preceded by a sync field. It is the part of the data stream that is intended for lock up. The discriminator is half of U5, U18b, and U18d. It will pulse when not in a sync field, and stop pulsing in a sync feild.

U5 pin 1 is connected to a 2 MHz clock. The clear for U5a (pin 2) is connected to processed read data inverted by U35f. In between read data pulses the counter will count up. If the counter reaches a count of ten, a pulse will appear at U18d's output with clock high. The clock qualifier is required since the counters are ripple counters and false outputs would occur otherwise.

If the read pulses are more than 5us apart, an output pulse is possible. Since the clock is asynchronous with respect to read data there is variability in the operation depending on the phase relationship of the signals. If the pulses are 5.5us apart an output pulse is guaranteed. This means that in areas with only 4us spaced pulses the counter is always cleared before a count of 10 is reached. The output of the discriminator is used to clear out the lock up controller whenever a non sync-field spacing occurs in the data stream.

The shift register U28 delays the discriminator output for four read data transitions before it is applied to the counters in the loop manager. This is done because the RG (read gate) output of the FDC can be delayed 16uS after the FDC finds the last byte of zeros. Without this register delay, there is a possibility of improper operation if a read address command is given to close to the end of a sync field.





### 3) Lock up controller

7830-006-L

The lock up controller is responsible for the generation of the track and locked signals. It responds to the inputs from the data stream, the discriminator and the read gate (RG) from the FDC. The track signal switches the analog section between its free run and tracking mode. The locked signal informs the margin error circuit of when the phase lock loop is locked to the data stream.

The components in the circuit are U5b, U6a-b, U10f, and U11. RG from the FDC informs the circuit that the read data stream has been recognized by the FDC to be a sync field, and that the controller is now looking at the read data. RG is inverted by U6a and gated in U6b with the discriminator pulses so that whenever RG is asserted the discriminator is ignored.

The output pulses from U6b thus qualified are used to clear out the lock up controller. The first part of the controller is U5b. It counts read data transitions and its output clocks U11 once each two bytes. A count of 16 transitions will always translate to two bytes in a sync field since there is exactly one transition per bit.

Ull is a shift register with the inputs tied high. For each two bytes of a sync field, the register shifts one position. When four bytes of sync have been counted pin 4 (output 2) goes high. This is the signal "track", telling the phase lock loop to start tracking data. Lock is also used to gate the sample pulses through gate U4a, so its appearance also starts sampling activity. If the operation of lockup is completed and RG is asserted, pin 13 (output 8) will signal "locked" to the margin error circuit.

LTR	PC NO	APPROVED REVISIONS	DATE				7	6-66562-9
		forRevision		APPD C	7 ml		SHEET NO	29 <sub>OF</sub> 33
	0 0 1			ву	Ron Rogers/	JR	DATE October	13, 1981
					THEORY OF O	PERATION	4	
				MODEL	9836A	STK NO		
								19 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	RG					2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		
	LOCKED							
	TRACK							
	2 3478	\$						
	CLRB		SY/	WC FIELD		-		



### 4) Phase clamp

The process of phase clamp was described in the analog section. The VCO is stopped and held until the next data transition in order to start the PLL in phase with the data. U2a and U18c are the parts involved in that activity. U2a is cleared whenever not locked. When the signal track comes true it appears on the input of U2a and at gate U18c. The output of gate U18c goes low and phase clamps the triangle wave. The next transition clocks U2a removing the Q´ output from U18c. This releases the triangle wave and the phase lock loop is free to track the data.

#### 5) Miscellaneous

There are a few parts in this area of the schematic not yet described. They are related to read recovery and yet are not strongly related to any of the above sections.

U35c and U17c provide for the use of the VFOE' output of the FDC. That output is provided for use with certain phase lock loops. It allows for tracking of data through gaps which is useful in executing read track commands. Because of the high gain bandwidth of the phase lock loop on this board, its exclusive use was ruled out. If VFOE is required for some service operation, the VFOE' test point can be jumpered to the LOCK test pin.

			***	MODEL 9836A	STK NO
				THEORY OF O	PERATION
	See Po 7	for Revision		BY Ron Rogers/	JR October 13, 1981
LTR	PC NO	APPROVED	DATE	APPD ONL	SHEET NO 30 OF 33
	2 000 1	REVISIONS		SUPERSEDES	DWG NO A-09826-66562-9



#### TEST POINT SUMMARY

The test points provided on this board are to assist in the checking of the operation of both the floppy control board and the drive. With the exception of LOCK, all test points are outputs. The drive capacity of all test points is one low power schottky load, do not exceed that without careful consideration.

LOCK

The LOCK test point is an input to the phase lock loop lock up controller. When low, it forces lock up (or prevents unlock) of the phase lock loop. It is used in conjunction with the VFOE test point to allow full track read operations. In that case, a jumper between the two test points enables enables this feature. With the jumper installed, normal board operation will continue. Some degradation in long term transfer rate will occur due to harmonic locking.

**VFOE** 

The VFOE test point is an unbuffered connection to the VFOE output of the FDC chip. This pin should be used with extreme caution since a direct connection to the chip makes it susceptible to static discharge. The output may be useful in determining if the FDC is deriving data from the read data stream. In general, the RG pin on the FDC is more useful.

TRIGGER

This pin is for use in signature analysis. Addressed at \$445800 this pin can be used for start/stop.

DRO

The data request test point is a buffered output of the FDC signal. If data requests are issued, data is being transferred on the internal bus. This means that the FDC is finding valid record headers for the sector it is attempting to read. Transfer of the data on the internal bus will occur even if a CRC error is found, since the error will not be realized until the end of the sector.

				MODEL	9836A	STK NO	
	·			THEORY OF OPERATION			
$\dashv$	See Pa. T	for Revisio	n	ВУ	Ron Rogers	/JR	DATE October 13, 1981
LJR	PC NO.	APPROVED	DATE	APPD	and h		SHEET NO 31 OF 33
	REVISIONS			SUPERSEDE	<u>S</u>		DWG NO A-09826-66562-9



T P

The index pulse test point is useful in checking for index pulses from the drive. If the moter is on, media is installed, and the door is closed, index pulses should occur every 200 msecs. The index pulse rate can be used to check motor speed. That is an adjustment on the drive servo board.

RDY

Ready is the output of the ready one-shot. It indicates that the motor is on and index pulses are coming from the drive. It should be either high or low, never pulsing. If pulsing, a problem occurs with the one-shot or the motor speed is grossly out of adjustment.

WG

This test point is a buffered copy of the write gate signal from the FDC. This signal should be high when a write occurs to the drive.

RDATA

Read data is a complex signal that can check some of the drive function. If observed on a lus per div scale, it should have pulses spaced at 4, 6, and 8 us. The pulses will have a lot of jitter, this is normal. This test point is useful for higher level testing of the floppy controller board, and therefore is available at the test connector J3.

2MHZ

This test point is the 2 Mhz clock which drives the board. It is divided down from the 10Mhz input from the system. This test point is primarily to check if the clock exists on the board and as a clock for signature analysis.

TRIANGLE

Triangle is an intermediate signal in the generation of the read clock. It should be a triangle wave with two equal sloped portions. If unequal or curved and distorted sections are seen, there is trouble in the voltage controlled oscillator.

				MODEL 9836A STK NO	
	·			THEORY OF OPERATION	М
				By Ron Rogers/JR	DATE October 13, 1981
		forRevision		-APPD POTAL	SHEET NO 32 OF 33
LTR	PC NO APPROVED DATE  REVISIONS		SUPERSEDES	DWG NO A-09826-66562-9	



FILTER

Filter is the input to the VCO. The filter voltage is actually between -12 and the filter test point. So if measured to ground, you should remember the more negative the voltage the lower the VCO frequency. The voltage should be roughly -6.4 volts when the phase lock loop is tracking data and nearly that at all other times.

MARGIN

MARGIN is the output of the margin generating circuit. It should be adjusted to 200 nsecs when the phase lock loop is in the free run mode. It is also available at the test connector J3.

RCLK

Read clock is the output of the VCO section. It should be adjusted to 250Khz when the phase lock loop is in the free run mode. It is also available at the test connector J3.

WDATA

WDATA is the write data signal to the drive after pre-comp. It will show the proper operation of the pre-comp circuitry. This should be observed on the lus per div sweep. The pulses will be spaced at precise 4, 6, and 8us intervals with subgroups of pulses at the pre-comp level around the large groups.

STEP

This testpoint is a buffered duplicate of the control signal STEP. When the drive is told to restore, seek, or any other command that requires the head to move in or out, pulses will be seen at this point. They should be 6 msecs apart for all operations but restore where they will be 20 msecs apart.

				MODEL	9836A	STK NO	
					THEORY OF OPERATION		
				ВУ	Ron Rogers	/JR	DATE October 13, 1981
LTR	See Pg.1	for Revision APPROVED	DATE	APPO C	JANA -		SHEET NO 33 OF 33
		REVISIONS		SUPERSEDES			DWG NO A-09826-66562-9