COMPANY PRIVATE

```
OMEGAOMEGAOMEGAO
                  MEGAOMEGAOMEGAOMEGAOM
               AOMEGAOMEGAOMEGAOMEGAOMEGAO
             GAOMEGAOMEGAOMEGAOMEGAOMEGAOMEG
            GAOMEGAOMEGAOMEGAOMEGAOMEGAOMEGAO
           GAOMEGAOMEGAOMEGAOMEGAOMEGAOMEGAOME
          GAOMEGAOMEGAOME
                                      OMEGAOMEGAOMEGA
          AOMEGAOMEGAO
                                         AOMEGAOMEGAO
         AOMEGAOMEGA
                                            GAOMEGAOME
         OMEGAOMEG
                                             OMEGAOMEG
        OMEGAOMEG
                                              EGAOMEGAO
        MEGAOMEG
                                               AOMEGAOM
        EGAOMEG
                                                MEGAOME
        GAOMEGA
                                                EGAOMEG
        AOMEGA
                         INSTRUCTION SET
                                                 AOMEGA
         MEGAO
                       BREADBOARD MODEL
                                                 OMEGA
         EGAOM
                                                 MEGAO
         GAOME
                        AUGUST 11, 1969
                                                 EGAOM
          OMEGA
                                                EGAOM
                        UPDATED
           EGAO
                                                GAOM
           GAOME
                                               GAOME
            OMEG
                                               AOME
             EGAO
                                              AOME
             GAOM
                                              OMEG
              OMEG
                                             OMEG
               EGAO
                                            OMEG
                AOME
                                           OMEG
                OMEG
                                           MEGA
                 EGAO
                                          MEGA
M
                  AOM
                                          EGA
                                                              E
 GAO
                   MEG
                                         EGA
                                                           OME
  OMEGA
                   EGA
                                         GAO
                                                        GAOME
  MEGAOMEGA
                    MOA
                                        GAO
                                                    OMEGAOMEG
   GAOMEGAOMEG
                                                 GAOMEGAOMEG
                     MEG
                                      GAO
    OMEGAOMEGAOMEG
                      GAO
                                      GAO
                                             OMEGAOMEGAOMEG
    MEGAOMEGAOMEGAOME
                                    GAOMEGAOMEGAOMEGA
    EGAOMEGAOMEGAOMEGA
                                   GAOMEGAOMEGAOMEGAO
```

Copy #41

SECTION I

FORMATS AND DESCRIPTIONS

- 1. INSTRUCTION FORMATS AND ADDRESSING TYPES
- 2. REGISTERS
- 3. ADDRESS SPACE
- 4. DATA FORMATS
- 5. STACK MARKER WORD FORMATS
- 6. PROGRAM LABEL FORMAT
- 7. DATA LABEL FORMATS
- 8. TABLES
- 9. EXTERNAL DIRECTORY
- 10. PROGRAM SEGMENT TABLE (PST)
- 11. DATA SEGMENT TABLE (DST)
- 12. INDIRECT ADDRESSING AND ARRAY REFERENCES
- 13. I/O PROGRAMMING
- 14. I/O DEVICE STATUS TABLE
- 15. INTERRUPT TABLE
- 16. INTERRUPT PROCESSING
- 17. TRAP PROCESSING
- 18. BUS FORMATS
- 19. CONDITION CODE PATTERNS
- 20. MODES OF OPERATION

INSTRUCTION FORMATS AND ADDRESSING TYPES

I = INDIRECT BIT

OP = OPERATION CODE (0-127)

R = REGISTER REFERENCE (FIRST OPERAND)

X = REGISTER REFERENCE (INDEX REGISTER)

A = ADDRESS FIELD

MEMORY ADDRESS (M) COMPUTATION:

THE MEMORY ADDRESS SPECIFIED IN AN INSTRUCTION CONSISTS OF 3 PARTS: THE A FIELD, I FIELD, AND X FIELD. IN GENERAL, THE A FIELD SPECIFIES A DIRECT ADDRESS, THE I FIELD (1 BIT) INDICATES INDIRECT ADDRESSING, AND THE X FIELD INDICATES AN INDEX REGISTER WHOSE VALUE IS TO BE ADDED. THE DEFINITION OF THE A FIELD IS AS FOLLOWS:

TYPE	CODING	DIRECT ADDRESS	RANGE
DB+	A[14-15]=00	DB+A[16-31]	[DB+DB+65535]
IMMEDIATE	A[14-15]=01	(SEE EXPLANATION ON	NEXT PAGE)
PB+	A[14-15]=10	PB+A[18-31]	[PB,PB+16383]
R	A[14-17]=1100	A[29-31]	[R0-R7]
DST/PST	A(14-17)=1101	A[20-31]	[0,4095]
Q+	A[14-18]=11100	Q+A[19-31]	(Q,Q+81811
Q-	A[14-18]=11101	Q-2+12+A[19-31]	[Q-1,Q-8192]
S+	A[14-18]=11110	S+A[19-31]	[S•S+8191]
S=	A[14-18]=11111	S-2+12+A[19-31]	[S-1,S-8192]
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		and the second s

NOTE: WHEN DST/PST - TYPE ADDRESSING IS USED, BRANCH AND CALL INSTRUCTIONS INDEX INTO THE PST, AND ALL OTHER INSTRUCTIONS INDEX INTO THE DST.

IF I=0 AND X#0, THE CONTENT OF X IS ADDED TO THE ADDRESS TO PRODUCE A FINAL ADDRESS. IN DOUBLEWORD INSTRUCTIONS (X) IS DOUBLED BEFORE BEING ADDED, AND IN THE BYTE INSTRUCTIONS LDB AND STB IT IS QUARTERED.

IN CERTAIN INSTRUCTIONS, IF R-TYPE ADDRESSING IS USED AND I=0, THE EFFECTIVE ADDRESS IS GIVEN BY THE CONTENT OF REGISTER R, WHICH MUST BE A PROGRAM OR DATA LABEL (TO BE DESCRIBED BELOW). THESE INSTRUCTIONS ARE:

C 714711/		•		
LDB	BRE	BRNN	PPDS [PCAL
STB	BRP	BRZ	LAR	ECAL
BCC	BRN	BRNZ	LBAR	SIO
BRO	BRNP	PSDS	LAS	

MEANING OF IMMEDIATE FIELD:

IF THE INSTRUCTION USES FULL-WORD OPERANDS, THE I BIT OF THE INSTRUCTION IS PLACED IN BITS 0-15 OF THE OPERAND, AND BITS 16-31 OF THE INSTRUCTION BECOME BITS 16-31 OF THE OPERAND. THE RANGE OF OPERANDS IS [-65536,+65535].

FOR DOUBLEWORD INSTRUCTIONS, THE I BIT OF THE INSTRUCTION IS PLACED IN THE ENTIRE FIRST WORD AND BITS 0-15 OF THE SECOND WORD OF THE OPERAND, AND BITS 16-31 OF THE INSTRUCTION BECOME BITS 16-31 OF THE SECOND WORD OF THE OPERAND. THE RANGE OF OPERANDS IS [-65536,+65535].

FOR THE LDB INSTRUCTION, BITS 24-31 OF THE INSTRUCTION FORM THE OPERAND.

FOR FLOATING POINT INSTRUCTIONS (INCLUDING DOUBLE PRECISION), THE I BIT OF THE INSTRUCTION BECOMES BIT 0 OF THE OPERAND, AND BITS 16-31 OF THE INSTRUCTION BECOME BITS 1-16 OF THE OPERAND. BITS 17-31 OF THE OPERAND, AND THE ENTIRE SECOND WORD (IF ANY), ARE SET TO ZEROS. THE RANGE OF OPERANDS IS APPROXIMATELY [2+(-256),2+256] AND [-2+(-256),-2+256].

FOR INSTRUCTIONS FOR WHICH AN IMMEDIATE OPERAND IS NOT MEANINGFUL, SUCH AS STOR, A TRAP RESULTS.

2. REGISTERS

***	***	• • • • • • • • • • • • • • • • • • • •	***
& 1	R0 , NO 1	INDEXING	*
***	***	****	***
#	R1,	Xl	#
****	***	****	***
#	R2,	X2	#
***	***	***	***
4	R3,	ΧЗ	#
****	****	***	***
4	R4•	X4	#
****	***	****	***
4	R5•	χ5	*
*****	***	****	***
4	R6,	Х6	*
***	****	***	***
#	R7•	X7	*
*******	****	*****	***

THE EIGHT GENERAL-PURPOSE 32-BIT REGISTERS MAY BE USED AS OPERANDS OR AS INDEX REGISTERS. IF INDEX REGISTER 0 IS SPECIFIED, NO INDEXING OCCURS.

- PB: PROGRAM BASE REGISTER; 20 BITS
 CONTAINS THE ABSOLUTE ADDRESS OF THE FIRST LOCATION
 OF THE CODE SEGMENT BEING EXECUTED.
- DB: DATA BASE REGISTER; 20 BITS
 CONTAINS THE ABSOLUTE ADDRESS OF THE FIRST LOCATION
 (BOTTOM) OF THE STACK.
 - S: STACK POINTER REGISTER; 20 BITS
 CONTAINS THE ABSOLUTE ADDRESS OF THE
 LAST USED CORE LOCATION OF THE STACK (TOP OF THE STACK).
 - Q: STACK MARKER POINTER; 20 BITS
 CONTAINS THE ABSOLUTE ADDRESS OF THE CURRENT STACK
 MARKER BEING USED WITHIN THE STACK.
 - Z: STACK LIMIT POINTER; 20 BITS
 CONTAINS THE ABSOLUTE ADDRESS OF THE LAST WORD OF
 MEMORY AVAILABLE TO THE STACK.
 - P: PROGRAM COUNTER; 20 BITS
 CONTAINS THE ABSOLUTE ADDRESS OF THE INSTRUCTION
 BEING EXECUTED.

DST: DATA'SEGMENT TABLE REGISTER; 20 BITS
CONTAINS THE ABSOLUTE ADDRESS OF THE FIRST WORD OF THE
DATA SEGMENT TABLE.

DSL: DATA SEGMENT LENGTH REGISTER; 12 BITS CONTAINS THE LENGTH OF THE DATA SEGMENT TABLE.

STA: STATUS REGISTER; 32 BITS INCLUDES:

XNO (8 BIT EXTERNAL NO.)
SNO (10 BIT SEGMENT NO.)
CC (3 BIT CONDITION CODE)
PM (PRIVILEGED MODE BIT)
ID (INTERRUPT DISABLE BIT)
TD (TRACE DISABLE BIT)
MOD (4 BIT MODULE NO.)

3. ADDRESS SPACE

(HIGHER ADDRESSES ARE DOWNWARD IN THE FIGURE)

PROGRAM AREA

**************************************	4	PB	POSSIBLE TYPES OF ADDRESSING
8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8			PB+
\$ \$			
6 # # # # # # # # # # # # # # # # # # #		,	
**************************************	4	P	
4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4			P8+
* * * * * * * * * * * * * * * * * * *			
4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4			
**			,

DATA AREA

***	***	****	4 DB			
#						
#		**************************************		DB+•	Q-,	S -
#		the state of the s				
#		4				
*	4	•				
#		49				
***	***	****	4 Q			
4	*	*				
4		and the state of t		DB+•	Q+,	S -
#		#				
#	•	4				
***	***	***	4 5			
#		*				
\$		*		DB+,	Q+,	5+
*	* 1	*				
4		⇔				
#		*		P. 1		
#		4				
***	***	***	5 Z			

```
FIXED POINT FORMAT: 32 BIT, TWO'S COMPLEMENT
   ***
   #5#
   ***********
      (FOR DOUBLE-WORD FIXED POINT FORMAT, 32 MAGNITUDE BITS
       ARE ADDED ON THE RIGHT.)
LOGICAL FORMAT, 32 BIT POSITIVE INTEGER
     ************
     **********
FLOATING POINT FORMATS, SIGN + MAGNITUDE REPRESENTATION
 SINGLE PRECISION
   ***********
           #
   #S#
   **********
    0,1----9,10-----31
     S = FRACTION SIGN BIT (0 FOR POSITIVE, 1 FOR NEGATIVE)
      E = EXPONENT+256 (RANGE 0 TO 511)
```

F = FRACTION (RANGE 0 TO (2+22) - 1)

S = FRACTION SIGN BIT (0 FOR POSITIVE, 1 FOR NEGATIVE)

E = EXPONENT+256 (RANGE 0 TO 511)

FM = FRACTION MOST SIGNIFICANT (RANGE 0 TO (2+22)-1)

FL = FRACTION LEAST SIGNIFICANT (RANGE 0 TO (2+32)-1)

NOTE: IN SIGN + MAGNITUDE REPRESENTATION, THE FRACTION IS ALWAYS POSITIVE WITH THE S BIT CONTAINING THE SIGN OF THE NUMBER. THE BINARY POINT IS ASSUMED TO THE LEFT OF BIT 10 WITH AN IMPLIED LEADING 1 TO THE LEFT OF THE BINARY POINT. THUS ALL FLOATING POINT NUMBERS ARE STORED IN NORMALIZED FORM, BUT NO BIT IS WASTED ON THE LEADING 1, MAKING ALL FRACTION BITS SIGNIFICANT. THE EXCEPTIONS ARE THAT 0 IS A WORD CONTAINING ALL 0'S, AND A ONE IN THE SIGN POSITION WITH THE REMAINDER OF THE WORD CONTAINING ZEROS IS AN UNDEFINED RESULT. THEREFORE:

SINGLE PRECISION

```
DECIMAL VALUE = (-1)+S + 2+(E-256) + (1+F+2+(-22))
DECIMAL VALUE = 0 WHEN S = E = F = 0
```

DOUBLE PRECISION

```
DECIMAL VALUE = (-1)+S + 2+(E-256) + (1+FM+2+(-22)+FL+2+(-54))
DECIMAL VALUE = 0 WHEN S = E = FM = FL = 0
```

CASES WHICH MAY CAUSE CONFUSION

5. STACK MARKER WORD FORMATS

FIRST STACK MARKER WORD

EXT: EXTERNAL INDEX OF CALLER

PSTSEG: PST SEGMENT INDEX OF CALLER

OFFSET: RETURN ADDRESS RELATIVE TO PSTSEG

SECOND STACK MARKER WORD

P: PRIVILEGED MODE FLIP-FLOP SETTING OF CALLER

I: INTERRUPT DISABLE FLIP-FLOP SETTING OF CALLER

CC: CONDITION CODE SETTING OF CALLER

QDECR: VALUE TO BE SUBTRACTED FROM Q REGISTER TO OBTAIN Q VALUE OF CALLER

6. PROGRAM LABEL FORMAT

A PROGRAM LABEL IS USED WHENEVER AN INDIRECT PROGRAM REFERENCE IS NEEDED.

SEG: PST INDEX OF CALLED SEGMENT RELATIVE TO CURRENT PST INDEX, MODULO 1024

OFFSET: ADDRESS RELATIVE TO BASE OF CALLED SEGMENT

7. DATA LABEL FORMATS

ORDINARY DATA LABEL

THIS LABEL IS USED FOR INDIRECT ADDRESSING AND FOR ACCESSING ARRAY ELEMENTS. IF SEG IS NONZERO, IT AUTOMATICALLY TRIGGERS A PROCESS WHEREBY THE INDEX REGISTER SPECIFIED IN THE INSTRUCTION, AND SUCCESSIVE REGISTERS, ARE USED TO INDEX ALONG THE DIMENSIONS OF THE ARRAY.

I: INDIRECT BIT. IF I=0, LABEL POINTS DIRECTLY TO AN OPERAND; IF I=1, LABEL POINTS TO ANOTHER LABEL. (NOTE: WHEN MULTI-LEVEL INDIRECT ADDRESSING IS USED, NO MEMBER OF THE CHAIN OF INDIRECT DATA LABELS MAY BE AN ELEMENT OF AN ARRAY OF MORE THAN ONE DIMENSION.)

SEG: THE ADDRESS OF AN ARRAY DESCRIPTION BLOCK, RELATIVE TO THE BEGINNING OF THE DST.

OFFSET: A VALUE USED TO INDEX ALONG THE FIRST DIMENSION OF THE ARRAY, IN ADDITION TO THE INDEX REGISTER.

EXTERNAL CALL DATA LABEL

THIS LABEL IS USED TO CONVERT A NORMAL DATA REFERENCE TO AN EXTERNAL CALL (ECAL) TO THE DESIGNATED SEGMENT.

EXT: EXT INDEX OF CALLED SEGMENT

SEG: PST SEGMENT NUMBER OF CALLED SEGMENT

PROCEDURE CALL DATA LABEL

THIS LABEL IS USED TO CONVERT A NORMAL DATA REFERENCE TO A PROCEDURE CALL (PCAL) TO THE DESIGNATED SEGMENT WITHIN THE CURRENT PST.

SEG: PST INDEX OF CALLED SEGMENT RELATIVE TO CURRENT PST INDEX, MODULO 1024

OFFSET: ADDRESS RELATIVE TO BASE OF CALLED SEGMENT.

8. TABLES

THE FOLLOWING TABLES ARE ALWAYS PRESENT IN CORE:

EXTERNAL DIRECTORY (IN A DEDICATED LOCATION)
PROGRAM SEGMENT TABLES (POSSIBLY SEVERAL)
DATA SEGMENT TABLES (POSSIBLY SEVERAL)
I/O DEVICE STATUS TABLE (IN A DEDICATED LOCATION)
INTERRUPT TABLE (IN A DEDICATED LOCATION)

EACH OF THESE TABLES IS DESCRIBED BELOW.

9. EXTERNAL DIRECTORY

THE EXTERNAL DIRECTORY OCCUPIES 256 WORDS OF CORE IN A DEDICATED LOCATION. IT HAS AN ENTRY, CALLED AN EXTERNAL POINTER, FOR EACH PROGRAM WHICH EXISTS IN THE SYSTEM. THE FORMAT FOR AN EXTERNAL POINTER IS AS FOLLOWS:

******	*****	***	***	* * * * * * *
******		8		#
#P#T#	IIMIT		ADDRESS	*
• •	CIMII			4
* * *		សភ្នេកស្ត្ សភ្នេកស្ត្	***	***
***	******	11.12		31
0,1,2-		11115		

- P: PRESENCE BIT. P=0 IF PST IS PRESENT AND LOCATED AT "ADDRESS". P=1 IF PST IS NOT PRESENT (CAUSES PRESENCE TRAP).
- T: TRACE BIT. IF T=0, NO ACTION. IF T=1, TRACE TRAP OCCURS.
- LIMIT: LARGEST PST INDEX AVAILABLE TO ECAL INSTRUCTION (ONE LESS THAN LENGTH OF PST.) CAUSES LIMIT-TRAP IF EXCEEDED BY ECAL.
- ADDRESS: ABSOLUTE MEMORY LOCATION OF BEGINNING OF PST IF PST IS PRESENT (P=0).

10. PROGRAM SEGMENT TABLE (PST)

EACH PROGRAM WHICH EXISTS IN THE SYSTEM HAS A PROGRAM SEGMENT TABLE WHICH MAY BE UP TO 1024 WORDS IN LENGTH. EACH SEGMENT OF A PROGRAM HAS AN ENTRY, CALLED A PROGRAM SEGMENT CONTROL WORD (PSCW), IN THE PST. THE FORMAT OF A PSCW IS AS FOLLOWS:

- P: PRESENCE BIT. P=0 IF SEGMENT IS PRESENT AND LOCATED AT "ADDRESS". P=1 IF SEGMENT IS NOT PRESENT (CAUSES PRESENCE TRAP).
- T: TRACE BIT. IF T=0, NO ACTION. IF T=1, TRACE TRAP OCCURS.
- L: LINK BIT. IF L=0, THE PSCW POINTS TO THE CODE SEGMENT.

 IF L=1, THE PSCW POINTS TO ANOTHER PSCW (RELATIVE TO BASE OF PST).
- M: MODE BIT. IF M=0(1). THE CODE SEGMENT POINTED TO IS UNPRIVILEGED (PRIVILEGED).
- U: "UNCALLABLE" BIT. IF U=1, A TRAP OCCURS WHENEVER THIS PSCW IS REFERENCED BY AN ECAL INSTRUCTION.

ADDRESS: ABSOLUTE MEMORY LOCATION OF BEGINNING OF SEGMENT IF SEGMENT IS PRESENT (P=0).

11. DATA SEGMENT TABLE (DST)

EACH PROGRAM WHICH EXISTS IN THE SYSTEM HAS A DATA SEGMENT TABLE. THE DST DESCRIBES A COLLECTION OF ARRAYS WHICH MAY BE REFERENCED BY THE PROGRAM, EACH OF WHICH HAS AN ARRAY DESCRIPTION BLOCK IN THE DST. EACH ARRAY DESCRIPTION BLOCK CONTAINS ONE DESCRIPTOR, FOLLOWED BY A DIMENSION WORD FOR EACH DIMENSION OF THE ARRAY. THE FORMATS ARE:

DESCRIPTOR

****	***	} ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^	***
* * * * *	•		4
*P*T*0*D* UNUS	SED #	ADDRESS	#
* * * * *	4		4
****	****	***	***
0,1,2,3,4	11,12		31

- P: PRESENCE BIT. P=0 IF VECTOR POINTED TO IS PRESENT AND LOCATED AT "ADDRESS". P=1 IF VECTOR IS NOT PRESENT (CAUSES PRESENCE TRAP.)
- T: TRACE BIT. IF T=0, NO ACTION. IF T=1, TRACE TRAP OCCURS.
- D: DIRTY BIT. D=1 IF THE ARRAY POINTED TO BY THIS DESCRIPTOR HAS BEEN ALTERED SINCE IT WAS ENTERED INTO CORE.

ADDRESS: FOR SINGLE-DIMENSIONAL ARRAYS, THE ABSOLUTE ADDRESS OF THE ACTUAL ARRAY. FOR MULTIPLE-DIMENSIONAL ARRAYS, THE ABSOLUTE ADDRESS OF A VECTOR OF SECONDARY DESCRIPTORS, EACH OF WHICH IN TURN POINTS TO ANOTHER VECTOR OF DATA OR SECONDARY DESCRIPTORS. THE SECONDARY DESCRIPTORS HAVE THE SAME FORMAT AS THE ABOVE, AND MAY EXIST ANYWHERE IN MEMORY.

DIMENSION WORD

***	***	***	***	***
* * * *	•	4		4
#F#L#1#	LB	4	SIZE	#
* * * *		4		#
***	****	***	***	***
0,1,2,3		15,16		31

- F: DIMENSION WORD TYPE. F=0 MEANS VARIABLE INDEX TYPE. F=1 MEANS FIXED-INDEX TYPE.
- L: LAST DIMENSION BIT. L=0 MEANS ANOTHER DIMENSION WORD FOLLOWS. L=1 MEANS THIS IS THE LAST DIMENSION WORD IN THE ARRAY DESCRIPTOR BLOCK.

VARIABLE-INDEX TYPE FORMAT (F=0)

(THIS TYPE OF DIMENSION WORD ALLOWS THE INDEX ALONG ITS
DIMENSION TO BE SPECIFIED BY AN INDEX REGISTER.)

LB: LOWER BOUND OF DIMENSION (-4096 <= LB <= 4095)

SIZE: SIZE OF DIMENSION (0 <= SIZE <= 2+16-1).

FIXED-INDEX TYPE FORMAT (F=1)

(THIS TYPE OF DIMENSION WORD SETS THE INDEX ALONG ITS

DIMENSION EQUAL TO A FIXED OFFSET, RATHER THAN TO THE

CONTENT OF AN INDEX REGISTER.)

LB: UNUSED, EXCEPT IF BIT 3 IS ON AND THE INSTRUCTION IS A DOUBLEWORD INSTRUCTION, A TRAP OCCURS.

SIZE: OFFSET USED TO SELECT ELEMENT OF VECTOR
(0 <= SIZE <= 2+16-1).

12. INDIRECT ADDRESSING AND ARRAY REFERENCES

WHEN THE INDIRECT BIT OF AN INSTRUCTION IS 1, THE WORD ADDRESSED BY THE INSTRUCTION CONTAINS A DATA LABEL OR A PROGRAM LABEL. IF THE WORD IS A DATA LABEL, IT SPECIFIES A SEGMENT NUMBER AND AN OFFSET. IF THE SEGMENT NUMBER IS ZERO, THE OFFSET SPECIFIES A WORD DISPLACEMEN RELATIVE TO DB; THIS IS SIMPLE INDIRECT ADDRESSING. MULTIPLE LEVELS OF INDIRECT ADDRESSING ARE ALLOWED. ON THE LAST LEVEL OF INDIRECTION, WHEN A DATA LABEL IS FOUND WITH INDIRECT BIT = 0, THE INDEX REGISTER X SPECIFIED IN THE INSTRUCTION IS ADDED TO THE OFFSET FIELD OF THE DATA LABEL TO FIND THE ACTUAL DATA WORD.

IF THE SEGMENT NUMBER FIELD OF THE DATA LABEL IS NONZERO, IT SPECIFIES A DISPLACEMENT RELATIVE TO THE BEGINNING OF THE DST, AND TRIGGERS AN ARRAY-ACCESSING PROCESS. IN THIS CASE, THE WORD POINTED TO IN THE DST WILL BE THE BEGINNING OF AN ARRAY DESCRIPTION BLOCK CONTAINING A DESCRIPTOR AND SEVERAL DIMENSION WORDS, ONE FOR EACH

DIMENSION OF THE ARRAY. MULTIPLE-DIMENSIONAL ARRAYS ARE STORED AS TREES OF DESCRIPTORS. THE ARRAY DESCRIPTOR POINTS TO (CONTAINS THE ABSOLUTE ADDRESS OF) A VECTOR OF SECONDARY DESCRIPTORS. EACH SECONDAR DESCRIPTOR ON THE LOWEST LEVEL POINTS TO A VECTOR OF ACTUAL DATA WORDS THE NUMBER OF LEVELS OF DESCRIPTORS IN THE CHAIN IS EQUAL TO THE NUMBE OF DIMENSION WORDS IN THE ARRAY DESCRIPTION BLOCK IN THE DST.

THE ARRAY ACCESSING MECHANISM NOW FOLLOWS THE CHAIN OF DESCRIPTORS, INDEXING AT EACH LEVEL BY THE CONTENTS OF AN INDEX REGISTER. THE FIRST DIMENSION IS INDEXED BY THE CONTENT OF THE INDEX REGISTER X SPECIFIED IN THE ORIGINAL INSTRUCTION, PLUS THE OFFSET FIELD OF THE DATA LABEL WHICH POINTED INTO THE DST. THE SECOND DIMENSION IS INDEXED BY THE CONTENT OF REGISTER X+1. THE THIRD DIMENSION IS INDEXED BY THE CONTENT OF REGISTER X+2, ETC. HOWEVER, IF THE INDEX REGISTER X IN THE ORIGINAL INSTRUCTION IS REGISTER 0, NO INDEX REGISTERS ARE USED, AND THE ONLY INDEXING IS ALONG THE FIRST DIMENSION, BY THE OFFSET FIELD OF THE DATA LABEL. ALSO, IF ANY DIMENSION IS INDEXED BY REGISTER 7, NO INDEX REGISTERS ARE USED WITH ANY OF THE FOLLOWING DIMENSIONS (REGISTER WRAPAROUND DOES NOT OCCUR.)

IF ALL DIMENSION WORDS IN THE ARRAY DESCRIPTION BLOCK ARE VARIABLE-INDEX TYPE, THE ARRAY ACCESSING PROCESS PROCEEDS AS ABOVE, AND A BOUNDS-CHECKING PROCESS OCCURS ALONG EACH DIMENSION. EACH DIMENSION WORD CONTAINS A LOWER BOUND AND A SIZE. THE INDEX QUANTITY IS COMPUTED AS DESCRIBED ABOVE, AND THE LOWER BOUND IS SUBTRACTED FROM IT. IF THE ORIGINAL INSTRUCTION WAS A DOUBLEWORD INSTRUCTION AND THIS IS THE LAST DIMENSION OF THE ARRAY, THE RESULT IS THEN MULTIPLIED BY TWO. THIS FINAL RESULT IS NOW USED TO INDEX INTO THE NEXT VECTOR OF DESCRIPTORS OR DATA. IN ADDITION, THIS FINAL RESULT MUST BE LESS THAN OR EQUAL TO THE SIZE FIELD OF THE DIMENSION WORD, OR ELSE AN ARRAY BOUNDS TRAP RESULTS.

HOWEVER, IF ANY DIMENSION WORD IN THE ARRAY DESCRIPTION BLOCK IS FIXED-INDEX TYPE, NO INDEX REGISTER IS USED ALONG ITS DIMENSION; INSTEAD, THE INDEX QUANTITY ALONG ITS DIMENSION IS FIXED AND EQUAL TO THE SIZE FIELD OF THE DIMENSION WORD. THE INDEX REGISTER WHICH WOULD HAVE BEEN USED ALONG THIS DIMENSION IS USED ALONG THE NEXT DIMENSION INSTEAD. IN THIS CASE, NO BOUNDS CHECKING OCCURS, EXCEPT THAT IF BIT OF THE DIMENSION WORD IS ON, AND THE INSTRUCTION IS A DOUBLEWORD INSTRUCTION, AND THIS IS THE LAST DIMENSION OF THE ARRAY, A BOUNDS TRAP OCCURS.

THE SAME OVERALL ARRAY-ACCESSING MECHANISM IS TRIGGERED WHEN AN INSTRUCTION USES DST-RELATIVE ADDRESSING. THE WORD POINTED TO WILL THEN BE THE BEGINNING OF AN ARRAY DESCRIPTION BLOCK, AND THE PROCESS WILL OCCUR AS BEFORE. HOWEVER, IN THIS CASE, THERE IS NO OFFSET FIELD OF THE DATA LABEL TO BE ADDED TO THE INDEX ALONG THE FIRST DIMENSION.

IF ANY INSTRUCTION MODIFIES AN ELEMENT OF AN ARRAY, ALL DESCRIPTORS ALONG THE CHAIN POINTING TO THAT ELEMENT HAVE THEIR "DIRTY" BITS (BIT 3) SET TO 1.

BEFORE ISSUING A START I/O (SIO) INSTRUCTION, THE PROGRAMMER MUST SET UP A PROGRAM IN CORE CONSISTING OF I/O COMMAND WORDS (IOCW'S) AND I/O DATA WORDS (IODW'S) TO SPECIFY THE OPERATIONS DESIRED. EACH IOCW CONTAINS AN OPCODE AND CERTAIN MODIFIER BITS. SOME IOCW'S ARE FOLLOWED BY ONE OR MORE IODW'S, WHICH SPECIFY THE AREA(S) IN MEMORY TO WHICH THEY PERTAIN. EACH IODW CONTAINS A BYTE ADDRESS (22 BITS) AND A BYTE COUNT (9 BITS) OR A WORD ADDRESS (20 BITS) AND A WORD OR RECORD COUNT (11 BITS). WHEN AN SIO COMMAND IS ISSUED, THE I/O PROCESSOR EXECUTES THE FIRST IOCW OF THE I/O PROGRAM SUCCESSIVELY ON EACH OF THE FOLLOWING IODW'S, THEN EXECUTES THE NEXT IOCW ON EACH OF THE IODW'S FOLLOWING IT, ETC., UNTIL AN "END" IOCW IS ENCOUNTERED.

EACH I/O DEVICE HAS A DEVICE STATUS DOUBLEWORD IN A DEDICATED POSITION IN LOWER CORE STORAGE. THE FIRST WORD CONTAINS A POINTER TO THE NEXT IOCW OR IODW TO BE EXECUTED BY THE DEVICE, IF ANY. THE SECOND WORD IS USED ONLY FOR SLOW SPEED DEVICES. IT CONTAINS THE CURRENT BYTE ADDRESS AND BYTE COUNT FOR THE DATA TRANSFER BEING MADE BY THE DEVICE. FOR HIGH SPEED DEVICES, THE WORD ADDRESS AND COUNT ARE STORED IN THE CHANNEL WHICH HANDLES THE DATA TRANSFER FOR THE DEVICE. AS THE DEVICE EXECUTES THE TRANSFER SPECIFIED BY AN IODW, THE DATA ADDRESS IS INCREMENTED AND THE DATA COUNT IS DECREMENTED UNTIL IT REACHES ZERO; THEN THE DEVICE PROCEEDS TO THE NEXT IODW.

IOCW:

OP: 000 = END

001 = SENSE

010 = CONTROL

011 = JUMP

100 = WRITE

101 = READ

110 = INTERRUPT A CPU

FLAGS: TO BE DEFINED

ADDRESS: ABSOLUTE CORE ADDRESS, USED IN SENSE AND JUMP INSTRUCTIONS.

CMD WORD: 16 BITS TO BE SENT TO DEVICE, USED IN CONTROL INSTRUCTION. (RIGHT JUSTIFIED)

IODW:

DC: DATA CHAINING. IF DC=1, ANOTHER IODW IMMEDIATELY FOLLOWS.

COUNT: NUMBER OF BYTES OR WORDS TO BE PROCESSED.

ADDRESS: ABSOLUTE ADDRESS OF FIRST BYTE OR WORD TO BE PROCESSED.

WHEN WORD TRANSFER IS SPECIFIED (HIGH SPEED DEVICES), THE WORD OR RECORD COUNT OCCUPIES BITS 1-11; AND THE WORD ADDRESS OCCUPIES BITS 12-31.

14. I/O DEVICE STATUS TABLE

THE I/O DEVICE STATUS TABLE OCCUPIES 512 WORDS OF CORE IN A DEDICATED LOCATION. IT HAS A DOUBLEWORD, CALLED A DEVICE STATUS DOUBLEWORD, FOR EVERY I/O DEVICE IN THE SYSTEM (UP TO 256 DEVICES.) THE FORMAT OF THE DEVICE STATUS DOUBLEWORD IS:

FIRST WORD

***	* # # 4	* * * * * * * * * * * * * * * * * * * *	**	*****	# #
#	4		#		#
#CPU #	# #	UNUSED	#	PAD	4
4	⇔		#		#
***	* # # #	***	***	*****	##
0	-3,4	1	1,12-		1

SECOND WORD

₩ 1	***	****	***	****	* # # #
#	4		#		#
ø	#	COUNT	\$	DAD	*
₩	45		#		#
#	* * *	***	***	*****	\$ 45 45 4 5
(),1.		-9,10	, , , , , , , , , , , , , , , , , , ,	-31

CPU #: CPU MODULE NUMBER

PAD: ABSOLUTE CORE ADDRESS OF THE NEXT IOCW OR IODW IN THE I/O PROGRAM NOW BEING EXECUTED. IF ANY.

COUNT: NUMBER OF BYTES OR WORDS REMAINING TO BE PROCESSED UNDER THE CURRENT IODW.

DAD: ABSOLUTE BYTE OR WORD ADDRESS OF THE BYTE OR WORD CURRENTLY BEING PROCESSED.

A HIGH SPEED DEVICE DOES NOT USE THE SECOND WORD. INSTEAD, THE WORD COUNT AND ADDRESS ARE KEPT IN THE CHANNEL REGISTERS. HOWEVER, WHEN THE TRANSFER IS COMPLETE, THE RESIDUAL COUNT AND ADDRESS ARE REMOVED FROM THE CHANNEL AND STORED IN THE SECOND LOCATION OF THE DEVICE STATUS DOUBLEWORD. THE ADDRESS RESIDUE IS 1 HIGHER THAN THE ADDRESS OF THE LAST WORD TRANSFERRED.

15. INTERRUPT TABLE

THE INTERRUPT TABLE OCCUPIES 20 WORDS OF CORE IN A DEDICATED LOCATION. EACH WORD CONTAINS THE ABSOLUTE CORE ADDRESS OF AN INTERRUPT ROUTINE. BRANCHES TO THE 20 ROUTINES ARE CAUSED BY EXTERNAL INTERRUPTS FROM THE 16 MODULES, AND BY THE SPECIAL INTERRUPTS (PARITY ERROR, STACK OVERFLOW, POWER FAIL AND NONRESPONDING MODULE.)

16. INTERRUPT PROCESSING

INTERRUPTS ARE OF TWO TYPES: EXTERNAL INTERRUPTS AND SPECIAL INTERRUPTS. EXTERNAL INTERRUPTS ARE DEFINED AS INPUTS TO THE CPU FROM OTHER MODULES, EXCEPTING THOSE INPUTS WHICH THE CPU HAS REQUESTED AND IS WAITING FOR. SPECIAL INTERRUPTS ARE OF FOUR TYPES: PARITY ERROR, STACK OVERFLOW, POWER FAIL, AND NONRESPONDING MODULE.

WHEN AN INTERRUPT ARRIVES AT THE CPU, INFORMATION DESCRIBING THE INTERRUPT IS LOADED INTO THE INTERRUPT REGISTER. OTHER INTERRUPTS ARE THEN PREVENTED FROM ACCESSING THE INTERRUPT REGISTER UNTIL THE FIRST INTERRUPT HAS BEEN PROCESSED. THE INTERRUPT DISABLE BIT IN THE STATUS REGISTER DISABLES OR ENABLES ALL EXTERNAL INTERRUPTS (SPECIAL INTERRUPTS CANNOT BE DISABLED.) IF ENABLED, AN INTERRUPT WILL BE SERVICED BETWEEN MACHINE INSTRUCTIONS (SOME LONG INSTRUCTIONS ARE INTERRUPTABLE, AND MUST BE RESTARTED.) THE INTERRUPT IS SERVICED AS FOLLOWS:

- 1. A NEW TWO-WORD STACK MARKER (REGULAR FORMAT) IS PLACED ON THE STACK.
- 2. THE INTERRUPT DISABLE BIT AND PRIVILEGED MODE BIT IN THE STATUS REGISTER ARE TURNED ON.
- 3. THE XNO AND SNO FIELDS IN THE STATUS REGISTER ARE SET TO 0.
- 4. THE PB REGISTER IS SET TO 0.
- THE INTERRUPTING MODULE NUMBER IS USED TO INDEX INTO THE INTERRUPT TABLE, WHICH CONTAINS THE ABSOLUTE ADDRESS OF THE INTERRUPT-HANDLING ROUTINE. THE TABLE HAS ADDITIONAL ENTRIES FOR THE SPECIAL INTERRUPTS. A BRANCH TO THE ADDRESS GIVEN BY THE TABLE ENTRY OCCURS.

17. TRAP PROCESSING

A TRAP OCCURS WHEN AN UNUSUAL CONDITION IS DETECTED WITHIN THE CPU DURING EXECUTION OF AN INSTRUCTION. EXAMPLES OF TRAP CONDITIONS ARE OVERFLOW, PRESENCE FAULT, MEMORY BOUNDS VIOLATION, ETC.

WHEN A TRAP OCCURS, THE CURRENT INSTRUCTION IN THE CPU IS ABORTED. A PARAMETER WORD DESCRIBING THE FAULT IS PLACED ON THE STACK, AND A PCAL IS EXECUTED TO SEGMENT 0 OF THE CURRENT PST, USING AN OFFSET DETERMINED BY THE TYPE OF TRAP.

NOTE THAT THIS IMPLIES THAT ENTRY 0 OF THE PST OF EACH USER MUST POINT TO A COLLECTION OF TRAP-HANDLING ROUTINES. STANDARD ROUTINES MAY BE PROVIDED BY THE OPERATING SYSTEM FOR THIS PURPOSE.

CPU - MEMORY

```
*****
                          # # # MEXTRA BIT:
#MOD# #MOP#
           MEMORY ADDRESS
                          4 # #
                              NOT USED
 4 4
****
             MEMORY - CPU
*****
                          # # # SEXTRA BIT:
#MOD# #
      DATA OR ADDRESS OF PARITY ERROR
                             PARITY ERROR
                          # # #
# # #
****
             CPU - MEMORY
*****
$ $ $
                          # # # SEXTRA BIT:
# #COM#
             DATA
                             NOT USED
 # #
****
   CPU - I/0
**** *******************
                         * * * SEXTRA BIT:
*MOD* *OP * DEVICE NO. * COMMAND, ADDRESS, OR DATA * * * NOT USED
 * * *
****
   0-3,4-----31
        INTERRUPTING MODULE - CPU
**** *****************
* * * *
                         # # # SEXTRA BIT:
#MOD# #XXX# DEVICE NO.# STATUS OR ADDRESS OF ###
                             MEMORY PARITY
           ☆
               PARITY ERROR
                              ERROR
***
   0-3,4-----31
             I/0 / CPU
*****************************
            A
#MOD# #
      DATA
                  STATUS
                         * * * SEXTRA BIT
* * *(READ DIRECT ONLY)*
                             NOT USED
*******************************
   0----31
```

19. CONDITION CODE PATTERNS

AT ALL TIMES, EXACTLY ONE CONDITION CODE BIT IS ON. THE BITS

ARE DESIGNATED 0, 1, AND 2.

PATTERN A:

CC = 0 IF RESULT = 0 CC = 1 IF RESULT > 0 CC = 2 IF RESULT < 0

PATTERN B:

CC = 0 IF ALL RESULT BITS ARE 0
CC = 1 IF ANY RESULT BITS ARE 1

PATTERN C:

CC = 0 IF OPERANDS ARE EQUAL
CC = 1 IF OPERAND 1 > OPERAND 2
CC = 2 IF OPERAND 1 < OPERAND 2

20. MODES OF OPERATION

THE MACHINE HAS TWO MODES: PRIVILEGED MODE, AND USER MODE. PRIVILEGED INSTRUCTIONS MAY BE EXECUTED ONLY IN PRIVILEGED MODE. IF A PRIVILEGED INSTRUCTION IS ENCOUNTERED IN USER MODE, A TRAP OCCURS.

SECTION II

- 1. INDEX OF INSTRUCTIONS
- 2. DEFINITIONS OF INSTRUCTIONS

IN THE FOLLOWING EXPLANATIONS,

- R = THE REGISTER SPECIFIED IN THE R FIELD.
- X = THE REGISTER SPECIFIED IN THE X FIELD.
- M = THE RESULT OF NORMAL ADDRESS COMPUTATION. NOTE THAT M MAY BE A REGISTER, A MEMORY ADDRESS, OR IMMEDIATE DATA.
- A = THE A FIELD OF THE INSTRUCTION.

1. INDEX OF INSTRUCTIONS

LOAD AND STORE INSTRUCTIONS

- 0. LOAD (LOAD)
- 1. LLH (LOAD LEFT HALF)
- 2. LRH (LOAD RIGHT HALF)
- 3. STOR (STORE)
- 4. SLH (STORE LEFT HALF)
- 5. SRH (STORE RIGHT HALF)
- 6. EXCH (EXCHANGE)

ARITHMETIC AND BOOLEAN INSTRUCTIONS

- 7. ADD (ADD)
- 8. SUB (SUBTRACT)
- 9. MPYE (MULTIPLY EXTENDED)
- 10. MPY (MULTIPLY)
- 11. DIVE (DIVIDE EXTENDED)
- 12. DIV (DIVIDE)
- 13. AND (AND)
- 14. IOR (INCLUSIVE OR)
- 15. XOR (EXCLUSIVE OR)
- 16. ADDM (ADD TO MEMORY)
- 17. SUBM (SUBTRACT FROM MEMORY)
- 18. ANDM (AND MEMORY)
- 19. IORM (INCLUSIVE OR MEMORY)
- 20. XORM (EXCLUSIVE OR MEMORY)

LOGICAL INSTRUCTIONS

- 21. ADDL (ADD LOGICAL)
- 22. SUBL (SUBTRACT LOGICAL)
- 23. MPYL (MULTIPLY LOGICAL)
- 24. DIVL (DIVIDE LOGICAL)

FLOATING POINT INSTRUCTIONS

- 25. FADD (FLOATING ADD)
- 26. FSUB (FLOATING SUBTRACT)
- 27. FMYE (FLOATING MULTIPLY EXTENDED)
- 28. FMPY (FLOATING MULTIPLY)
- 29. FDIV (FLOATING DIVIDE)
- 30. FLT (FLOAT)
- 31. FIXR (FIX AND ROUND)
- 32. FIXT (FIX AND TRUNCATE)
- 33. FNEG (FLOATING NEGATE)

DOUBLE PRECISION FLOATING POINT INSTRUCTIONS

- 34. DFAD (DOUBLE FLOATING ADD)
- 35. DFSB (DOUBLE FLOATING SUBTRACT)
- 36. DFMP (DOUBLE FLOATING MULTIPLY)
- 37. DFDV (DOUBLE FLOATING DIVIDE)
- 38. INCM (INCREMENT M)
- 39. DECM (DECREMENT M)
- 40. INCR (INCREMENT R)
- 41. DECR (DECREMENT R)

UNARY OPERATORS

42A.	SSP	(SET SIGN PLUS)
42B•	SSM	(SET SIGN MINUS)
42C.	CHS	(CHANGE SIGN)
42D.	NEG	(NEGATE
4.95	ADC	ADCALUTE MALLEY

42E ABS (ABSOLUTE VALUE) 42F CMPL (COMPLEMENT)

42G. ZERO (ZERO)

42H. TEST (TEST)

DOUBLEWORD INSTRUCTIONS

43.	DLOD	(DOUBLE	LOAD)
44.	DSTO	(DOUBLE	STORE)
45.	DADD	(DOUBLE	ADD)
46.	DSUB	(DOUBLE	SUBTRACT)
47.	DCOM	(DOUBLE	COMPARE)

48. DTST (DOUBLE TEST)

BYTE INSTRUCTIONS

49.	LDB	(LOAD BYTE)
50.	STB	(STORE BYTE)
51.	FDIT	(FDIT RYTES)

COMPARES

52.	ACM	(ARITHMETIC COMPARE)
53.	LCM	(LOGICAL COMPARE)
54.	FCM	(FLOATING COMPARE)
55 .	DFCM	(DOUBLE PRECISION FLOATING COMPARE)
56.	BCC	(BRANCH ON CONDITION CODE)
57.	BR0	(BRANCH IF REGISTER ODD)
58.	BRE	(BRANCH IF REGISTER EVEN)
59.	BRP	(BRANCH IF REGISTER POSITIVE
60.	BRNP	(BRANCH IF REGISTER NON-POSITIVE)
61.	BRN	(BRANCH IF REGISTER NEGATIVE)
62.	BRNN	(BRANCH IF REGISTER NON-NEGATIVE)
63.	BRZ	(BRANCH IF REGISTER ZERO)
64.	BRNZ	(BRANCH IF REGISTER NON-ZERO)

SHIFTS

65.	LSL	(LEFT SHIFT LOGICAL)
66.	RSL	(RIGHT SHIFT LOGICAL)
67.	LSA	(LEFT SHIFT ARITHMETIC)
68.	RSA	(RIGHT SHIFT ARITHMETIC)
69.	LSC	(LEFT SHIFT CIRCULAR)
70.	RSC	(RIGHT SHIFT CIRCULAR)

43

SPECIAL PURPOSE

```
(EXTRACT FIELD)
     EXF
71.
             (DEPOSIT FIELD)
     DPF
72.
             (MOVE WORDS)
73.
     MVW
             (ASCII TO INTEGER)
     ASCI
74.
             (BINARY-CODED-DECIMAL TO INTEGER)
75.
     BCDI
             (INTEGER TO BINARY-CODED-DECIMAL)
76.
     IBCD
             (EXECUTE)
     XEQ
77.
             (PUSH DATA STACK)
78.
     PSDS
             (POP DATA STACK)
     PPDS
79.
             (LOAD Q AND S)
     LDOS
80.
             (STORE Q AND S)
     STQS
81.
             (STORE STATUS)
     STST
82.
             (STORE Z)
     STRZ
83.
             (LOAD MEMORY ONTO STACK)
     LMS
84.
             (ADD TO S REGISTER)
     ADS
85.
             (LOAD ADDRESS INTO REGISTER)
     LAR
86.
             (LOAD BYTE ADDRESS INTO REGISTER)
     LBAR
87.
             (LOAD ADDRESS ONTO STACK)
88.
     LAS
             (LOAD FROM PROGRAM)
     LFP
89.
             (PUSH)
90.
     PUSH
             (POP)
     POP
91.
             (PROCEDURE CALL)
92.
     PCAL
             (EXTERNAL CALL)
    ECAL
93.
             (EXIT)
     EXIT
94.
     TRAC
             (TRACE)
95.
```

PRIVILEGED

96.	LSTA	(LOAD STATUS)
97.	LODZ	(LOAD Z)
98.	LDDB	(LOAD DB)
99.	STB	(STORE DB)
100.	LDST	(LOAD DST)
101.	SDST	(STORE DST)
102.	INT	(INTERROGATE)
103.	PAUS	(PAUSE)
104.	SIO	(START I/O)
105.	TIO	(TEST I/O)
106.	RIO	(READ I/O)
107.	WIO	(WRITE I/O)
108.	CIO	(COMMAND I/O)

DECIMAL INSTRUCTIONS

109.	ADDD	(ADD DECIMAL)
	SUBD	(SUBTRACT DECIMAL)

2. DEFINITIONS OF INSTRUCTIONS

LOAD AND STORE INSTRUCTIONS:

0.

LOAD R+M (LOAD)
(R) 4 (M)

REGISTER R IS LOADED WITH THE CONTENT OF M. CC = UNAFFECTED.

1.

LLH R;M (LOAD LEFT HALF) (R[16-31]) 4 (M[0-15]) (R[0-15]) 4 0

BITS 0-15 OF THE CONTENT OF M IS LOADED INTO BITS 16-31 OF R. BITS 0-15 OF R ARE SET TO ZERO. CC = UNAFFECTED.

2.

LRH R+M (LOAD RIGHT HALF) (R[16-31]) 4 (M[16-31]) (R[0-15]) 4 0

BITS 16-31 OF THE CONTENT OF M IS LOADED INTO BITS 16-31 OF R. BITS 0-15 OF R ARE SET TO ZERO. CC = UNAFFECTED.

3.

STOR R+M (STORE)
(M) 4 (R)

THE CONTENT OF R IS STORED IN M. CC = PATTERN A.

SLH R,M (STORE LEFT HALF) (M[0-15]) 4 (R[16-31])

BITS 16-31 OF R ARE STORED IN BITS 0-15 OF M.
BITS 16-31 OF M ARE UNCHANGED.
CC = PATTERN A ON THE RESULTING WORD M.

5.

SRH R,M (STORE RIGHT HALF) (M[16-31]) 4 (R[16-31]) (M[0-15]) 4 UNAFFECTED

BITS 16-31 OF R ARE STORED IN BITS 16-31 OF M.
BITS 0-15 OF M ARE UNCHANGED.
CC = PATTERN A ON THE RESULTING WORD M.

6.

EXCH R,M (EXCHANGE)
(TEMP) 4 (R)
(R) 4 (M)
(M) 4 (TEMP)

THE CONTENT OF R AND THE CONTENT OF M ARE EXCHANGED. CC = PATTERN A ON THE WORD STORED INTO M FROM R.

ADD R+M (ADD)
(R) 4 (R)+(M)

THE CONTENT OF M IS ADDED TO REGISTER R IN FIXED POINT FORM.
THIS INSTRUCTION CAN CAUSE AN INTEGER OVERFLOW TRAP IN WHICH
CASE (R) IS UNCHANGED.
CC = UNAFFECTED.

8.

SUB R+M (SUBTRACT)
(R) 4 (R)-(M)

THE CONTENT OF M IS SUBTRACTED FROM REGISTER R IN FIXED POINT FORM. THIS INSTRUCTION CAN CAUSE AN INTEGER OVERFLOW TRAP IN WHICH CASE (R) IS UNCHANGED.

CC = UNAFFECTED.

9.

MPYE R,M (MULTIPLY EXTENDED)
(R,R+1) 4 (R)*(M)

THE CONTENT OF R IS MULTIPLIED BY THE CONTENT OF M IN FIXED POINT FORM, AND THE DOUBLE-LENGTH PRODUCT IS LEFT IN R AND R+1. CC = PATTERN A ON THE DOUBLEWORD RESULT.

10.

MPY R,M (MULTIPLY)
(R) 4 (R) *(M)

THE CONTENT OF R IS MULTIPLIED BY THE CONTENT OF M IN FIXED POINT FORM AND THE 32 BIT RESULT IS LEFT IN R. THIS INSTRUCTION CAN CAUSE AN INTEGER OVERFLOW IN WHICH CASE (R) IS UNCHANGED. CC = UNAFFECTED.

DIVE R,M (DIVIDE EXTENDED)
(R) 4 INTEGER((R,R+1)/(M))
(R+1) 4 (R,R+1) MODULO(M)

THE DOUBLE-LENGTH INTEGER IN REGISTERS R AND R+1 IS DIVIDED BY THE CONTENT OF M. THE QUOTIENT INTEGER IS LEFT IN R AND THE REMAINDER IN R+1. THIS INSTRUCTION CAN CAUSE AN INTEGER OVERFLOW IN WHICH CASE THE REGISTERS ARE UNCHANGED.

CC = UNAFFECTED.

12.

DIV R+M (DIVIDE)
(R) 4 (R)/(M)

THE CONTENT OF R IS DIVIDED BY THE CONTENT OF M AND THE QUOTIENT IS LEFT IN R. THIS INSTRUCTION CAN CAUSE AN INTEGER OVERFLOW IN WHICH CASE THE REGISTER IS UNCHANGED.

CC = UNAFFECTED.

13.

AND R,M (AND)
(R) 4 (R) AND (M)

THE CONTENT OF R IS REPLACED BY THE LOGICAL "AND" OF R AND M. CC = UNAFFECTED.

14.

IOR R,M (INCLUSIVE OR)
(R) 4 (R) OR (M)

THE CONTENT OF R IS REPLACED BY THE "INCLUSIVE OR" OF R AND M. CC = UNAFFECTED.

15.

XOR R,M (EXCLUSIVE OR)
(R) 4 ((R) AND NOT(M)) OR (NOT(R) AND(M))

THE CONTENT OF R IS REPLACED BY THE "EXCLUSIVE OR" OF R AND M. CC = UNAFFECTED.

ADDM R+M (ADD TO MEMORY)
(M) 4 (M)+(R)

THE CONTENT OF R IS ADDED TO THE CONTENT OF M IN FIXED POINT FORM. THIS INSTRUCTION CAN CAUSE AN INTEGER OVERFLOW TRAP, IN WHICH CASE M IS UNCHANGED.

CC = PATTERN A.

17.

SUBM R M (SUBTRACT FROM MEMORY)
(M) 4 (M)-(R)

THE CONTENT OF R IS SUBTRACTED FROM THE CONTENT OF M IN FIXED POINT FORM. THIS INSTRUCTION CAN CAUSE AN INTEGER OVERFLOW TRAP, IN WHICH CASE M IS UNCHANGED.

CC = PATTERN A.

18.

ANDM R,M (AND MEMORY)
(M) 4 (M) AND(R)

THE CONTENT OF M IS REPLACED BY THE LOGICAL "AND" OF M AND R. CC = PATTERN B.

19.

IORM R M (INCLUSIVE OR MEMORY)
(M) 4 (M) OR(R)

THE CONTENT OF M IS REPLACED BY THE "INCLUSIVE OR" OF R AND M. CC = PATTERN B.

20.

XORM R:M (EXCLUSIVE OR MEMORY)
(M) 4 ((M)AND NOT(R)) OR (NOT(M)AND(R))

THE CONTENT OF M IS REPLACED BY THE "EXCLUSIVE OR" OF R AND M. CC = PATTERN B.

LOGICAL INSTRUCTIONS:

21.

ADDL R+M (ADD LOGICAL)
(R) 4 (R)+(M) MOD 2+32

THE CONTENT OF M IS ADDED LOGICALLY TO REGISTER R AS 32 BIT POSITIVE INTEGERS.

CC = 0 + IF NO CARRYOUT OF BIT 0 OCCURS.
CC = 1 + IF A CARRYOUT OF BIT 0 OCCURS.

22.

SUBL R,M (SUBTRACT LOGICAL)
(R) 4 (R)-(M) MOD 2+32

THE CONTENT OF M IS SUBTRACTED LOGICALLY FROM REGISTER R AS 32 BIT POSITIVE INTEGERS. NOTE THAT A CARRY OUT OF BIT 0 OCCURS IF AND ONLY IF NO BORROW OCCURS.

CC = 0, IF A CARRYOUT OF BIT 0 OCCURS.
CC = 1, IF NO CARRYOUT OF BIT 0 OCCURS.

23.

MPYL R,M (MULTIPLY LOGICAL)
(R,R+1) 4 (R)*(M)

THE CONTENT OF R IS MULTIPLIED LOGICALLY BY THE CONTENT OF M AS 32 BIT POSITIVE INTEGERS AND THE 64 BIT POSITIVE PRODUCT IS LEFT IN R AND R+1.

CC = PATTERN B ON THE DOUBLEWORD RESULT.

24.

DIVL R,M (DIVIDE LOGICAL)
(R) 4 LOGICAL ((R,R+1)/(M))
(R+1) 4 (R,R+1) MODULO (M)

THE 64 BIT POSITIVE DIVIDEND IN REGISTERS R AND R+1 IS DIVIDED LOCICALLY BY THE 32 BIT POSITIVE DIVISOR IN M. THIS INSTRUCTION CAN SET AN INTEGER OVERFLOW TRAP, IN WHICH CASE REGISTERS R AND R+1 ARE UNCHANGED.

CC = UNAFFECTED.

FLOATING POINT INSTRUCTIONS:

NOTE: IF A FLOATING POINT OVERFLOW TRAP OCCURS, THE STORED RESULT WILL BE THE TRUE RESULT DIVIDED BY 2+512. IF A FLOATING POINT UNDERFLOW TRAP OCCURS, THE STORED RESULT WILL BE THE TRUE RESULT MULTIPLIED BY 2+512. IF A DIVISION BY ZERO TRAP OCCURS, THE RESULT REGISTER IS UNCHANGED.

25.

FADD R,M (FLOATING ADD)
(R) 4 (R)+(M)

THE CONTENT OF M IS ADDED TO REGISTER R IN FLOATING POINT.
THIS INSTRUCTION CAN CAUSE FLOATING POINT OVERFLOW OR UNDERFLOW
TRAPS.
CC = UNAFFECTED.

26.

FSUB R,M (FLOATING SUBTRACT)
(R) 4 (R)-(M)

THE CONTENT OF M IS SUBTRACTED FROM REGISTER R IN FLOATING POINT. THIS INSTRUCTION CAN CAUSE FLOATING POINT OVERFLOW OR UNDERFLOW TRAPS.

CC = UNAFFECTED.

27.

FMYE R,M (FLOATING MULTIPLY EXTENDED)
(R,R+1) 4 (R)*(M)

THE CONTENT OF R IS MULTIPLIED BY THE CONTENT OF M AND THE DOUBLE-WORD RESULT IS LEFT IN (R,R+1). THIS INSTRUCTION CAN CAUSE FLOATING POINT OVERFLOW OR UNDERFLOW TRAPS. CC = PATTERN A ON THE DOUBLEWORD RESULT.

28.

FMPY R,M (FLOATING MULTIPLY)
(R) 4 (R) (M)

THE CONTENT OF R IS MULTIPLIED BY THE CONTENT OF M IN FLOATING POINT. THIS INSTRUCTION CAN CAUSE FLOATING POINT OVERFLOW OR UNDERFLOW TRAPS.

CC = UNAFFECTED.

FDIV R,M (FLOATING DIVIDE)
(R) 4 (R)/(M)

THE CONTENT OF R IS DIVIDED BY THE CONTENT OF M IN FLOATING POINT. THIS INSTRUCTION CAN CAUSE FLOATING POINT OVERFLOW, UNDERFLOW, OR DIVISION BY ZERO TRAPS. CC = UNAFFECTED.

30.

FLT R,M (FLOAT) (R) 4 FLOAT(M)

THE INTEGER IN M IS ROUNDED OFF TO 23 SIGNIFICANT BITS AND THEN FLOATED AND PLACED IN R. CC = UNAFFECTED.

31.

FIXR R,M (FIX AND ROUND)
(R) 4 TRUNCATE((M)+.5#SIGN(M))

THE FLOATING POINT NUMBER IN M IS ROUNDED AND CONVERTED TO FIXED POINT FORM AND PLACED IN R. THIS INSTRUCTION CAN CAUSE AN INTEGER OVERFLOW TRAP.

CC = UNAFFECTED.

32.

FIXT R,M (FIX AND TRUNCATE)
R 4 TRUNCATE (M)

THE FLOATING POINT NUMBER IN M IS TRUNCATED AND CONVERTED TO FIXED POINT FORM AND PLACED IN R. THIS INSTRUCTION CAN CAUSE AN INTEGER OVERFLOW TRAP.

CC = UNAFFECTED.

33.

FNEG R,M (FLOATING NEGATE)

THE NUMBER IN M, IF NON-ZERO, HAS THE SIGN BIT INVERTED AND IS THEN STORED IN R. M IS UNCHANGED. CC = UNAFFECTED. DOUBLE PRECISION FLOATING POINT INSTRUCTIONS.

34.

DFAD R,M (DOUBLE FLOATING ADD) (R,R+1) + (R,R+1)+(M,M+1)

THE CONTENT OF M,M+1 IS ADDED TO REGISTERS R,R+1 IN DOUBLE PRECISION FLOATING POINT. THIS INSTRUCTION CAN CAUSE FLOATING POINT OVERFLOW OR UNDERFLOW TRAPS.

CC = PATTERN A ON THE DOUBLEWORD RESULT.

35.

DFSB R,M (DOUBLE FLOATING SUBTRACT) (R,R+1) + (R,R+1)-(M,M+1)

THE CONTENT OF M,M+1 IS SUBTRACTED FROM REGISTERS R,R+1 IN DOUBLE PRECISION FLOATING POINT. THIS INSTRUCTION CAN CAUSE FLOATING POINT OVERFLOW OR UNDERFLOW TRAPS.

CC = PATTERN A ON THE DOUBLEWORD RESULT.

36.

DFMP R,M (DOUBLE FLOATING MULTIPLY)

(R,R+1) + (R,R+1) + (M,M+1)

THE CONTENT OF R,R+1 IS MULTIPLIED BY THE CONTENT OF M,M+1 IN DOUBLE PRECISION FLOATING POINT. THIS INSTRUCTION CAN CAUSE FLOATING POINT OVERFLOW OR UNDERFLOW TRAPS. CC = PATTERN A ON THE DOUBLEWORD RESULT.

37.

DFDV R,M (DOUBLE FLOATING DIVIDE) (R,R+1) 4 (R,R+1)/(M,M+1)

THE CONTENT OF R,R+1 IS DIVIDED BY THE CONTENT OF M,M+1 IN DOUBLE PRECISION FLOATING POINT. THIS INSTRUCTION CAN CAUSE FLOATING POINT OVERFLOW, UNDERFLOW, OR DIVISION BY ZERO TRAPS.

CC = PATTERN A ON THE DOUBLEWORD RESULT.

INCM R.M (INCREMENT M)
(M) 4 (M)+1

THE CONTENT OF M IS INCREMENTED LOGICALLY BY 1.

CC = PATTERN C ON (M):(R) IF R#0

ELSE PATTERN C ON (M):0.

39.

DECM R,M (DECREMENT M)
(M) 4 (M)-1

THE CONTENT OF M IS DECREMENTED LOGICALLY BY 1.

CC = IF R#0, PATTERN C ON (M):(R).

ELSE PATTERN C ON (M):0.

40.

INCR R,M (INCREMENT R)
(R) 4 (R)+1

THE CONTENT OF R IS INCREMENTED LOGICALLY BY 1. CC = PATTERN C ON (R): (M)

41.

DECR R,M (DECREMENT R)
(R) 4 (R)-1

THE CONTENT OF R IS DECREMENTED LOGICALLY BY 1. CC = PATTERN C ON (R): (M)

UNARY OPERATORS:

ALL UNARY INSTRUCTIONS SHARE A SINGLE OPCODE. THE EIGHT INSTRUCTIONS ARE DISTINGUISHED BY THEIR R FIELDS.

42A.

SSP M (SET SIGN PLUS)
M(0) 4 0

THE SIGN BIT OF M IS SET TO 0. CC = PATTERN A.

428.

SSM M (SET SIGN MINUS)
M[0] 4 1

THE SIGN BIT OF M IS SET TO 1. CC = PATTERN A.

42C.

CHS M (CHANGE SIGN)
M[0] 4 NOT (M[0])

THE SIGN BIT OF M IS COMPLEMENTED. CC = PATTERN A.

42D.

NEG M (NEGATE)

THE CONTENT OF M IS NEGATED.
THIS INSTRUCTION CAN CAUSE AN INTEGER OVERFLOW TRAP, IN WHICH
CASE (M) IS UNCHANGED.
CC = PATTERN A.

42E.

ABS M (ABSOLUTE VALUE)
(M) 4 ABS(M)

THE CONTENT OF M IS REPLACED BY ITS ABSOLUTE VALUE.

THIS INSTRUCTION CAN CAUSE AN INTEGER OVERFLOW TRAP, IN WHICH

CASE (M) IS UNCHANGED.

CC = PATTERN A.

42F.

CMPL M (COMPLEMENT)
(M) 4 NOT(M)

THE CONTENT OF M IS REPLACED BY ITS ONE'S COMPLEMENT. CC = PATTERN B.

42G.

ZERO M (ZERO)

THE CONTENT OF M IS SET TO ZERO. CC = UNAFFECTED.

42H.

TEST M (TEST)
CC 4 PATTERN A (M)

THE CONDITION CODE IS SET TO PATTERN A DEPENDING ON THE CONTENT OF M.

DOUBLEWORD INSTRUCTIONS:

43.

DLOD R,M (DOUBLE LOAD)
(R,R+1)+(M,M+1)

IN ADDRESS COMPUTATION, THE INDEX REGISTER CONTAINS A DOUBLE-WORD COUNT RATHER THAN A WORD COUNT. THE WORDS IN M AND M+1 ARE LOADED INTO R AND R+1. CC = PATTERN A ON THE DOUBLEWORD RESULT.

44.

DSTO R,M (DOUBLE STORE)
(M,M+1) 4(R,R+1)

IN ADDRESS COMPUTATION, THE INDEX REGISTER CONTAINS A DOUBLE-WORD COUNT RATHER THAN A WORD COUNT. THE WORDS IN R AND R+1 ARE STORED IN M AND M+1.

CC = PATTERN A ON THE DOUBLE-WORD RESULT.

45.

DADD R,M (DOUBLE ADD) (R,R+1)+(R,R+1)+(M,M+1)

IN ADDRESS COMPUTATION, THE INDEX REGISTER CONTAINS A DOUBLE-WORD COUNT RATHER THAN A WORD COUNT. THE DOUBLE-WORD INTEGERS IN R, R+1 AND M, M+1 ARE ADDED, AND THE RESULT IS LEFT IN R AND R+1. THIS INSTRUCTION CAN CAUSE AN INTEGER OVERFLOW TRAP. CC = PATTERN A ON THE DOUBLEWORD RESULT.

DSUB R,M (DOUBLE SUBTRACT) (R,R+1)+(R,R+1)-(M,M+1)

> IN ADDRESS COMPUTATION, THE INDEX REGISTER CONTAINS A DOUBLE-WORD COUNT RATHER THAN A WORD COUNT. THE DOUBLE-WORD INTEGER IN M, M+1 IS SUBTRACTED FROM THAT IN R, R+1, AND THE RESULT IS LEFT IN R,R+1. THIS INSTRUCTION CAN CAUSE AN INTEGER OVERFLOW TRAP. CC = PATTERN A ON THE DOUBLEWORD RESULT.

47.

DCOM R,M (DOUBLE COMPARE) (R,R+1):(M,M+1)

> IN ADDRESS COMPUTATION, THE INDEX REGISTER CONTAINS A DOUBLE-WORD COUNT RATHER THAN A WORD COUNT. THE DOUBLE-WORD INTEGERS IN R, R+1 AND M, M+1 ARE COMPARED NUMERICALLY. CC = PATTERN C.

48.

DTST M (DOUBLE TEST)
CC 4 PATTERN A (M,M+1)

THE CONDITION CODE IS SET TO PATTERN A DEPENDING ON THE DOUBLEWORD CONTENT OF M AND M+1.

```
49.
```

IF R-TYPE ADDRESSING IS NOT USED THEN

BEGIN

M 4 (A)+TRUNCATE(X/4)

BYTE ADDR4(X) MODULO 4

(R[0-23])40

(R[24-31])4(BYTE [BYTE ADDR] OF (M))

END

ELSE

BEGIN

(R[0-23])40

(R[24-31])4BYTE REFERENCED BY DATA LABEL IN REGISTER X.END

IN ADDRESS COMPUTATION FOR THIS INSTRUCTION. THE INDEX REGISTER IS ASSUMED TO CONTAIN A NUMBER OF BYTES RATHER THAN A NUMBER OF WORDS. THE RESULT OF THE ADDRESS COMPUTATION IS A BYTE ADDRESS M. THE BYTE AT M IS LOADED INTO THE LOW-ORDER 8 BITS OF R. AND THE HIGH-ORDER 24 BITS OF R ARE SET TO ZERO. IF R-TYPE ADDRESSING IS USED. THE REGISTER SPECIFIED BY THE LAST 3 BITS OF THE A FIELD CONTAINS A DATA LABEL WHOSE OFFSET FIELD CONTAINS A BYTE COUNT.

50.

STB R,M (STORE BYTE)

IF R-TYPE ADDRESSING IS NOT USED THEN

BEGIN

M4(A)+TRUNCATE (X/4)

BYTE ADDR 4 (X) MODULO 4

(BYTE (BYTE ADDR) OF (M)4(R[24-31])

END

ELSE

BYTE REFERENCED BY DATA LABEL IN REGISTER X 4 (R[24-31])

IN ADDRESS COMPUTATION FOR THIS INSTRUCTION, THE INDEX REGISTER IS ASSUMED TO CONTAIN A NUMBER OF BYTES RATHER THAN A NUMBER OF WORDS. THE RESULT OF THE ADDRESS COMPUTATION IS A BYTE ADDRESS M. THE LOW-ORDER 8 BITS OF REGISTER R ARE STORED INTO THE PROPER BYTE OF M.

IF R-TYPE ADDRESSING IS USED, THE REGISTER SPECIFIED BY THE LAST 3 BITS OF THE A FIELD CONTAINS A DATA LABEL WHOSE OFFSET FIELD CONTAINS A BYTE COUNT.

CC = UNAFFECTED.

EDIT R.X.M (EDIT BYTES)

REGISTER R CONTAINS A RELATIVE BYTE ADDRESS, CALLED THE SOURCE POINTER. WE WILL REFER TO THE BYTE POINTED TO BY REGISTER R AS R1.

REGISTER R+1 CONTAINS A RELATIVE BYTE ADDRESS, CALLED THE DESTINATION POINTER. WE WILL REFER TO THE BYTE POINTED TO BY REGISTER R+1 AS R2.

REGISTER X CONTAINS AN EDIT CONTROL WORD (FORMAT BELOW).
REGISTER X+1 CONTAINS A BYTE COUNT IN TWOS-COMPLEMENT FORM,
WHICH MAY BE INCREMENTED TO ZERO TO TERMINATE THE INSTRUCTION.
M POINTS TO A TRANSLATION TABLE (INDEXING IS NOT ALLOWED.)
THE TABLE HAS THE FOLLOWING STRUCTURE:

THE SECTION OF THE TABLE BEGINNING AT LOCATION M IS CALLED T1, AND SPECIFIES A BYTE-TO-BYTE TRANSLATION FUNCTION.

ADJACENT TO T1 IN MEMORY MAY BE ANOTHER 256-BYTE TRANSLATION TABLE T2. THE FOUR WORDS PRECEDING T1 IN MEMORY MAY CONTAIN ADDITIONAL CONTROL WORDS TO BE USED BY THE INSTRUCTION.

THE FORMAT OF THE EDIT CONTROL WORD IS:

THE FORMAT OF EACH CONTROL BYTE IS:

BITS	FIE	LD		•
0-2	Α	(ACTION)		
3	Il	(INCREMENT	REG.	R)
4	12	(INCREMENT	REG.	R+1)
5	13	(INCREMENT	REG.	X+1)
6	Н	(HALT)		
7	С	(NEW CONTRO	OL WOR	RD)

THE INSTRUCTION OPERATION IS AS FOLLOWS:

1. THE TEST FIELD DESIGNATES A COMPARISON OF TWO BYTES:

```
TEST=0
               TEST IS TRUE (SEE BELOW)
TEST=1
               R1:R2
TEST=2
               TB:T1(R1)
TEST=3
               TB:T1(R2)
TEST=4
               TB:R1
TEST=5
               TB:R2
TEST=6
               TB: T2 (R1)
TEST=7
               TB:T2(R2)
```

- 2. THE CONDITION CODE IS SET TO PATTERN C ON THE RESULT OF THE TEST, AND IS THEN ANDED WITH THE COND FIELD. IF THE RESULT IS NONZERO, OR IF TEST=0, THE REMAINDER OF THE CYCLE IS CONTROLLED BY CONTROL BYTE 1. OTHERWISE, THE REMAINDER OF THE CYCLE IS CONTROLLED BY CONTROL BYTE 2.
- 3. THE A FIELD OF THE CONTROL BYTE NOW DETERMINES THE ACTION, WHICH IS THE MOVE OF A SINGLE BYTE:

```
A=0
                NO ACTION
A=1
                R1 4 T1(R1)
A=2
                R1 4 T2(R1)
A=3
                R1 4 TB
                R2 4 R1
A=4
A=5
                R2 4 T1(R1)
A=6
                R2 4 T2(R1)
                R2 4 TB
A=7
```

- 4. IF THE I1 BIT = 1, INCREMENT REGISTER R.

 IF THE I2 BIT = 1, INCREMENT REGISTER R+1.

 IF THE I3 BIT = 1, INCREMENT REGISTER X+1.

 IF REGISTER X+1 IS THEN 0, SET CC=0 AND TERMINATE

 THE INSTRUCTION.
 - IF THE H BIT = 1, SET CC=1 AND TERMINATE THE INSTRUCTION.
 - IF THE C BIT = 1, REPLACE THE CONTENT OF REGISTER X BY THE CONTROL WORD IN LOCATION M-1-E.
- 5. IF THE INSTRUCTION HAS NOT TERMINATED, RETURN TO STEP 1.

NOTE: REGISTER R, R+1, X, AND X+1 SHOULD NOT OVERLAP.

THE EDIT INSTRUCTION CAN PERFORM CERTAIN FUNCTIONS WITHOUT THE AID OF TRANSLATION TABLES. TWO EXAMPLES ARE GIVEN:

1. TO MOVE A FIXED NUMBER OF BYTES FROM A SOURCE FIELD TO A DESTINATION FIELD, SET UP THE FOLLOWING:

2. TO COMPARE A FIXED NUMBER OF BYTES OF FIELD 1 TO FIELD 2, SET UP THE FOLLOWING:

WHEN THE INSTRUCTION TERMINATES, CC=0 IF THE FIELDS WERE EQUAL. IF THE FIELDS WERE NOT EQUAL, CC=1 AND REGISTERS R AND R+1 POINT TO THE BYTES WHICH COMPARED UNEQUAL.

COMPARES:

52.

ACM R,M (ARITHMETIC COMPARE)
(R):(M)

THE CONTENT OF R IS COMPARED NUMERICALLY WITH THE CONTENT OF M IN FIXED POINT FORM.

CC = PATTERN C.

53.

LCM R,M (LOGICAL COMPARE)
(R):(M)

THE CONTENT OF R IS COMPARED LOGICALLY WITH THE CONTENT OF M, AS 32-BIT POSITIVE NUMBERS. CC = PATTERN C.

54.

FCM R,M (FLOATING COMPARE)
(R):(M)

THE CONTENT OF R IS COMPARED WITH THE CONTENT OF M AS FLOATING POINT NUMBERS.

CC = PATTERN C.

55.

DECM R.M (DOUBLE PRECISION FLOATING COMPARE)

THE CONTENT OF R AND R+1 IS COMPARED WITH THE CONTENT OF M AND M+1 AS DOUBLE PRECISION FLOATING POINT NUMBERS.

CC = PATTERN C.

BCC R,M (BRANCH ON CONDITION CODE)

A BRANCH TO LOCATION M IS EXECUTED UNDER THE FOLLOWING CONDITIONS:

IF R = 0, NEVER BRANCH

R = 1, BRANCH IF CC = 0

R = 2, BRANCH IF CC = 1

R = 3, BRANCH IF CC = 0 OR 1

R = 4, BRANCH IF CC = 2

R = 5, BRANCH IF CC = 0 OR 2

R = 6, BRANCH IF CC = 1 OR 2

R = 7, ALWAYS BRANCH

CC = UNAFFECTED.

57.

(BRANCH IF REGISTER ODD) BRO IF (R[31])=1 THEN (P)+(M) ELSE (P)+(P)+1

> A BRANCH TO LOCATION M IS EXECUTED IF THE NUMBER IN REGISTER R IS ODD. CC = UNAFFECTED.

58.

R,M (BRANCH IF REGISTER EVEN) BRE IF (R[31])=0 THEN (P)+(M) ELSE (P)+(P)+1

> A BRANCH TO LOCATION M IS EXECUTED IF THE NUMBER IN REGISTER R IS EVEN. CC = UNAFFECTED.

BRP R,M (BRANCH IF REGISTER POSITIVE)
IF (R)>0 THEN (P)4(M) ELSE (P)4(P)+1

A BRANCH TO LOCATION M IS EXECUTED IF THE NUMBER IN REGISTER R IS POSITIVE.

CC = UNAFFECTED.

60.

BRNP R,M (BRANCH IF REGISTER NON-POSITIVE)
IF (R) <= 0 THEN (P) 4 (M) ELSE (P) 4 (P) +1

A BRANCH TO LOCATION M IS EXECUTED IF THE NUMBER IN REGISTER R IS LESS THAN OR EQUAL TO ZERO.

CC = UNAFFECTED.

61.

BRN R,M (BRANCH IF REGISTER NEGATIVE)
IF (R)<0 THEN (P)+(M) ELSE (P)+(P)+1

A BRANCH TO LOCATION M IS EXECUTED IF THE NUMBER IN REGISTER R IS LESS THAN ZERO.

CC = UNAFFECTED.

62.

BRNN R,M (BRANCH IF REGISTER NON-NEGATIVE)
IF (R)>=0 THEN (P)4(M) ELSE (P)4(P)+1

A BRANCH TO LOCATION M IS EXECUTED IF THE NUMBER IN REGISTER R IS GREATER THAN OR EQUAL TO ZERO.

CC = UNAFFECTED.

BRZ R,M (BRANCH IF REGISTER ZERO)
IF (R)=0 THEN (P)+(M) ELSE (P)+(P)+1

A BRANCH TO LOCATION M IS EXECUTED IF THE NUMBER IN REGISTER R IS ZERO. CC = UNAFFECTED.

64.

BRNZ R,M (BRANCH IF REGISTER NON-ZERO)
IF (R)#0 THEN (P)4(M) ELSE (P)4(P)+1

A BRANCH TO LOCATION M IS EXECUTED IF THE NUMBER IN REGISTER R IS NON-ZERO.

CC = UNAFFECTED.

SHIFTS:

65.

LSL R, X, A (LEFT SHIFT LOGICAL)

66.

RSL R,X,A (RIGHT SHIFT LOGICAL)

THE CONTENTS OF REGISTERS R AND X ARE SHIFTED LEFT (RIGHT)
TOGETHER A (MOD 64) BITS (R IS ASSUMED TO BE ON THE LEFT) AND THE
VACATED BITS ARE SET TO ZEROS. IF R = X, ONLY ONE REGISTER
IS SHIFTED.
CC = UNAFFECTED.

67.

LSA R,X,A (LEFT SHIFT ARITHMETIC)

68.

RSA R+X+A (RIGHT SHIFT ARITHMETIC)

THE CONTENTS OF REGISTERS R AND X ARE SHIFTED LEFT (RIGHT)
TOGETHER A (MOD 64) BITS (R IS ASSUMED TO BE ON THE LEFT), EXCEPT
THAT THE LEFTMOST (SIGN) BIT OF R IS UNCHANGED. VACATED
LOW-ORDER BITS ARE SET TO ZERO; VACATED HIGH-ORDER BITS ARE
SET TO THE SIGN BIT. IF R = X, ONLY ONE REGISTER IS
SHIFTED, AND ITS SIGN BIT IS PRESERVED.
LSA OVERFLOWS IF BIT 1 IS DIFFERENT FROM BIT O BEFORE SHIFTING.
CC = UNAFFECTED.

69.

LSC R,X,A (LEFT SHIFT CIRCULAR)

70.

RSC R,X,A (RIGHT SHIFT CIRCULAR)

THE CONTENTS OF REGISTERS R AND X ARE ROTATED LEFT (RIGHT) TOGETHER A (MOD 64) BITS (R IS ASSUMED TO BE ON THE LEFT). IF $R = X_0$ ONLY ONE REGISTER IS ROTATED. CC = UNAFFECTED.

SPECIAL PURPOSE:

71.

EXF R,X,A (EXTRACT FIELD)

A1 = BITS 22-26 OF A; A2 = BITS 27-31 OF A.
BITS A1, A1+1, ..., A2 OF REGISTER X ARE PLACED IN THE
LEAST SIGNIFICANT END OF R. THE REMAINING BITS OF R ARE
SET TO ZERO.
CC = UNAFFECTED.

72.

DPF R.X.A (DEPOSIT FIELD)

A1 = BITS 22-26 OF A; A2 = BITS 27-31 OF A.

THE A2-A1+1 LEAST SIGNIFICANT BITS OF X ARE PLACED IN BITS
A1, A1+1, ..., A2 OF R. THE REMAINING BITS OF R ARE UNCHANGED.

CC = UNAFFECTED.

73.

MVW R,X (MOVE WORDS)

THE FIELD BEGINNING AT THE SEGMENT ADDRESS IN R IS MOVED INTO THE FIELD BEGINNING AT THE SEGMENT ADDRESS IN R+1. THE WORD COUNT TO BE MOVED IS IN X. DURING EXECUTION, REGISTERS R, R+1, AND X ARE INCREMENTED, UNTIL R AND R+1 POINT TO THE NEXT WORD AFTER THEIR RESPECTIVE FIELDS AND X CONTAINS ZERO. INDIRECT ADDRESSING AND A ARE IGNORED. CC = UNAFFECTED.

74.

ASCI R.X (ASCII TO INTEGER)

THE ASCII FIELD BEGINNING AT THE SEGMENT BYTE ADDRESS CONTAINED IN X+1 IS CONVERTED TO INTEGER FORMAT UNTIL A NON-NUMERIC CHARACTER IS ENCOUNTERED OR THE MAXIMUM NUMBER OF CHARACTERS TO CONVERT (CONTAINED IN X), IS COMPLETED. THE RESULT IS ADDED TO REGISTERS R AND R+1. DURING EXECUTION, X IS INCREMENTED TO ZERO OR UNTIL A NON-NUMERIC CHARACTER IS ENCOUNTERED. REGISTERS R AND R+1 SHOULD BE INITIALIZED TO THE DESIRED VALUE (USUALLY ZERO) BEFORE ISSUING THIS INSTRUCTION. THIS INSTRUCTION CAN SET ARITHMETIC OVERFLOW.

BCDI R,M (BINARY-CODED-DECIMAL TO INTEGER)

THE CONTENT OF M IS INTERPRETED AS EIGHT 4-BIT BINARY-CODED-DECIMAL DIGITS. THIS NUMBER IS CONVERTED TO A BINARY INTEGER AND PLACED IN R. INVALID BCD CODES ARE TREATED AS ZEROS; HOWEVER, AN INTEGER OVERFLOW TRAP TAKES PLACE IF AN INVALID BCD CODE IS FOUND. CC = UNAFFECTED.

76.

IBCD R.M (INTEGER TO BINARY-CODED-DECIMAL)

THE POSITIVE INTEGER IN M IS CONVERTED TO BINARY-CODED-DECIMAL FORM (EIGHT 4-BIT DIGITS) AND PLACED IN R AND R+1.

CC = UNAFFECTED.

77.

XEQ R.M (EXECUTE)

THE INSTRUCTION IN M IS FETCHED, "INCLUSIVE-ORED" WITH THE CONTENT OF R, AND EXECUTED. THE INSTRUCTION LEFT IN M IS UNCHANGED. IF R=0, THE INSTRUCTION IS NOT MODIFIED. CC = SET BY THE EXECUTED INSTRUCTION.

78.

PSDS R.M (PUSH DATA STACK)

THE ADDRESS M POINTS TO A DATA LABEL. THE INDEX FIELD OF THIS WORD IS INCREMENTED, AND THE WORD IS THEN USED AS IF THE INSTRUCTION WAS AN INDIRECT STORE. AN ARRAY BOUNDS TRAP OCCURS IF THE DATA STACK AREA OVERFLOWS. CC=UNAFFECTED.

PPDS R,M (POP DATA STACK)

THE ADDRESS M POINTS TO A DATA LABEL. A LOAD THROUGH THIS WORD IS PERFORMED, AND THEN THE INDEX FIELD OF THE DATA LABEL IS DECREMENTED. CC = UNAFFECTED.

80.

(LOAD Q AND S) LDQS M (Q) + (M[16-31]) + (DB)(S) + (M[0-15]) + (DB)

> REGISTER DB IS ADDED TO THE CONTENT OF EACH HALFWORD OF M, AND THE RESULTS ARE LOADED INTO Q AND S. CC = UNAFFECTED.

81.

STQS M (STORE Q AND S) (M[0-15])+(S)-(DB)(M[16-31])+(Q)-(DB)

> REGISTER DB IS SUBTRACTED FROM REGISTERS Q AND S. Q-DB IS STORED IN BITS 16-31 OF M; S-DB IS STORED IN BITS 0-15 OF M. REGISTERS DB, Q. AND S ARE UNCHANGED. CC = UNAFFECTED.

STST M (STORE STATUS)
(M) 4(STATUS)

THE STATUS WORD IS STORED IN M. CC = UNAFFECTED.

83.

STRZ M (STORE Z)
(Z) 4 (M)-DB

REGISTER DB IS SUBTRACTED FROM REGISTERS Z. Z-DB IS STORED IN M; REGISTERS DB AND Z ARE UNCHANGED.
THIS IS A PRIVILEGED INSTRUCTION.
CC = UNAFFECTED.

84.

LMS M (LOAD MEMORY ONTO STACK)
S 4 S+1
(S)4(M)

THE STACK POINTER S IS INCREMENTED BY ONE. THE CONTENT OF M IS PLACED INTO THE CORE WORD POINTED TO BY S.
THIS INSTRUCTION CAN CAUSE A STACK OVERFLOW TRAP.
CC = PATTERN A.

85.

ADS M (ADD TO S REGISTER)
(S) 4 (S)+(M)

THE CONTENT OF M IS ADDED TO THE S REGISTER. A STACK INTEGRITY
TRAP RESULTS IF THE CONDITION Q<=S<=Z DOES NOT HOLD AFTED THE ADDITION
CC = UNAFFECTED.

86.

LAR R,M (LOAD ADDRESS INTO REGISTER)
R[0-11]+0;
R[12-31]+M;

THE RELATIVE ADDRESS M IS COMPUTED, WITH MULTILEVEL INDIRECT ADDRESSING ALLOWED, AND PLACED IN THE LOW ORDER BITS OF R. CC = UNAFFECTED.

LBAR ROM (LOAD

(LOAD BYTE ADDRESS INTO REGISTER)

THIS INSTRUCTION IS IDENTICAL TO LAR EXCEPT THAT THE REGISTER IS SHIFTED TWO BITS LEFT AFTER LOADING. IF INDEXING IS USED, REGISTER X CONTAINS A BYTE ADDRESS WHICH IS ADDED TO R AFTER THE LEFT SHIFT.

CC = UNAFFECTED.

88.

LAS ROM

(LOAD ADDRESS ONTO STACK)

S&S + 1

(5)4M

THE STACK POINTER S IS INCREMENTED BY ONE. THE RELATIVE ADDRESS M IS COMPUTED, WITH MULTILEVEL INDIRECT ADDRESSING ALLOWED, AND STORED IN THE CORE WORD POINTED TO BY S. CC = UNAFFECTED.

89.

LFP R.M

(LOAD FROM PROGRAM)

THE WORD IN M IS A PROGRAM LABEL. THE WORD IT REFERENCES
IS LOADED INTO R.
CC = UNAFFECTED.

90.

PUSH R.X

(PUSH)

TEMP & Ri

WHILE TEMP # X DO

BEGIN

S & S+1;

(S) 4 (TEMP);

TEMP & TEMP+1 MOD 8

END;

S 4 S + 1;

(S) 4 (TEMP);

ALL THE WORDS FROM REGISTER R TO REGISTER X ARE PUSHED ONTO THE STACK. IF BIT 31 OF THE INSTRUCTION IS 1 AND THE MACHINE IS IN PRIVILEGED MODE; STACK OVERFLOW IS NOT CHECKED. CC = UNAFFECTED.

BEGIN

END;

P & M;

```
POP R,X (POP)
TEMP & X;
   WHILE TEMP # R DO
    BEGIN
              (TEMP) 4 (S);
             S 4 5-1;
              TEMP 4 TEMP-1 MOD 8;
         END:
     (TEMP) 4 (S);
     5 4 5 - 1;
     THE STACK IS POPPED AND ITS DATA IS STORED IN REGISTERS FROM
     X DOWN TO R.
     CC = UNAFFECTED.
92.
PCAL ROM (PROCEDURE CALL)
     IF R=0 THEN
         BEGIN
              S & S !;
              (S) 4 PROGRAM LABEL REFERENCE TO P+1;
              S & S+1;
              (S) & CC, IDFF, PMFF, S-Q;
              Q 4 Si
              P & Mi
         END
     ELSE
```

A BRANCH TO M OCCURS. IF R=0, A NEW STACK MARKER IS CREATED AND PLACED ON THE STACK. OTHERWISE, THE RETURN ADDRESS IS PLACED IN R. CC = UNAFFECTED.

(R) & PROGRAM LABEL REFERENCE TO P+1;

ECAL A

(EXTERNAL CALL)

THE OPERATION OF THIS INSTRUCTION IS IDENTICAL TO THAT OF PCAL, EXCEPT THAT THE TRANSFER IS MADE TO THE SEGMENT WHOSE XNO IS GIVEN BY BITS 14-21 OF THE INSTRUCTION AND WHOSE SNO IS GIVEN BY BITS 22-31 OF THE INSTRUCTION. THE INDIRECT BIT IS IGNORED IN THIS INSTRUCTION.

CC = UNAFFECTED.

94.

EXIT A

(EXIT)

THIS INSTRUCTION IS USED TO RETURN FROM ROUTINES CALLED BY PCAL AND ECAL. THE STACK MARKER WORD IN (Q-1) SPECIFIES THE RETURN ADDRESS. CC IS RESTORED FROM THE CC FIELD IN (Q). IF PMFF=1, THE IDFF AND THE PMFF BITS IN (Q) ARE USED TO RESET IDFF AND PMFF. FINALLY, S IS SET TO Q-A AND Q IS SET TO Q-(Q[16-31]) (THE QDECR FIELD OF THE STACK MARKER WORD.) THE INDIRECT BIT IS IGNORED IN THIS INSTRUCTION.

CC = UNAFFECTED.

95.

TRAC

(TRACE)

THE TRACE DISABLE BIT OF THE STATUS REGISTER IS SET EQUAL TO BIT 0 OF THE INSTRUCTION WORD.

CC = UNAFFECTED.

PRIVILEGED: (PRIVILEGED INSTRUCTIONS ARE EXECUTIVE ONLY IN PRIVILEGED MODE)

96.

LSTA M (LOAD STATUS)
(STATUS) 4(M)

THE STATUS WORD IS LOADED FROM THE CONTENT OF M. THIS IS A PRIVILEGED INSTRUCTION.

97.

LODZ M (LOAD Z) $(Z) \leftarrow (M) + DB$

REGISTER DB IS ADDED TO THE CONTENT OF M, AND THE RESULT IS LOADED INTO Z.
THIS IS A PRIVILEGED INSTRUCTION.
CC = UNAFFECTED.

98.

LDDB M (LOAD DB)
DB 4 (M)

THE CONTENT OF M IS LOADED INTO REGISTER DB. THIS IS A PRIVILEGED INSTRUCTION.

CC = UNAFFECTED.

99.

STDB M (STORE DB)
M 4 (DB)

THE CONTENT OF DB IS STORED INTO M. THIS IS A PRIVILEGED INSTRUCTION.

CC = UNAFFECTED.

LDST M (LOAD DST)

DST 4 (M)[12-31]

DSL 4 (M)[0-11]

THE DST AND DSL REGISTERS ARE LOADED FROM THE WORD CONTAINED IN M. THIS IS A PRIVILEGED INSTRUCTION.

CC = UNAFFECTED.

101.

SDST M (STORE DST) M[0-111 4 DSL M[12-31] 4 DST

THE DST AND DSL REGISTERS ARE STORED INTO LOCATION M. THIS IS A PRIVILEGED INSTRUCTION. CC = UNAFFECTED.

102.

INT M (INTERROGATE)
M 4 (INR)

THE CONTENT OF THE INTERRUPT REGISTER IS PLACED IN M. THIS IS A PRIVILEGED INSTRUCTION.

CC = UNAFFECTED.

103.

PAUS

(PAUSE)

THE MACHINE IDLES UNTIL AN INTERRUPT OCCURS.
THIS IS A PRIVILEGED INSTRUCTION.
CC = UNAFFECTED.

SIO ROM (START I/O)

THE LEFT 12 BITS OF REGISTER R CONTAIN THE I/O PROCESSOR NUMBER (4 BITS) AND THE DEVICE NUMBER (8 BITS). M IS THE ADDRESS OF AN I/O PROGRAM WHICH IS TO BE EXECUTED BY THE I/O PROCESSOR. AN I/O STATUS HALFWORD IS RETURNED TO THE RIGHT HALF OF REGISTER R BY THE I/O PROCESSOR. THIS IS A PRIVILEGED INSTRUCTION.

CC = UNAFFECTED.

105.

TIO R (TEST I/O)

THE LEFT 12 BITS OF REGISTER R CONTAIN THE I/O PROCESSOR NUMBER (4 BITS) AND THE DEVICE NUMBER (8 BITS). A HALFWORD CONTAINING THE STATUS OF THE DEVICE IS RETURNED TO THE RIGHT HALF OF REGISTER R.

THIS IS A PRIVILEGED INSTRUCTION.

CC = UNAFFECTED.

106.

RIO R.M (READ I/O)

THE LEFT 12 BITS OF REGISTER R CONTAIN THE I/O PROCESSOR NUMBER (4 BITS) AND THE DEVICE NUMBER (8 BITS). IF SUCCESSFUL, A DATA INBOUND HALFWORD IS READ DIRECTLY FROM THIS DEVICE INTO THE RIGHT HALF OF M. THE LEFT HALF OF M IS ZEROED. PROCESSING DOES NOT CONTINUE UNTIL THE READ IS COMPLETED. THE DEVICE STATUS HALFWORD IS RETURNED TO THE RIGHT HALF OF REGISTER R. THIS IS A PRIVILEGED INSTRUCTION. CC = UNAFFECTED.

WIO R.M

(WRITE I/O)

THE LEFT 12 BITS OF REGISTER R CONTAIN THE I/O PROCESSOR NUMBER (4 BITS) AND THE DEVICE NUMBER (8 BITS). A HALFWORD IS WRITTEN DIRECTLY FROM THE RIGHT HALFWORD OF M INTO THE DEVICE DATA OUTBOUND HALFWORD. PROCESSING DOES NOT CONTINUE UNTIL THE WRITE IS COMPLETED. THE DEVICE STATUS HALFWORD IS RETURNED TO THE RIGHT HALF OF REGISTER R. THIS IS A PRIVILEGED INSTRUCTION. CC = UNAFFECTED.

108.

CIO R.M

(COMMAND I/O)

THE LEFT 12 BITS OF REGISTER R CONTAIN THE I/O PROCESSOR NUMBER (4 BITS) AND THE DEVICE NUMBER (8 BITS). A HALFWORD IS WRITTEN DIRECTLY FROM THE RIGHT HALFWORD OF M INTO THE DEVICE COMMAND REGISTER. PROCESSING CONTINUES IMMEDIATELY. THIS COMMAND CAN ALSO BE USED TO SEND A HALFWORD TO ANOTHER CPU OR TO ANY OTHER MODULE WHOSE NUMBER IS PLACED IN REGISTER R. THIS IS A PRIVILEGED INSTRUCTION.

CC = UNAFFECTED.

DECIMAL INSTRUCTIONS

109.

ADDD R+M (ADD DECIMAL)
(R) + (M) + (R)

IN ADDRESS COMPUTATION FOR THIS INSTRUCTION, THE INDEX REGISTER IS ASSUMED TO CONTAIN A NUMBER OF BYTES RATHER THAN A NUMBER OF WORDS. ADDRESS COMPUTATION RESULTS IN A BYTE ADDRESS M. THE LOW-ORDER FOUR BITS OF THE BYTE AT M ARE ADDED DECIMALLY TO THE LOW-ORDER FOUR BITS OF REGISTER R. THE CARRY-IN IS TAKEN AS 0 OR 1 ACCORDING TO WHETHER THE CONDITION CODE IS 0 OR NONZERO. THE CARRY-OUT IS LOADED INTO THE CONDITION CODE. INVALID DIGITS ARE TREATED AS ZEROS, AND CAUSE A TRAP.

CC = 0 IF NO CARRY-OUT OCCURS.

110.

SUBD R M (SUBTRACT DECIMAL)
(R) 4 (R) - (M)

IN ADDRESS COMPUTATION FOR THIS INSTRUCTION, THE INDEX REGISTER IS ASSUMED TO CONTAIN A NUMBER OF BYTES RATHER THAN A NUMBER OF WORDS. ADDRESS COMPUTATION RESULTS IN A BYTE ADDRESS M. THE LOW-ORDER FOUR BITS OF THE BYTE AT M ARE SUBTRACTED DECIMALLY FROM THE LOW-ORDER FOUR BITS OF REGISTER R. IF THE CONDITION CODE IS 1, A BORROW-IN IS ASSUMED (THE CONTENT OF R IS DECREMENTED BY 1 BEFORE SUBTRACTING.) IF THE SUBTRACTION RESULTS IN A BORROW-OUT (BECAUSE (R) < (M)), THE CONDITION CODE IS SET TO 1; ELSE THE CONDITION CODE IS SET TO 1; ELSE THE AND CAUSE A TRAP.

CC = 1 IF BORROW-OUT.
CC = 0 IF NO BORROW-OUT.

0830LETED 9-10-5

TO DO I/O, THE PROGRAMMER MUST SET UP A PROGRAM IN CORE CONSISTING OF I/O COMMAND WORDS (IOCW'S) AND I/O DATA WORDS (IODW'S). EACH IOCW HAS BIT 0 = 1, AND CONTAINS AN OPCODE AND CERTAIN MODIFIER BITS. EACH IOCW MAY BE FOLLOWED BY ONE OR MORE IODW'S, WHICH SPECIFY THE AREA(S) IN MEMORY ON WHICH IT IS TO OPERATE. EACH IODW HAS BIT 0 = 0, AND CONTAINS A BYTE ADDRESS (22 BITS) AND A BYTE COUNT (9 BITS). WHEN AN SIO COMMAND IS ISSUED, THE I/O PROCESSOR EXECUTES THE FIRST IOCW OF THE I/O PROGRAM SUCCESSIVELY ON EACH OF THE FOLLOWING IODW'S, THEN EXECUTES THE NEXT IOCW ON EACH OF THE IODW'S FOLLOWING IT, ETC., UNTIL AN "END" IOCW IS ENCOUNTERED.

EACH I/O DEVICE HAS A DEVICE STATUS DOUBLEWORD (DSD) IN A DEDICATED POSITION IN LOWER CORE STORAGE. THE FIRST WORD CONTAINS A POINTER TO THE IOCW OR IODW CURRENTLY BEING EXECUTED BY THE DEVICE, IF ANY. THE SECOND WORD CONTAINS THE CURRENT BYTE ADDRESS AND BYTE COUNT FOR THE DATA TRANSFER BEING MADE BY THE DEVICE. AS THE DEVICE EXECUTES THE TRANSFER SPECIFIED BY AN IODW, THE BYTE ADDRESS IS INCREMENTED AND THE BYTE COUNT IS DECREMENTED UNTIL IT REACHES ZERO; THEN THE DEVICE PROCEEDS TO THE NEXT IODW.

IOCW:

OP: 000 = END 001 = SENSE

010 = CONTROL

011 = JUMP

100 = WRITE

101 = READ

110 = INTERRUPT THE CPU WHOSE MODULE NO. IS IN BITS 12-15

FLAGS: NOT YET DEFINED

ADDRESS: ABSOLUTE CORE ADDRESS, USED IN SENSE, CONTROL,

AND JUMP INSTRUCTIONS.

IODW:

COUNT: NUMBER OF BYTES TO BE PROCESSED.

ADDRESS: ABSOLUTE BYTE ADDRESS OF FIRST BYTE TO BE

PROCESSED.

14. I/O DEVICE STATUS TABLE

THE I/O DEVICE STATUS TABLE OCCUPIES 512 WORDS OF CORE IN A DEDICATED LOCATION. IT HAS A DOUBLEWORD, CALLED A DEVICE STATUS DOUBLEWORD, FOR EVERY I/O DEVICE IN THE SYSTEM (UP TO 256 DEVICES.) THE FORMAT OF THE DEVICE STATUS DOUBLEWORD IS:

FIRST WORD

SECOND WORD

MOD: CPU MODULE NUMBER

PROG: ABSOLUTE CORE ADDRESS OF THE CURRENT IOCW OR IODW IN THE I/O PROGRAM NOW BEING EXECUTED, IF ANY.

COUNT: NUMBER OF BYTES OR WORDS REMAINING TO BE PROCESSED UNDER THE CURRENT IODW. (IF WORD COUNT, THIS FIELD OCCUPIES BITS 1-11.)

ADDR: ABSOLUTE BYTE OR WORD ADDRESS OF THE BYTE OR WORD CURRENTLY BEING PROCESSED. (IF WORD ADDRESS, THIS FIELD OCCUPIES BITS 12-31.)

CPU - MEMORY

```
# # # SEXTRA BIT:
          MEMORY ADDRESS
                          * * *
                              NOT USED
*MOD* *MOP*
                          * * *
 ** **
0-3,4----31
             MEMORY - CPU
****
                          * * * SEXTRA BIT:
     DATA OR ADDRESS OF PARITY ERROR
                          * * * PARITY ERROR
#MOD# #
*******************************
   0----31
             CPU - MEMORY
************************
                          # # # MEXTRA BIT:
             DATA
                             NOT USED
#MOD# #
CPU - I/0
***
  * * *
                          # # # SEXTRA BIT:
*MOD* *IOP* DEVICE NO. * COMMAND ADDRESS OR DATA * * * NOT USED
****
   0-3,4-----31
        INTERRUPTING MODULE - CPU
****** ******************************
                          * * * SEXTRA BIT:
*MOD* *XXX* DEVICE NO.* STATUS OR ADDRESS OF * * * MEMORY PARITY
                              ERROR
* * * * * *
                PARITY ERROR
                         * * *
****
   0-3,4-----31
             I/0 / CPU
*******************************
             43
MOD# #
                   STATUS
                          # # # MEXTRA BIT
       DATA
                          * * * NOT USED
# # (READ DIRECT ONLY)#
************************
```

SECTION II

MACHINE INSTRUCTIONS

IN THE FOLLOWING EXPLANATIONS,

- R = THE REGISTER SPECIFIED IN THE R FIELD.
- X = THE REGISTER SPECIFIED IN THE X FIELD.
- M = THE RESULT OF NORMAL ADDRESS COMPUTATION. NOTE THAT M MAY BE A REGISTER, A MEMORY ADDRESS, OR IMMEDIATE DATA.
- A = THE A FIELD OF THE INSTRUCTION.

LOAD R.M (LOAD)

REGISTER R IS LOADED WITH THE CONTENT OF M. CC = UNAFFECTED.

1.

LLH R,M (LOAD LEFT HALF) (R[16-31]) 4 (M[0-15]) (R[0-15]) 4 0

BITS 0-15 OF THE CONTENT OF M IS LOADED INTO BITS 16-31 OF R. BITS 0-15 OF R ARE SET TO ZERO. CC = UNAFFECTED.

2.

LRH R,M (LOAD RIGHT HALF) (R[16-31]) 4 (M[16-31]) (R[0-15]) 4 0

BITS 16-31 OF THE CONTENT OF M IS LOADED INTO BITS 16-31 OF R. BITS 0-15 OF R ARE SET TO ZERO. CC = UNAFFECTED.

3.

STOR R+M (STORE)
(M) 4 (R)

THE CONTENT OF R IS STORED IN M. CC = PATTERN A.

SIO ROM (START I/O)

THE LEFT 12 BITS OF REGISTER R CONTAIN THE I/O PROCESSOR NUMBER (4 BITS) AND THE DEVICE NUMBER (8 BITS). M IS THE ADDRESS OF AN I/O PROGRAM WHICH IS TO BE EXECUTED BY THE I/O PROCESSOR. AN I/O STATUS HALFWORD IS RETURNED TO THE RIGHT HALF OF REGISTER R BY THE I/O PROCESSOR. THIS IS A PRIVILEGED INSTRUCTION. CC = UNAFFECTED.

105.

TIO R (TEST 1/0)

THE LEFT 12 BITS OF REGISTER R CONTAIN THE I/O PROCESSOR NUMBER (4 BITS) AND THE DEVICE NUMBER (8 BITS). A HALFWORD CONTAINING THE STATUS OF THE DEVICE IS RETURNED TO THE RIGHT HALF OF REGISTER R.

THIS IS A PRIVILEGED INSTRUCTION. CC = UNAFFECTED.

106.

HIO R (HALT I/O)

THE LEFT 12 BITS OF REGISTER R CONTAIN THE I/O PROCESSOR NUMBER (4 BITS) AND THE DEVICE NUMBER (8 BITS). THIS DEVICE IS HALTED, AND ITS STATUS HALFWORD IS RETURNED TO THE RIGHT HALF OF REGISTER R. THIS IS A PRIVILEGED INSTRUCTION. CC = UNAFFECTED.

RIO ROM (READ I/O)

THE LEFT 12 BITS OF REGISTER R CONTAIN THE I/O PROCESSOR NUMBER (4 BITS) AND THE DEVICE NUMBER (8 BITS). IF SUCCESSFUL, A DATA INBOUND HALFWORD IS READ DIRECTLY FROM THIS DEVICE INTO THE RIGHT HALF OF M. THE LEFT HALF OF M IS ZEROED. PROCESSING DOES NOT CONTINUE UNTIL THE READ IS COMPLETED. THE DEVICE STATUS HALFWORD IS RETURNED TO THE RIGHT HALF OF REGISTER R. THIS IS A PRIVILEGED INSTRUCTION. CC = UNAFFECTED.

108.

WIO ROM (WRITE I/O)

THE LEFT 12 BITS OF REGISTER R CONTAIN THE I/O PROCESSOR NUMBER (4 BITS) AND THE DEVICE NUMBER (8 BITS). A HALFWORD IS WRITTEN DIRECTLY FROM THE RIGHT HALFWORD OF M INTO THE DEVICE DATA OUTBOUND HALFWORD. PROCESSING DOES NOT CONTINUE UNTIL THE WRITE IS COMPLETED. THE DEVICE STATUS HALFWORD IS RETURNED TO THE RIGHT HALF OF REGISTER R. THIS IS A PRIVILEGED INSTRUCTION. CC = UNAFFECTED.

109.

CIO ROM (COMMAND I/O)

THE LEFT 12 BITS OF REGISTER R CONTAIN THE I/O PROCESSOR NUMBER (4 BITS) AND THE DEVICE NUMBER (8 BITS). A HALFWORD IS WRITTEN DIRECTLY FROM THE RIGHT HALFWORD OF M INTO THE DEVICE COMMAND REGISTER. PROCESSING CONTINUES IMMEDIATELY. THIS COMMAND CAN ALSO BE USED TO SEND A HALFWORD TO ANOTHER CPU OR TO ANY OTHER MODULE WHOSE NUMBER IS PLACED IN REGISTER R. THIS IS A PRIVILEGED INSTRUCTION.

CC = UNAFFECTED.

DECIMAL INSTRUCTIONS

110.

ADDD R.M (ADD DECIMAL) $(R) \leftrightarrow (M) \leftrightarrow (R)$

> IN ADDRESS COMPUTATION FOR THIS INSTRUCTION, THE INDEX REGISTER IS ASSUMED TO CONTAIN A NUMBER OF BYTES RATHER THAN A NUMBER OF WORDS. ADDRESS COMPUTATION RESULTS IN A BYTE ADDRESS M. THE LOW-ORDER FOUR BITS OF THE BYTE AT M ARE ADDED DECIMALLY TO THE LOW-ORDER FOUR BITS OF REGISTER R. THE CARRY-IN IS TAKEN AS 0 OR 1 ACCORDING TO WHETHER THE CONDITION CODE IS 0 OR NONZERO. THE CARRY-OUT IS LOADED INTO THE CONDITION CODE. INVALID DIGITS ARE TREATED AS ZEROS, AND CAUSE A TRAP. CC = 0 IF NO CARRY-OUT

CC = 1 IF A CARRY-OUT OCCURS.

111.

SUBD R.M (SUBTRACT DECIMAL) $(R) \leftarrow (R) - (M)$

> IN ADDRESS COMPUTATION FOR THIS INSTRUCTION, THE INDEX REGISTER IS ASSUMED TO CONTAIN A NUMBER OF BYTES RATHER THAN A NUMBER OF WORDS. ADDRESS COMPUTATION RESULTS IN A BYTE ADDRESS M. THE LOW-ORDER FOUR BITS OF THE BYTE AT M ARE SUBTRACTED DECIMALLY FROM THE LOW-ORDER FOUR BITS OF REGISTER R. IF THE CONDITION CODE IS 1, A BORROW-IN IS ASSUMED (THE CONTENT OF R IS DECREMENTED BY 1 BEFORE SUBTRACTING.) IF THE SUBTRACTION RESULTS IN A BORROW-OUT (BECAUSE (R) < (M)), THE CONDITION CODE IS SET TO 1; ELSE THE CONDITION CODE IS SET TO 0. INVALID DIGITS ARE TREATED AS ZEROS, AND CAUSE A TRAP.

CC = 1 IF BORROW-OUT.

CC = 0 IF NO BORROW-OUT.