

DDC  
DISC

# OPERATING AND SERVICE MANUAL

## 12606B

### DISC MEMORY INTERFACE KIT

#### Card Assemblies

12606-6001, Rev 845

12606-6002, Rev 902

#### Note

This manual should be retained with Volume Three  
of the HP Computer System Documentation.

## TABLE OF CONTENTS

Section	Page	Section	Page
<b>I</b>		<b>4-8.</b>	<b>Detailed Theory . . . . . 4-1</b>
<b>GENERAL INFORMATION</b>		<b>4-9.</b>	<b>Reference Information . . . . . 4-1</b>
1-1.	1-1	4-11.	Binary Voltage Levels . . . . . 4-1
1-3.	1-1	4-12.	Logic Circuits . . . . . 4-1
1-4.	1-1	4-14.	Abbreviations . . . . . 4-1
1-7.	1-1	4-15.	Signal Names . . . . . 4-1
1-9.	1-1	4-21.	Disc Signals . . . . . 4-2
1-15.	1-1	4-22.	Multiple Discs . . . . . 4-2
1-16.	1-1	4-23.	Location of Controls . . . . . 4-2
1-19.	1-2	4-24.	Additional Information . . . . . 4-2
<b>II</b>		4-28.	Power-on Initialization . . . . . 4-3
<b>INSTALLATION</b>		4-46.	Write Operations . . . . . 4-7
2-1.	2-1	4-47.	General . . . . . 4-7
2-3.	2-1	4-48.	OTA/B Instruction . . . . . 4-7
2-7.	2-1	4-55.	STC Instruction . . . . . 4-7
2-8.	2-1	4-61.	Disc Writing . . . . . 4-8
2-11.	2-1	4-62.	Sector Coincidence . . . . . 4-8
2-16.	2-2	4-66.	Sector Coincidence FF . . . . . 4-8
2-18.	2-2	4-69.	Run FF . . . . . 4-9
<b>III</b>		4-73.	Write Control Operations . . . . . 4-9
<b>PROGRAMMING</b>		4-83.	Data Transfer to Disc . . . . . 4-11
3-1.	3-1	4-91.	Incomplete Sector . . . . . 4-11
3-4.	3-1	4-92.	Track Protection . . . . . 4-11
3-8.	3-1	4-97.	Abort Store FF . . . . . 4-12
3-11.	3-1	4-99.	Termination of Writing . . . . . 4-12
3-13.	3-1	4-100.	General . . . . . 4-12
3-15.	3-2	4-101.	Termination by DMA System . . . . . 4-12
3-17.	3-2	4-103.	Termination by Abort . . . . . 4-12
3-21.	3-2	4-108.	Post-Write State . . . . . 4-13
3-23.	3-2	4-109.	Read Operations . . . . . 4-13
3-27.	3-3	4-129.	LIA/B Instruction . . . . . 4-15
3-29.	3-3	4-137.	CLF and SFS Instructions . . . . . 4-16
3-31.	3-4	4-139.	SFC Instruction . . . . . 4-16
3-33.	3-4		
3-35.	3-4	<b>V</b>	<b>MAINTENANCE</b>
3-40.	3-4	5-1.	Introduction . . . . . 5-1
3-48.	3-4	5-3.	Preventive Maintenance . . . . . 5-1
3-50.	3-5	5-6.	Corrective Maintenance . . . . . 5-1
3-52.	3-5	5-7.	General . . . . . 5-1
3-53.	3-5	5-9.	Interconnections . . . . . 5-1
3-61.	3-7	5-11.	Signal Voltages . . . . . 5-1
3-64.	3-7		
<b>IV</b>		<b>VI</b>	<b>REPLACEABLE PARTS</b>
<b>THEORY OF OPERATION</b>		6-1.	Introduction . . . . . 6-1
4-1.	4-1	6-5.	Ordering Information . . . . . 6-1
4-4.	4-1		

## LIST OF ILLUSTRATIONS

Figure	Title	Page	Figure	Title	Page
3-1.	Probability of Sector Access in Current Disc Revolution . . . . .	3-2	4-7.	LIA/B Instruction and Resulting Disc System Operations, Timing Chart . . . . .	4-15
4-1.	Control Signals Transferred to and from Disc Memory, Timing Chart . . . . .	4-2	4-8.	Delay in Sector Counter Advance, Timing Chart . . . . .	4-16
4-2.	Sector Counter Timing Chart . . . . .	4-6	5-1.	Integrated Circuit Pin Connections . . . . .	5-2
4-3.	OTA/B Instruction and Resulting Disc System Operations, Timing Chart . . . . .	4-7	5-2.	Data Channel Interface Card (12606-6001), Part Location Diagram . . . . .	5-4
4-4.	STC Instruction and Resulting Disc System Operations, Timing Chart . . . . .	4-8	5-3.	Data Channel Interface Card (12606-6001), Schematic Diagram . . . . .	5-5
4-5.	Sector Coincidence, Timing Chart . . . . .	4-9	5-4.	Command Channel Interface Card (12606-6002), Part Location Diagram . . . . .	5-6
4-6.	Write and Read Control, Timing Chart . . . . .	4-10	5-5.	Command Channel Interface Card (12606-6002), Schematic Diagram . . . . .	5-7

## LIST OF TABLES

Table	Title	Page	Table	Title	Page
2-1.	Track Protect Diodes . . . . .	2-1	5-2.	Data Channel Interface Card (12606-6001), Reference Designation Index . . . . .	5-4
3-1.	Disc Memory Characteristics . . . . .	3-1	5-3.	Data Channel Interface Card, 48-Pin Connector Signals . . . . .	5-5
3-2.	Disc Status Word . . . . .	3-3	5-4.	Command Channel Interface Card (12606-6002), Reference Designation Index . . . . .	5-6
3-3.	Data-Transfer Control Words . . . . .	3-5	5-5.	Command Channel Interface Card, 48-Pin Connector Signals . . . . .	5-7
3-4.	Typical Disc Subroutine . . . . .	3-6	6-1.	Replaceable Parts . . . . .	6-2
4-1.	Location of Controls . . . . .	4-2	6-2.	Reference Designations and Abbreviations . . . . .	6-3
4-2.	Data Card Flip-Flops and Registers . . . . .	4-3	6-3.	Code List of Manufacturers . . . . .	6-4
4-3.	Command Card Flip-Flops and Registers . . . . .	4-4			
5-1.	Integrated Circuit Input Levels, Output Levels, and Delay Times . . . . .	5-3			

## SECTION I

### GENERAL INFORMATION

#### 1-1. INTRODUCTION.

1-2. This manual provides installation, operating, programming, and service information for the Hewlett-Packard (HP) 12606B Disc Memory Interface Kit.

#### 1-3. DESCRIPTION.

##### 1-4. GENERAL.

1-5. The equipment portion of the kit furnishes the control circuits and cable for connecting an HP 2770A/-001/-002/-003 or 2771A/-001/-002/-003 Disc Memory to an HP 2114B, 2115A, 2116A, or 2116B Computer. The control circuits are on two plug-in cards which install in the computer card cage. The cable supplied with the kit connects the cards to the disc memory.

1-6. The cards must not be installed in the HP 2150A or 2150B Input/Output and Memory Extender, or in the 2151A Input/Output Extender. These extender units do not have the direct memory access capability necessary for operation of the disc system.

##### 1-7. INTERFACE KIT CONTENTS.

1-8. The disc memory interface kit consists of the following:

- a. Data channel interface card (part no. 12606-6001).
- b. Command channel interface card (part no. 12606-6002).
- c. Interface cable, 10 feet (part no. 12606-6004).
- d. Disc diagnostic tape (part no. 20346C).

#### Note

The part number of the program tape includes a suffix letter which identifies a particular revision of the tape. The first issue of a tape is identified by the letter A. Subsequent revisions are identified in alphabetical sequence as B, C, D, etc. If revision of a tape requires changes to associated documentation, an updating supplement for the documentation is supplied when the new tape is furnished. Always use the latest revision of a program tape, even if different from that specified in this manual, together with all updating documentation.

e. Operating and service manual with supplement covering diagnostic program procedures (part no. 12606-90012).

#### 1-9. IDENTIFICATION.

1-10. Hewlett-Packard uses five digits and a letter (00000A) to identify standard interface kits. If the designation of the kit received does not agree with the designation on the title page of this manual, there are differences between the kit received and the kit described in this manual. These differences are explained in change sheets and manual supplements available at HP Sales and Service Offices. (Addresses of these offices are listed at the back of this manual.)

1-11. The two plug-in printed circuit cards supplied with the kit are each identified by a part number marked in a corner of the card. In addition to a part number, each card is further identified by a letter, a date code, and a division code marked on the card (e.g. A-921-22). The letter identifies the version of the etched circuit on the card. The date code (three digits) refers to the electrical characteristics of the board with components mounted. The division code (two digits) identifies the Hewlett-Packard division which manufactured the card. If the date code on a printed-circuit card does not agree with the date code shown on the corresponding logic diagram in this manual, the card differs from the one described in this manual. These differences are explained in change sheets or a manual supplement available at HP Sales and Service Offices.

1-12. The interface cable is identified by its part number, marked on one of the plugs attached to the cable.

1-13. The diagnostic program tape is identified by name and part number, marked on a label affixed to the beginning of the tape.

1-14. The manual and manual supplement are identified by title, part number, and publication date, marked on the title page of the document.

#### 1-15. ADDITIONAL ITEMS REQUIRED.

##### 1-16. EQUIPMENT.

1-17. In addition to the computer, disc memory, and disc memory power supply, use of the disc memory interface kit requires that the computer include the direct memory access (DMA) option. This option consists of the HP 12578A or 12578A-001 Accessory Kit (for the HP 2115A, 2116A, or 2116B Computers), or the HP 12607A Accessory Kit (for the HP 2114B Computer).

1-18. Use of the disc diagnostic tape requires that the computer installation include an HP 2752A or 2754B Teleprinter.

1-19. DOCUMENTS.

1-20. In addition to the manual and manual supplement supplied with the disc memory interface kit, the following documents furnish information pertinent to the use of the interface kit:

a. Operating and service manual for direct memory access kit, manual part no. as follows:

(1) Part no. 12607-90002 for the 12607A Direct Memory Access Kit.

(2) Part no. 12578-9001 for the 12578A or 12578A-001 Direct Memory Access Kit.

b. Operating and service manual for the disc memory, manual part no. as follows:

(1) Part no. 02770-9001 for the 2770A/-001 or 2771A/-001 Disc Memory.

(2) Part no. 02770-90043 for the 2770A-002/-003 or 2771A-002/-003 Disc Memory.

## SECTION II

### INSTALLATION

#### 2-1. INTRODUCTION.

2-2. This section provides information for unpacking, initial inspection, installation, and checkout of the disc memory interface kit. The computer, disc memory, disc memory power supply, and other required equipment, should be installed and prepared for operation before installing the interface kit.

#### 2-3. UNPACKING AND INITIAL INSPECTION.

2-4. If the disc memory interface kit is received separated from the computer, inspect the carton containing the kit before opening. If there is external evidence of damage, or if the box rattles, request that the carrier's agent be present when the carton is opened.

2-5. Inspect each component of the kit as the parts are unpacked. Look for such evidence of damage as cracks, dents, broken components, detached parts, corrosion, water damage, etc. If any part of the kit is damaged, retain the carton, packing material, and shipping papers, and immediately notify the carrier and the nearest Hewlett-Packard Sales and Service Office. The Sales and Service Office will arrange for repair or replacement of damaged parts without waiting for settlement of claims against the carrier.

2-6. After inspecting all components, refer to paragraph 1-7 of this manual and ensure that the kit is complete. Also check the part numbers given in paragraph 1-7 against the part numbers on the kit components. If the kit is incomplete, or if an incorrect component has been furnished, notify the nearest Hewlett-Packard Sales and Service Office.

#### 2-7. PREPARATION FOR INSTALLATION.

#### 2-8. COMPUTATION OF CURRENT REQUIREMENTS.

2-9. The cards in the interface kit obtain their operating voltages from the computer power supply. Before installing the cards, it is necessary to determine whether they will impose an excessive added load on the power supply. Together, these cards require 2.40 amperes from the +4.5 volt source, and 0.24 amperes from the -2 volt source. If these amounts will overload the computer power supply, an HP 2160A Power Supply Extender must be used.

2-10. The disc memory has its own power supply, which furnishes all ac and dc operating voltages required by the disc memory.

#### 2-11. PROTECTION OF TRACKS.

2-12. A track protect switch on the data channel interface card permits a read-only status to be selected for some or all disc tracks. This protect feature is in effect when the switch is in the up position. As shipped from the factory, the card can protect track 000 only. By removing diodes from the card before it is installed in the computer, additional groups of tracks can be protected when the switch is in the up position.

2-13. If protection is not desired for any track, no removal of diodes is required. The track protect switch is simply set to the down position when the computer is in operation. Similarly, if only track 000 is to be protected, no diodes are removed, and the track protect switch is set to the up position when track protection is desired.

2-14. When more than one track is to be protected, diodes are removed from the data channel interface card in accordance with table 2-1. If the disc has fewer than 200 (octal) tracks, the table applies to the extent of the number of tracks on the disc.

Table 2-1. Track Protect Diodes

TRACKS PROTECTED WITH TRACK PROTECT SWITCH UP (OCTAL TRACK ADDRESS)	QUANTITY OF PROTECTED TRACKS (DECIMAL)	DIODES REMOVED
00	1	None
00, 01	2	CR1
00 through 03	4	CR1,2
00 through 07	8	CR1,2,3
00 through 17	16	CR1 through CR4
00 through 37	32	CR1 through CR5
00 through 77	64	CR1 through CR6
00 through 177	128	CR1 through CR7

2-15. The locations of track protect diodes are shown in figure 5-2. Diodes which have been removed can later be replaced to reduce the number of tracks protected. When removing or replacing diodes, observe the normal precautions for avoiding damage to components and circuit cards.

**2-16. INSTALLATION.**

2-17. Installation of the disc memory interface kit is performed as follows:

- a. Set the power ON switch on the disc memory power supply to the off (down) position.
- b. Remove power from the computer by means of the computer POWER switch.
- c. Gain access to the computer card cage, and insert the data channel interface card (part no. 12606-6001) in the card slot corresponding to the desired I/O address and select code.
- d. Insert the command channel interface card (part no. 12606-6002) next to the 12606-6001 card. The I/O select code of the 12606-6002 card must be 1 less than that of the 12606-6001 card.
- e. Connect the double connector on the end of the interface cable (part no. 12606-6004) to the two interface cards. The portion of the connector marked DATA must fit

on the data channel interface card, and the portion marked COMMAND must fit on the command channel interface card.

**CAUTION**

In the next step, do not accidentally make connection to connector J3 of the disc memory power supply.

- f. Connect the 50-pin plug on the interface cable to connector J10 on the disc memory. Leave sufficient slack in the cable to prevent strain.

**2-18. INSTALLATION CHECKOUT.**

2-19. After installation, check the operation of the disc memory, disc memory power supply, and disc memory interface kit by running the disc memory diagnostic program described in the supplement to this manual. In the read/write portion of the program, check all tracks and sectors on the disc, making at least three passes of the test using the worst-case test word; 1100110011001100CC.

## SECTION III

### PROGRAMMING

#### 3-1. INTRODUCTION.

3-2. This section contains information for programming the disc memory interface. The following topics are discussed:

- a. Disc characteristics.
- b. Sector and track addresses.
- c. Channel addresses.
- d. Timing
- e. Parity.
- f. Disc status word.
- g. Read/write transfer.
- h. End-of-track.
- i. Multiple disc programming.
- j. Track protection.
- k. Write or read abort.
- l. DMA lockup.
- m. Power-off periods.
- n. Interrupts.
- o. Programming procedure.

3-3. Refer to the operating and service manual for the DMA option for additional programming information.

#### 3-4. DISC CHARACTERISTICS.

3-5. Data is organized on the surface of the disc in bits, words, sectors, and programmable tracks. A programmable track is a track that can be addressed by the program with a given track number. The programmable track is made up of four physical tracks, all associated with the same track number. When writing or reading takes place in a programmable track, circuits in the disc memory automatically select the appropriate physical track. Two disc revolutions are required to write or read an entire programmable track. Each programmable track consists of 90 sectors, each sector being made of of 64 17-bit words. Thus, there are 5760 words in a programmable track.

3-6. As far as programming is concerned, and for explaining the theory of operation of the disc interface cards, the programmable track may be considered a single physical track. Consequently, henceforth in this manual the term "track" will be used when referring to a programmable track.

3-7. The principal programming characteristics of the disc memory are shown in table 3-1.

#### 3-8. SECTOR AND TRACK ADDRESSES.

3-9. The smallest addressable unit of data in the disc memory is one sector (64 words). In each track, the sectors are identified by the octal numbers 000 through 131, proceeding in numerical sequence from the track origin.

3-10. Tracks are identified in octal notation, starting with track number 000 and proceeding in numerical sequence to the highest numbered track.

#### 3-11. CHANNEL ADDRESSES.

3-12. The disc system has a data channel and a command channel, each of which can be addressed by the computer program. The data channel is associated with the data channel interface card, and is addressed by using the I/O select code for that card. The command channel is associated with the command channel interface card, and is addressed by the I/O select code for the command channel card.

#### 3-13. COMMAND CHANNEL I/O SELECT CODE.

3-14. The command channel I/O select code can be used in the OTA/B, LIA/B, CLF, SFS, and SFC instructions. The OTA/B instruction sends to the disc system a control word which specifies the starting track and starting sector for a disc data transfer operation. The control word also

Table 3-1. Disc Memory Characteristics

DISC TYPE	QUANTITY OF TRACKS	TRACK ADDRESS RANGE (OCTAL)	TOTAL NO. OF WORDS
2770A (unexpanded)	32	000-037	184,320
2770A-001/-002/-003	64	000-077	368,640
2771A (unexpanded)	64	000-077	368,640
2771A-001/-002/-003	128	000-177	737,280
NOTE: Numbers in this table are in decimal form unless otherwise specified.			

indicates whether reading or writing will take place. The LIA/B instruction acquires a disc status word from the disc system. The CLF and SFS instructions are used principally for equipment diagnostic purposes, and indicate when the track origin is reached or passed. The SFC instruction checks the state of the SCP flip-flop on the disc command card; this instruction is used only for equipment troubleshooting programming.

### 3-15. DATA CHANNEL I/O SELECT CODE.

3-16. Two instructions use the data channel I/O select code; these are the STC and CLC instructions. The STC instruction initiates the transfer of data to or from the disc after preliminary instructions have established the disc and core-memory locations to be used. The STC instruction must come after the OTA/B instruction that furnishes the control word containing the disc starting address. However, the time between the OTA/B and STC instructions can be any time that is convenient. The CLC instruction is used to abort a disc read or write operation by cutting off data transfer during the course of the operation.

### 3-17. TIMING.


3-18. Timing characteristics of the disc are as follows (all figures are approximate because disc speed may vary slightly from the nominal amount):

- a. Speed: 3450 RPM for a disc operating from a 60-Hz power line, 2880 RPM for a 50-Hz power line.
- b. Maximum access time (time for two disc revolutions): 34.8 milliseconds for the 60-Hz disc, 41.6 milliseconds for the 50-Hz disc.
- c. Average access time: 17.4 milliseconds for the 60-Hz disc, 20.8 milliseconds for the 50-Hz disc.
- d. Word transfer rate to or from the disc:
  - (1) For the 60-Hz disc, 6.0 microseconds per word, 375 microseconds per sector, 17.4 milliseconds per 90-sector track (5760 words), 165 words per millisecond.
  - (2) For the 50-Hz disc, 7.2 microseconds per word, 450 microseconds per sector, 20.8 milliseconds per 90-sector track (5760 words), 135 words per millisecond.

3-19. The address of the next sector to pass under the read/write head forms part of the disc status word. By examining the next-sector address, the program can take action that will most efficiently utilize time. For instance, if disc data are to be read from two groups of sectors, the sectors that will be first to pass under the read/write head can be read first. Another use of the next-sector address is to determine the next sector or sectors available for writing.

3-20. The address indicated for the next sector could immediately precede an address in which reading or writing

is desired. However, the time required for execution of read or write instructions may make it impossible to access the desired sector until the following disc revolution. A flag in the disc status word is set to logic 1 when it is impossible to access the next sector in the current disc revolution. When the flag is logic 0, access to the next sector may be possible, depending on how many read or write instructions are required and on how close the sector is to the read/write head. Since there is no indication of the distance of the sector from the read/write head, obtaining access to the sector in the same disc revolution can be expressed only as a probability. Figure 3-1 shows this probability. The horizontal axis of the graph is the time from the end of the LIA/B instruction which acquires the disc status word, to the end of the STC instruction which initiates a transfer of data to or from the disc. Included in figure 3-1 is a line showing the probability of accessing sector N + 1, where N is the next sector. As the illustration shows, the access times are dependent on the power line frequency for which the disc is designed.



2032-1

Figure 3-1. Probability of Sector Access in Current Disc Revolution

### 3-21. PARITY.

3-22. Each word written on the disc consists of 16 data bits and one parity bit. The parity bit is generated when the word is written, and parity is automatically checked each time the word is read. Occurrence of a parity error is indicated by a flag in the disc status word.

### 3-23. DISC STATUS WORD.

3-24. The disc status word is a 16-bit word which can be acquired from the disc system by the LIA/B instruction. The instruction must use the disc command channel I/O select code.

3-25. The format and content of the disc status word are shown in table 3-2. The various parts of the word are updated at different times.

3-26. Bits 3 and 1 of the disc status word are reset to logic 0 by an STC instruction with the disc data channel I/O select code. Since this instruction starts a transfer of

Table 3-2. Disc Status Word

BITS	DESCRIPTION
15	Sector Flag. Logic 1 indicates that the sector designated by bits 14-8 of the disc status word is not accessible in the current disc revolution.
14 thru 8	Next-Sector Address. Indicates address of sector which will follow the sector currently under the read/write heads. Bit 8 is the low-order bit.
7	Disc Ready Flag. Logic 1 indicates that the disc is ready for use or is in use. Logic 0 indicates that the disc is currently not ready for use for one of the following reasons: <ul style="list-style-type: none"> <li>a. Low disc speed.</li> <li>b. Certain disc circuits are defective.</li> <li>c. Disc memory not connected to the computer.</li> <li>d. Disc memory not connected to the disc power supply.</li> <li>e. Low line voltage or no line voltage applied to the disc power supply.</li> <li>f. Disc power supply not turned on or defective.</li> </ul>
6	Read Inhibit Flag. Logic 1 when the "not" Read Inhibit signal from the disc is false. Used only for equipment troubleshooting purposes.
5	Sector Address Coincidence Flag. Logic 1 indicates that sector address coincidence has occurred since the last STC instruction addressed the disc data channel. Logic 0 indicates that sector address coincidence has not occurred. This bit is used only for equipment troubleshooting purposes.
4	Not used.
3	Abort Flag. Logic 1 indicates that bit 7 of the disc status word has been logic 0 at least once since performance of the last STC instruction that addressed the disc data channel. Consequently, the data transfer concerned may not have been successfully completed. Logic 0 indicates that bit 7 has been logic 1 since the last STC instruction which addressed the disc data channel. Bit 3 is also set to logic 1 if low AC line voltage is furnished to the disc memory power supply. Bit 3 is reset by an STC instruction that addresses the disc data channel.
2	Writing Enabled Flag. Logic 1 indicates that the currently selected disc track is not protected by the track protect switch. Logic 0 indicates the track is protected. This bit has significance only after a disc track has been specified for writing by an OTA/B instruction.
1	Parity Error Flag. Logic 1 indicates read parity error has occurred. Logic 0 indicates no read parity error has occurred. Bit 1 is reset by an STC instruction that addresses the disc data channel.
0	Disc Busy Flag. Logic 1 indicates that a disc read or write operation has been initiated, is in progress, or is being terminated. Logic 0 indicates that none of these conditions exists. If writing or reading ends before the end of a sector, the busy flag remains logic 1 until the end of the sector is reached.

data to or from the disc, a check of bits 3 and 1 after completion of the data transfer provides an indication of certain types of data transfer failure.

### 3-27. READ/WRITE TRANSFER.

3-28. At least one sector must be allowed to elapse between the end of a read or write operation and the start of another read or write operation. This precaution must be observed because there is insufficient time between sectors to program the second operation. If an attempt is made to perform such an operation, the first operation will either be aborted before the transfer of all data, or the second operation will wait until rotation of the disc brings the desired sector around for the second time.

### 3-29. END-OF-TRACK.

3-30. When the end of a 90-sector track is reached while writing or reading, the operation does not continue in the next track. Moreover, a single write or read operation must not cross the track origin; otherwise, at the start of the new track, writing or reading will take place starting at sector 46 (decimal) of the old track. When it is necessary to cross the track origin, a new disc operation must be initiated after the last sector of the track. As a result, two disc revolutions will elapse before the writing or reading will recommence. However, if programmed to do so, the new operation can commence in sector 001 with the loss of only a single sector time.

**3-31. MULTIPLE DISC PROGRAMMING.**

3-32. When a computer utilizes two or more discs, programming procedures require only that the appropriate command channel and data channel I/O select codes be used for each disc.

**3-33. TRACK PROTECTION.**

3-34. To write on a protected track, the track protect switch is set to the down (nonprotect) position. The switch is returned to the up (protect) position to re-establish the protect status.

**3-35. WRITE OR READ ABORT.**

3-36. A disc write or read abort can be initiated by programmed means, or it can be the result of certain types of equipment failure. When an abort occurs, no further data is transferred to or from the disc. If the abort takes place after initiation of a disc operation, but before the first desired sector is reached on the disc, no data is transferred. If fewer than 64 words are programmed to be written or read in the last sector, and an abort of either type occurs after the last desired word has been transferred to or from the disc, the data write or read operation is completed successfully.

3-37. An equipment-failure abort occurs when certain types of fault occur in the disc system. In some cases, when an abort of this type takes place bit 3 of the disc status word is set to logic 1. (Refer to table 3-2.)

3-38. Note that bit 3 of the status word can become logic 1 if an equipment failure occurs after completion of the data transfer operation. Therefore, the bit should be checked as soon as possible after completion of data transfer to or from the disc. Completion of transfer can be determined by an examination of the disc busy bit (bit 0) of the status word. If the disc is still busy, the LIA/B instruction which acquires the status word does not interfere with the transfer of data to or from the disc.

3-39. A programmed abort is brought about by a CLC instruction that addresses the data channel, or which has an I/O select code of zero. A programmed abort also occurs if an OTA/B instruction address the command channel. (Such an OTA/B instruction usually is performed in order to start another disc read or write operation.)

**3-40. DMA LOCKUP.**

3-41. If a disc write or read operation is aborted as a result of an equipment failure, the DMA system will lock up. When this situation occurs, DMA waits to transfer more words to or from the disc, but the disc system does not send a signal to DMA to indicate that another word is required (when writing) or is ready (when reading).

3-42. It should be noted that a programmed abort, using a CLC instruction with the disc data channel I/O select code or with a zero I/O select code, does not cause DMA lockup.

3-43. When DMA lockup has occurred, a programmed check of the DMA channel, using an SFS or SFC instruction with the DMA channel I/O select code, will indicate that the DMA channel is busy. Furthermore, a check of the disc busy bit (bit 0) of the disc status word will indicate that the disc is busy.

3-44. The lockup condition continues until one of the following actions is performed:

a. Clear the entire I/O system by programming a CLC instruction with a zero I/O select code.

b. Start a new disc write or read operation on the same DMA channel, using the normal disc and DMA initiation instructions. (The 2114B Computer has only a single DMA channel.)

c. Perform a CLF instruction with the DMA channel I/O select code, and a CLC instruction with the disc data channel I/O select code. These two instructions can be programmed in any sequence.

d. Stop the program, then press the PRESET switch.

e. Turn off computer power, then restore power.

3-45. Existence of DMA lockup is indicated by bit 3 of the disc status word. (Refer to table 3-2.) If this bit is logic 1 after sufficient time for completion of the data transfer, an equipment-failure abort has occurred. Another method of checking for an equipment-failure abort is to perform an LIA/B instruction with the DMA channel I/O select code. If sufficient time has been allowed for completion of the transfer, the word count should be zero.

3-46. Checking for an abort condition as described in the preceding paragraph will not interfere with the data transfer operation, if it is still in progress. The check should be made as soon as possible after completion of the transfer of data. This will avoid the possibility of an equipment failure setting the abort flag after completion of the data transfer, thereby erroneously indicating that the transfer was not completed.

3-47. If the computer has two DMA channels, the channel not used for the disc write or read operation is not affected by a DMA channel lockup.

**3-48. POWER-OFF PERIODS.**

3-49. If ac power is removed from the computer or the disc memory power supply and then restored, data recorded on the disc is retained. However, if disc writing is taking place at the time of power removal, erroneous data may be recorded in the sector in which writing is taking place. If power is removed from the disc memory power supply but not from the computer, the disc ready flag (bit 7 of the disc status word) is logic 0 during the power-off period. Also, the abort flag (bit 3 of the status word) becomes logic 1, and it remains 1 after restoration of disc power. When power is restored to the disc after a

power failure, disc rotation starts without manual intervention. From a stationary start, the disc reaches operational speed in approximately 3 minutes. Bit 7 of the disc status word becomes logic 1 when the disc is up to operating speed.

### 3-50. INTERRUPTS.

3-51. The disc system does not furnish or receive program interrupts.

### 3-52. PROGRAMMING PROCEDURE.

#### 3-53. DATA TRANSFER.

3-54. Transfers of data to and from the disc memory are controlled by the DMA system of the computer. The DMA system transfers the disc data to or from the core memory in the computer, suspending the computer program one machine cycle for every 16-bit word transferred. (One machine cycle requires 2.0 microseconds for the 2114B or 2115A Computer, 1.6 microseconds for 2116A or 2116B Computer.) The rate of transfer is determined by the rate at which the disc memory can furnish or receive data.

3-55. The DMA system can transfer up to 16,384 words with one initializing subroutine. One sector is the minimum addressable data unit in the disc memory; however, as few as 2 words can be written in the sector. These words will appear in the first two word locations of the sector addressed. The remainder of the sector will contain the same word that was written in the second word location. Similarly, if more than one sector is written, the last sector can contain from 2 to 64 words. If the last sector contains fewer than 64 words, the last word written is repeated on the disc for the remainder of the sector. Thus any number

of words up to 16,384 can be written with a single initialization, with the exception of 1 modulo 64 words. (That is, any number of words up to 16,384 can be written, with the exception of 1 plus any multiple of 64.) If writing of 1 word is programmed, the word will not be transferred to the disc. Similarly, if writing of 1 modulo 64 words is programmed, the last word will not be transferred to the disc. When reading is performed, any number of words from 1 through 16,384 can be read with a single initialization.

3-56. In the read or write subroutine the particular use made of the disc status word is determined by the type of operation being performed, the program time available, and the amount of core storage that can be allocated to the program. Therefore, no concrete rules can be laid down regarding use of the disc status word.

3-57. Normally, the first step in a disc read or write subroutine is to acquire the current disc status word with an LIA/B instruction addressed to the command card. Bits 7 and 0 are then checked to ensure that the disc can be used (refer to table 3-2). Bits 15 and 14 through 8 are also checked if the address of the next sector is pertinent to the operation being programmed.

3-58. After appropriate portions of the disc status word have been checked, initialization of a disc operation follows the procedures used with DMA data transfers. (Refer to the operating and service manual for the DMA option.) In the initialization procedure, four 16-bit control words are used. These are referred to as CW1, CW2, CW3, and CW4. Through the use of the OTA/B instruction the first three of these are forwarded to the DMA system, and the last is furnished to the disc command channel. Table 3-3 describes each of the control words.

Table 3-3. Data-Transfer Control Words

CONTROL WORD	DESCRIPTION
CW1	<p>CW1 is the DMA program control word. Format and content are as follows:</p> <p>Bit 15. If logic 1, turn on the disc control bit flip-flop (perform the function of an STC instruction) after each word is transferred to or from the disc. If logic 0, do not turn on the disc control flip-flop after each word.</p> <p>Bit 14. This bit specifies whether DMA will handle 8-bit bytes or 16-bit words. Since the disc memory stores 16-bit words, bit 14 must be logic 0 for disc data transfers.</p> <p>Bit 13. If logic 1, turn off the disc control bit flip-flop (perform the function of a CLC instruction) after the last disc word has been transferred. If logic 0, do not turn off the disc control bit flip-flop after the last word.</p> <p>Bits 12 thru 6. Not used.</p> <p>Bits 5 thru 0. Disc data channel I/O select code. Bit 0 is the low-order bit.</p>
CW2	<p>CW2 is the DMA memory address register word. Format and content are as follows:</p> <p>Bit 15. Logic 1 specifies core memory write. Logic 0 specifies core memory read.</p> <p>Bit 14 thru 0. Core memory starting address. Bit 0 is the low-order bit.</p>

Table 3-3. Data-Transfer Control Words (Continued)

CONTROL WORD	DESCRIPTION
CW3	<p>CW3 is the DMA block length word. Format and content are as follows:</p> <p>Bits 15 and 14. Not used.</p> <p>Bits 13 thru 0. The 2's complement of the number of words to be transferred to or from the disc. Bit 0 is the low-order bit.</p>
CW4	<p>CW4 is the disc function and disc address word. Format and content are as follows:</p> <p>Bit 15. Logic 1 specifies disc write. Logic 0 specifies disc read.</p> <p>Bit 14. Not used.</p> <p>Bits 13 thru 7. Disc starting track. Bit 7 is the low-order bit.</p> <p>Bits 6 thru 0. Disc starting sector. Bit 0 is the low-order bit.</p>

Table 3-4. Typical Disc Subroutine

OP CODE	OPERAND	REMARKS
<b>INITIALIZE DMA CHANNEL 1</b>		
LDA	CW1	Fetch CW1 from core memory and load in the A-register.
OTA	6	Output CW1 to DMA channel 1.
CLC	2	Prepare DMA channel 1 memory address register to receive CW2.
LDA	CW2	Fetch CW2 from core memory and load in the A-register.
OTA	2	Output CW2 to DMA channel 1.
STC	2	Prepare DMA channel 1 word-count register to receive CW3.
LDA	CW3	Fetch CW3 from core memory and load in the A-register.
OTA	2	Output CW3 to DMA channel 1.
<b>INITIALIZE DISC MEMORY</b>		
LDA	CW4	Fetch CW4 from core memory and load in the A-register.
OTA	11	Output CW4 to disc command channel.
<b>START TRANSFER OF DATA</b>		
STC	6,C	Activate DMA channel 1.
STC	10	Initiate disc data transfer.

3-59. If a disc write operation is to be performed, the disc status word can be read a second time after the disc track is specified by a SW4 word, and bit 2 of the status word can then be checked to ensure that the track is not protected. It is particularly desirable to check bit 2 when the track-protect switch must be set to the nonprotect position in order to write in the selected track. After completion of the data transfer to or from the disc, the disc status word can be read once more to check bit 3. If this bit is logic 1, the data transfer was probably not completed successfully. After a read operation bit 1 can also be checked to determine whether a parity error occurred.

3-60. To demonstrate the principles of disc programming, table 3-4 presents a typical disc subroutine. For simplicity, the subroutine makes no checks of the disc status word. The subroutine reads a block of 4096 (decimal) words in disc track 10 (octal), starting at sector 25 (octal), and stores the words in core memory starting with address 10,000 (octal). DMA channel 1 is used, and the disc interface cards are in slots having an I/O select code of 10 (data channel card) and 11 (command channel card). The control words are as follows:

a. CW1: 020010 (octal). This control word turns off the disc control bit flip-flop after the last word has been transferred (bit 13 is logic 1), and specifies the I/O select code of the disc data channel (bits 5 through 0 are 10, octal).

b. CW2: 110000 (octal). This control word specifies a core memory write operation (bit 15 is logic 1) and designates the starting address in core memory (bits 14 through 0 are 10000, octal).

c. CW3: -4096 (decimal). This control word, after program assembly, specifies the 2's complement of the number of words to be transferred.

d. CW4: 000425 (octal). This control word specifies drum read (bit 15 is logic 0), track 10 (bits 13 through 7 are 010 octal) beginning with sector 025 (bits 6 through 0 are 025, octal).

**3-61. TRACK ORIGIN DETECTION.**

3-62. To determine when the disc has reached or passed the track origin, first a CLF instruction is performed. This instruction uses the I/O select code of the disc command channel. Then an SFS instruction is performed; this instruction is also addressed to the disc command channel. If the track origin has been passed since performance of the CLF instruction, a program skip occurs. If the track origin has not been reached, the SFS instruction can be repeated as often as suits requirements, until the track origin is reached.

3-63. The track origin check does not interfere with a disc data-transfer operation, if one is taking place.

**3-64. SCP FLIP-FLOP CHECK.**

3-65. As a computer trouble-shooting procedure, a check can be made of the SCP flip-flop, situated on the command channel interface card. To make this check, an SFC instruction is addressed to the disc command channel. If the SCP flip-flop is clear, a program skip takes place. If the flip-flop is in the set state, no skip occurs.

3-66. Performance of the SCP flip-flop check does not interfere with a disc data transfer operation, if one is taking place.



## SECTION IV

### THEORY OF OPERATION

#### 4-1. INTRODUCTION.

4-2. This section explains the circuit theory of the data channel interface card and the command channel interface card. Operations of the disc memory and computer are described only to the extent required for explaining the functioning of the two interface cards.

4-3. For brevity, the names of equipment items mentioned in this section have been shortened as follows:

a. The HP 12606-6001 Data Channel Interface card is referred to as the "data card".

b. The HP 12606-6002 Command Channel Interface card is referred to as the "command card".

c. The HP 2770A/-001/-002/-003 or 2771A/-001/-002/-003 Disc Memory is referred to as the "disc memory" or "disc".

d. The HP 2772A or 2772A-02 Disc Memory Power Supply is referred to as the "disc power supply".

e. The HP 2114B, 2115A, 2116A, or 2116B Computer is referred to as the "computer".

f. The HP 12578A, 12578A-01, or 12607A Direct Memory Access is referred to as "DMA" or the "DMA system".

#### 4-4. OVERALL FUNCTIONAL DESCRIPTION.

4-5. The data card and command card, under control of the computer, perform the following functions:

a. Determine when the first disc sector of a read or write operation reaches the disc read/write head.

b. When writing on the disc, receive 16-bit parallel words from the computer, generate a parity bit (odd parity is used), and forward the resulting 17-bit word to the disc in serial fashion.

c. When reading from the disc, receive 17-bit serial words from the disc, check parity, and forward the 16 data bits in parallel to the computer.

d. Prevent writing on protected tracks.

e. Forward a disc status word to the computer.

4-6. Interface circuits for controlling the transfer of data to and from the disc are situated principally on the command card. Additional control circuits are located on the data card, together with circuits for handling the data transferred.

4-7. The DMA system transfers to or from the computer all words written on the disc or read from the disc. DMA and the disc memory conduct these operations without the performance of computer instructions, other than those required to initiate the operation.

#### 4-8. DETAILED THEORY.

##### 4-9. REFERENCE INFORMATION.

4-10. The following paragraphs present general information which is required for understanding the detailed theory discussion that follows.

4-11. **BINARY VOLTAGE LEVELS.** The binary signal levels on both interface cards are approximately +3.5 volts and +0.2 volts. The levels may vary from these approximate amounts, depending on the type of integrated circuit providing the signal. The input and output voltage levels for each type of integrated circuit are specified in section V of this manual.

4-12. **LOGIC CIRCUITS.** The logic circuits on both interface cards principally employ positive logic. That is to say, all inputs to an "and" or "nand" gate must be +3.5 volts for coincidence to occur. Similarly, if any input to an "or" or "nor" gate is +3.5 volts, the output is +3.5 volts for an "or" gate or +0.2 volts for a "nor" gate. The output from the "set" side of a flip-flop is approximately +3.5 volts when the flip-flop is set, and +0.2 volts when the flip-flop is reset. As an exception to the use of positive logic, diodes CR1 through CR10 on the data card, together with the circuits to which they connect on the command card, form a negative "and" gate. Also, "nand" gates MC84B, MC123A, and MC124B on the data card, and "nand" gates MC14A, MC24A, and MC44A on the command card, are used as negative-logic "nor" gates.

4-13. In accordance with established usage for positive-true logic circuits, the term "true" in this manual refers to a nominal signal level of +3.5 volts, and "false" refers to a nominal level of +0.2 volts.

4-14. **ABBREVIATIONS.** Signal-name abbreviations are listed in tables 5-3 and 5-5, together with the meanings of the abbreviated designations. For the meanings of abbreviations and letter symbols which are not signal names, refer to tables 4-2, 4-3, and 6-2.

4-15. **SIGNAL NAMES.** Signals which enter or leave the two interface cards are named in one of the following ways:

a. As a condition which either exists or does not exist.

b. As a command or order, expressed in the imperative grammatical mode.

c. In accordance with the name of a flip-flop which is the source of the signal.

d. In accordance with the name of the bus which carries the signal.

4-16. Since most of the circuits on the two interface cards employ positive logic, signal names are positive-true. The following paragraphs describe the expression "positive-true name" as applied to each of the four types of signal names.

4-17. When a signal is named in accordance with a condition, the signal level is +3.5 volts when the condition exists, and +0.2 volts when the condition does not exist. For instance, the TO (track origin) signal is +3.5 volts when the disc track origin is passing the read/write heads, and +0.2 volts when the track origin is not passing the read/write heads. Similarly, the "not" RY signal is +3.5 volts when the disc is not ready, and +0.2 volts when it is ready.

4-18. In further accordance with the principle of positive-true signal names, a signal which is named in the imperative mode becomes +3.5 volts to bring about the action commanded. For instance, the Flag FF is cleared when the CLF (clear flag) signal changes from +0.2 volts to +3.5 volts.

4-19. When a signal is named in accordance with the flip-flop which is its source, the signal taken from the set side of the flip-flop is +3.5 volts when the flip-flop is in the set condition, and +0.2 volts when the flip-flop is in the reset condition. For instance, when the Control Bit FF is set, the CB signal is +3.5 volts.

4-20. When a signal is named in accordance with the bus which carries it, the signal is +3.5 volts when the bus carries a logic 1, and +0.2 volts when it carries a logic 0.

4-21. DISC SIGNALS. All control signals and data signals that enter or leave the disc pass through the two interface cards. The control signals are illustrated in figure 4-1. The operating and service manual for the disc memory provides information on the timing of signals originating in the disc.

4-22. MULTIPLE DISCS. If more than one disc is connected to the computer, each disc has its own interface kit.

4-23. LOCATION OF CONTROLS. Table 4-1 gives the location of controls mentioned in the detailed theory discussion in this section.


Table 4-1. Location of Controls

CONTROL	LOCATION
PRESET switch	Computer
POWER switch	Computer
Power ON switch	Disc power supply

4-24. ADDITIONAL INFORMATION. Logic diagrams for the two interface cards are furnished in figures 5-3 and 5-5, in section V of this manual. Interconnections between the two cards, and between each card and the disc memory, are listed in tables 5-3 and 5-5. In the logic diagrams and tables, pins marked with an asterisk plug into the 48-contact interface connector. Pins without an asterisk plug into the 86-contact backplane connector.

4-25. Connections from the cards to the computer are listed in the backplane wiring list for the computer.

4-26. Tables 4-2 and 4-3 list the flip-flops and registers on the two interface cards, and briefly describe the functions they perform.



2032-2

Figure 4-1. Control Signals Transferred to and from Disc Memory, Timing Chart

Table 4-2. Data Card Flip-Flops and Registers

FLIP-FLOP OR REGISTER	FUNCTION
Control Bit FF	Set by an STC instruction that uses the I/O select code of the data card. Reset by a CLC signal generated by the DMA system. Can also be reset by a CLC instruction performed by the computer, using the I/O select code of the data card. When set, initiates transfer of data to or from the disc. Remains set during and between disc sectors. When reset, terminates disc operation at the end of the current disc sector.
Data Shift Register	When writing, furnishes data to the disc in serial form. When reading, receives data from the disc in serial form. Flip-flop D0 contains the low-order bit before shifting starts (when writing) or after shifting ends (when reading).
Flag FF	Set when a new word is needed for transfer to the disc (when writing), or set when a new word has been acquired from the disc (when reading). Initiates action by DMA to furnish another word (when writing), or to acquire the new disc word (when reading). Cleared by a CLF signal received from DMA. Can also be cleared by a CLF instruction that uses the data card I/O select code.
Input Register	Used only when writing on disc. Receives from DMA each word to be written, and holds it for loading into the data shift register. Flip-flop I0 contains the low-order bit.
Output Register	Used only when reading from the disc. Receives from the data shift register each word read from the disc, and holds the word until DMA acquires it. Flip-flop O0 contains the low-order bit. Contents are changed each time a new word read from the disc is furnished by the data shift register.
Read Parity (RP) FF	Performs a meaningful function during disc reading only. Reset by the STC instruction that initiates a read operation. Toggled by each logic zero read from the disc. If set at the end of a 17-bit word, a parity error exists, and the RPE FF on the command card is set. After the first parity error of a read operation, the RP FF ceases to perform a useful function.
Track Address Register	Contains the address of the track in which writing or reading will take place or is taking place. Flip-flop TA0 contains the low-order bit. The register is loaded by bits 13 thru 7 of a word transferred from the computer by an OTA/B instruction addressed to the command card. The register retains its contents after completion of the write or read operation until another OTA/B instruction loads a new address in the register.
Write Parity (WP) FF	Used to furnish the parity bit when writing on the disc. Set before start of writing each word, then toggled by each logic 1 sent to the disc. After 16 data bits have been transferred to the disc, the WP FF is in the condition for furnishing the parity bit. Odd parity is used.

4-27. The figures and tables mentioned above should be referred to as necessary while reading the detailed theory discussion which follows.

#### 4-28. POWER-ON INITIALIZATION.

4-29. When power is applied to the computer by the POWER switch, CRS and POPIO signals are supplied to the data card for approximately 40 milliseconds. These signals, consisting of a series of T5 pulses, are inverted on the data card, and clear the Control Bit FF and Flag FF. The inverted signal is also forwarded to the command card as "not" CRF, where it clears the Run FF. When the Run FF is in the reset condition, the "not" R and "not" W signals are true, preventing disc reading or writing that could result

from the unpredictable state of flip-flops during and after power turn-on. When the computer is not running, pressing the PRESET switch also generates the CRS signal, producing the same results as at power turn-on.

4-30. To further ensure that disc writing does not take place during the transient conditions of the power turn-on period, the PON signal from the power fail interrupt card is applied to the base of transistor Q1 on the command card. The PON signal is false for about 40 milliseconds during and after power turn-on. For this period of time it keeps transistor Q1 cut-off, providing protection against disc writing. In addition, the PON signal is false during the power turn-off period, providing protection at that time also.

Table 4-3. Command Card Flip-Flops and Registers

FLIP-FLOP OR REGISTER	FUNCTION
Abort Store (ABS) FF	Cleared when an STC instruction addresses the data card. Set when the "not" RY or "not" ACL signal becomes true, or when the disc is disconnected from the command card. The state of the Abort Store FF can be determined by examining bit 3 of the disc status word. (Refer to table 3-2.)
Bit Counter	Counts "not" BC pulses received from the disc when writing or reading takes place. Flip-flop B0 contains the low-order bit. When 15 pulses have been received, the counter contains a binary 1 in each position, and an associated "nand" gate indicates the approach of the end of a word being transferred serially to or from the disc. The 16th "not" BC pulse clears the counter, and the 17th attempts to advance the counter to 1. However, the WRD FF is then in the reset condition, and the counter is held in the cleared state. The counter thus contains zero at the start of the next word. The bit counter is also cleared at the start of each sector by the second "not" SC pulse of the sector. The bit counter runs only when disc writing or reading takes place.
Direction (DI) FF	Indicates whether disc writing or reading is taking place. Set for writing, reset for reading, by an OTA/B instruction that addresses the command card.
End-Of-Sector (EOS) FF	Indicates when the end of a sector is reached on the disc. Set at the end of the 64th word in the sector, and reset by the leading edge of the second "not" SC pulse of the next sector.
Read-Parity Error (RPE) FF	Performs a meaningful function during disc reading only. Checks the state of the RP FF at the end of reading each word. If the RP FF found an odd number of logic 0's in the word (a parity error condition), the RPE FF is set. The RPE FF remains set, regardless of additional parity errors, until an STC instruction addresses the data card. The state of the RPE FF can be examined by checking bit 1 of the disc status word.
Run FF	Set at the leading edge of the second "not" SC pulse for a sector in which disc reading or writing will take place. Reset at the end of each sector.
Sector Address Coincidence FF	Indicates that the sector specified for disc reading or writing has been reached. Set by the first "not" SC pulse of the specified sector. Reset when disc operation is completed or aborted.
Sector Address Register	Receives the address of the sector in which disc writing or reading will start. Flip-flop S0 contains the low-order bit. The register is loaded by bits 6 thru 0 of a word transferred from the computer by an OTA/B instruction addressed to the command card. The register retains its contents until a new sector address is loaded.
Sector Clock Phase (SCP) FF	In the set condition between the trailing edges of each pair of "not" SC pulses. Serves as a divide-by-two counter for the sector counter input, and is also used to differentiate between the first and second "not" SC pulses.
Sector Counter	Contains a binary number that is one greater than the address of the disc sector passing the read/write heads. Flip-flop SC0 contains the low-order bit. The counter is advanced by the second "not" SC pulse of each sector, and is cleared each time track origin passes the read/write heads.
Strobe (STR) FF	Set at the start of each word read or written. Reset at the end of each word read or written. Controls the transfer of data from the data shift register to the output register (when reading), or from the input register to the data shift register (when writing) on the data card. Also controls setting of the WP FF on the data card (when writing), and the application of SRQ requests to the DMA system.

Table 4-3. Command Card Flip-Flops and Registers (Continued)

FLIP-FLOP OR REGISTER	FUNCTION
Track Origin Store (TOS) FF	Reset by a CLF instruction which addresses the command card. Set when the track origin is reached. Remains set until cleared by another CLF instruction.
Word Counter	Counts words transferred to or from the disc. Flip-flop WD0 contains the low-order bit. The counter is reset by the second "not" SC pulse of each sector. The counter runs only during transfer of data to or from the disc.
Word (WRD) FF	When transferring words to or from disc, indicates when the end of each word is reached. Set at the start of each word transferred, reset near the end of each word.

4-31. As well as clearing the Run FF, the "not" CRF signal clears the sector address register (flip-flops S6 through S0) on the command card. This is done through MC14A, which functions as a negative-logic "nor" gate.

4-32. When the power ON switch on the disc power supply is set to the ON position, the disc starts to rotate and the disc memory supplies a true "not" RY signal to the command card until the disc reaches operating speed. The "not" RY signal is inverted on the command card, and it clears the SAC FF and sets the ABS FF.

4-33. If the disc is not connected to the computer, the "not" RY input pin to the command card faces an open circuit. The open input to inverter MC65A produces the same result as if the "not" RY signal were true. Other faults which will keep the "not" RY signal true are the following:

- a. The circuit in the disc memory which supplies the "not" RY signal is defective.
- b. The disc memory is not connected to the disc power supply.
- c. No line voltage is applied to the disc power supply.
- d. The disc power supply is defective or not turned on.

4-34. When the disc is ready for use, the "not" RY signal becomes false. Through "and" gate MC67A on the command card, the inverted "not" RY signal can be gated onto the IOBI7 line. This occurs when an LIA/B instruction addresses the command card. The instruction places all IOBI bits from the command card into the A- or B-register in the computer. These bits constitute the disc status word, and bit 7 will indicate whether the disc is ready for use. (Refer to table 3-2.)

4-35. After the power turn-on period the sector counter, on the command card, assumes an unpredictable condition. (Flip-flops SC6 through SC0 make up the sector counter.) The first "not" TO pulse received from the disc resets the counter to zero, after which it functions in synchronism with the "not" SC pulses received from the disc. Figure 4-2 is a timing chart showing the operation of the counter and its associated SCP FF.

4-36. It should be noted that the SCP and SC6 through SC0 FFs are of the dual-rank JK type. The positive-going clock input to each flip-flop gates the signal input into the first rank of the flip-flop. The negative-going clock input transfers the original signal input to the output rank of the flip-flop.


4-37. Each pair of "not" SC pulses advances the sector counter by 1, with the SCP FF functioning as a divide-by-two counter preceding the sector counter. The change of the output rank flip-flops in the sector counter takes place at the trailing edge of the second "not" SC pulse of each pair.

4-38. The first pair of "not" SC pulses after the "not" TO pulse advances the counter to 00000001, binary. This number is one greater than the address of the sector that is about to come under the read-write heads. The counter continues to function in this manner for each sector in the track. When the last sector has passed, the "not" TO pulse clears the counter.

4-39. A voltage transient or momentary equipment failure could result in incorrect contents in the sector counter and the SCP FF. If this occurs, the next "not" TO pulse will return the counter and SCP FF to their proper state, restoring normal operation. Every "not" TO pulse sets the TOS FF.

4-40. The address of the next disc sector can be gated onto the IOBI14 through 8 lines, and placed in the A- or B-register in the Computer, by an LIA/B instruction that addresses the command card. (Refer to table 3-2, bits 14 through 8.)

4-41. The set state of the SCP FF indicates that the sector counter is about to be advanced. This advance occurs when the SCP FF is reset. The condition of the SCP FF can be sampled by an LIA/B instruction which addresses the command card. When this instruction is executed, the IOBI outputs from the command card are loaded into the computer A- or B-register as the disc status word, and bit 15 of the status word can then be examined by the program to determine the state of the SCP FF. (Refer to table 3-2.) If the SCP FF is set (bit 15 of the status word is logic 1, the next sector is about to pass under the read/



2032-3

Figure 4-2. Sector Counter Timing Chart

write heads. Consequently, it is too late in the current disc revolution to start a write or read operation in the sector indicated by the sector select register (bits 14 through 8 of the status word). If an attempt is made to start such an operation, it will not begin until two disc revolutions later. During these revolutions the Run FF remains set. The set-side output of the Run FF is furnished to diode CR1, which forms one input of a 2-input "or" gate made up of CR1, CR2, and the input circuit of "and" gate MC37B. If, during the 2-revolution waiting period, an LIA/B instruction acquires the disc status word, "and" gate MC37B forwards the output of the CR1-CR2 "or" gate to IOBO line 0 as bit 0 of the disc status word. Since the Run FF is set at this time, bit 0 of the status word will be logic 1, indicating that the disc is busy. (Refer to table 3-2.)

4-42. It has been seen that after power is applied to the computer and disc, the trailing edge of the first "not" SC pulse after the first "not" TO pulse sets the SCP FF. With this flip-flop set, the second "not" SC pulse (inverted) clears the word counter and EOS FF on the command card through "nand" gates MC54E and MC64E. Also, "nand" gate MC34B sets the STR and WRD, FFs, and clears the bit counter. (Gate MC44A, used in clearing the bit counter, functions as a negative-logic "nor" gate.)

4-43. To summarize the initial condition of the data card and command card after power is applied to the

computer and the disc, flip-flops and registers are in the following condition:

- a. The Control Bit FF is reset.
- b. The Flag FF is reset.
- c. The Run FF is reset.
- d. The SAC FF is reset.
- e. The ABS FF is set.
- f. The sector counter contains the address of the next disc sector, and is running.
- g. The word counter is reset and not running.
- h. The EOS FF is reset.
- i. The bit counter is reset and not running.
- j. The STR FF is set.
- k. The WRD FF is set.
- l. The RP FF is set.
- m. The TOS FF is set.


4-44. Other flip-flops and registers on the interface cards could be either set or reset.

4-45. When the command card is addressed by an LIA/B instruction, no change is made in the state of flip-flops on the interface cards. However, when disc reading or writing is initiated, flip-flops are set or cleared as required to start the operation, and the word counter and bit counter start running.

#### 4-46. WRITE OPERATIONS.

4-47. GENERAL. Disc writing requires that the computer initialize the DMA system, then furnish a CW4 word to the disc system by means of an OTA/B instruction addressed to the command card. (The CW4 word is described in section III of this manual.) The computer then initiates writing by executing an STC instruction addressed to the data card.

4-48. OTA/B INSTRUCTION. The CW4 word specifies whether a read or write operation will be performed, and specifies the track and sector in which reading or writing will start. (Refer to table 3-3.) When the OTA/B instruction which supplies this word is executed, the T-register in the computer is reset in the last half of computer time period T0 (see figure 4-3). Then, during T2, the instruction is read from the core storage unit in the computer, and placed in the T-register. The OTA/B instruction is decoded, and the appropriate SCM and SCL signals become true. (There are eight each of the SCM and SCL signals, corresponding to the eight high-order and eight low-order octal digits of the range of I/O select codes that can be used. The signals which become true are those that specify the I/O select code of the command card.)



2032-4

Figure 4-3. OTA/B Instruction and Resulting Disc System Operations, Timing Chart

4-49. At T3 the IOGE(B) and IOO signals come true. With SCM, SCL, IOGE(B), and IOO all true, "nand" gate MC15B on the command card furnishes a false output during T4 which ensures that the Run FF is in the reset condition. Also, pin \*19 of the command card furnishes a false "not" STA signal to pin \*19 of the data card to ensure that the Control Bit FF is reset. The resulting false CB signal furnished to pin \*W of the command card ensures, in turn, that the SAC FF is reset.

4-50. If the Control Bit FF was in the set condition, a prior disc read or write operation was in progress. Resetting the Control Bit FF will immediately terminate the former operation. The Run, and SAC FFs might also have been set, hence the necessity for ensuring that they are in the reset condition before a new operation is started.

4-51. At T4, the computer places CW4 on IOBO lines 15 through 0. The bit positions of CW4 retain their identification when CW4 is placed on the lines. That is, the bit in position 15 of the A- or B-register is gated onto IOBO line 15, the bit in position 14 of the register is gated onto IOBO line 14, etc.


4-52. The track address, on IOBO lines 13-7, is clocked into the track address register on the data card by "nand" gate MC84B. (Presently unused, flip-flop TA7 allows for future expansion in track capacity.) On the command card, the sector address, furnished on IOBO lines 6 through 0, is clocked into the sector address register by "nand" gate MC14A. (This gate functions as a negative-logic "nor" gate.) The loading of the track and sector address registers takes place at T4.

4-53. Also at T4, the DI FF on the command card is set by the logic 1 on IOBO line 15. The logic 1 on IOBO line 15 corresponds to the 1 in bit position 15 of the CW4 word. This 1 indicates that disc writing, rather than reading, will be performed.

4-54. Although the OTA/B instruction is addressed to the command card, the data on IOBO lines 13 through 7 is loaded into the track address register on the data card. This is made possible by the false STA input applied to pin \*19 of the data card.

4-55. STC INSTRUCTION. When the computer decodes the STC instruction which initiates disc writing, SCM and SCL signals that address the data card become true at the start of T2. (See figure 4-4.) Signal IOGE(B) becomes true at T3, and the STC signal is true during T4. The STC signal is furnished to the data card, where it sets the Flag FF through "nand" gate MC14B. The output of this gate also resets the data shift register.

4-56. The STC signal, inverted and gated by "nand" gate MC16B, also sets the Control Bit FF and resets the RP flip-flop. To reset the RP flip-flop, the gated and inverted STC signal is applied to pin 2 of "nand" gate MC123A. This gate functions as a negative-logic "nor" gate, and when its output becomes true the false output of "nor" gate MC23B



2032-5

Figure 4-4. STC Instruction and Resulting Disc System Operations, Timing Chart

clears the RP flip-flop. The output of MC23B is false because the "not" run signal is true. (The Run FF was reset by the OTA/B instruction that preceded the STC instruction.) The gated and inverted STC signal is also forwarded to the command card, where it resets the RPE and ABS flip-flops. (The resetting of the RP and RPE flip-flops is meaningful only when a disc read operation is initiated.)

4-57. With the Flag FF in the set state, a true SRQ signal is sent to the DMA system by the data card.

4-58. Upon receipt of the SRQ signal, the DMA system acquires from the computer memory the first word to be written on the disc, and places the word on IOBO lines 15 through 0. Then the DMA system furnishes the following signals to the data card: SCM, SCL, IOGE(B), and IOO. Upon receiving these signals, "nand" gate MC84A on the data card furnishes a clock input to the I16 through IO FF's of the input register, and the word on the IOBO lines is loaded into the register. (Flip-flop I16 receives no input from pin 73. The -2 volts applied to resistor MC115R2 furnishes a logic 0 to the flip-flop.) DMA also generates a CLF signal, resetting the Flag FF on the data card.

4-59. No further operations take place until the correct sector is reached on the disc. During this interval the Control Bit FF on the data card remains set, and if an LIA/B instruction acquires the disc status word, bit 0 of the status word (the busy bit) will be logic 1. As noted earlier, diodes CR1 and CR2 form the input elements of an "or" gate, and if either the Control Bit FF or the Run FF is set, bit 0 of the status word is logic 1.

4-60. If a CLC instruction addresses the data card while the starting sector is being awaited, the Control Bit FF on

the data card will be cleared by a CLC signal, and the disc operation will be aborted before any data is transferred. This programmed abort does not set the ABS FF.

4-61. **DISC WRITING.** Disc writing is described in paragraphs 4-62 through 4-107.

4-62. **Sector Coincidence.** Writing begins when the starting sector is reached on the disc. It has been seen that the address of this sector is placed in the sector address register by an OTA/B instruction. It has also been seen that the current next-sector address is in the sector counter. The contents of the register and counter are compared by "and" gates and MC75A and B, MC105A through D, MC95A through D, MC85A through D, on the command card. These gates compare the set-side outputs of the counter flip-flops with the reset-side outputs of the register flip-flops. They also compare the reset-side outputs with the set-side outputs of the register. When the numbers in the counter and the register are unlike, one or more of the "and" gates encounters coincidence, and furnishes a true signal to one of the "nor" gates MC105E, MC95E, MC85E, or MC75E. The outputs of the three "nor" gates are "or" tied. Thus if the numbers in the counter and the register are unlike, a false output is provided by the "nor" gates.


4-63. When the numbers in the counter and register are alike, none of the "and" gates encounters coincidence, all inputs to the four "nor" gates are false, and the output of these four gates becomes true.

4-64. It will be noted that "nor" gate MC75E receives inputs from "and" gates MC75D and MC75C. These two "and" gates are permanently connected to MC75E within the integrated circuit that contains all the MC75 gates. To prevent MC75D and MC75C from furnishing true signals to MC75E, the inputs to the two "and" gates are connected to ground.

4-65. It will also be noted that pin 11 inputs to MC105E, MC95E, MC85E, and MC75E are connected together, as also are the pin 12 inputs. By connecting the pins in this way, with no signal or enable input applied to them, the outputs of the three "nor" gates are caused to "or" together.

4-66. **Sector Coincidence FF.** When address coincidence is encountered, the output of the four "nor" gates becomes true. This true signal is applied to "nand" gate MC46A. The two other inputs to this gate are the reset-side output of the SCP FF, and the SC (inverted "not" SC) pulse. Figure 4-5 illustrates the signals applied to the gate. In the illustration, "nand" gate input and output signals are identified by the pin numbers of the gate.

4-67. As the illustration shows, coincidence for "nand" gate MC64A does not occur until one disc sector after address coincidence takes place. The circuits are designed to operate in this fashion because the number in the sector counter is one greater than the address of the sector under the read/write heads.



2032-6

Figure 4-5. Sector Coincidence, Timing Chart

4-68. The output of the SAC FF is applied to “and” gate MC57A. This gate is enabled when the computer acquires the disc status word with an LIA/B instruction. The instruction gates the IOBI lines into the A- or B-register of the computer, and by examining the state of the IOBI 5 bit, the program can determine whether the SAC FF is set.

4-69. Run FF. As figure 4-5 shows, the SAC FF is set by the first “not” SC pulse of the desired sector. The output of this flip-flop is furnished to “nand” gate MC56B, which allows the Run FF to be set by the second “not” SC pulse. MC56B also furnishes a false signal to inverter MC55D, which forwards a true RFW signal to pin \*U on the data card. At this time, pins \*T, \*S, and \*17 on the data card are also receiving true inputs. (The “not” EWW input to pins \*S and \*17 is true because the STR FF on the command card is set.) When the RFW input to pin \*U becomes true, “nand” gate MC15B on the data card experiences coincidence, and its output becomes false. As a result, the output of “nand” gate MC124B on the data card becomes true. (MC124B functions as a negative logic “nor” gate.) The true output of MC124B causes the contents of the input register on the data card to be gated into the data shift register. This word, previously received from the DMA system, will be the first word written on the disc. Also, the WP FF is reset and the Flag FF is set.

4-70. When the Flag FF is set, it forwards a true SRQ signal to the DMA system. DMA responds by placing the next word on the IOBO lines, and by generating CLF, IOO, IOGE(B), SCM, and SCL signals. The SCM and SCL signals


address the data card. The CLF signal, gated by “nand” gate MC16C, resets the Flag FF. The IOO signal, gated by “nand” gate MC16D, transfers the new word from the IOBO lines into the input register on the data card.

4-71. Returning to the Run FF, when it becomes set it furnishes a true input to “nand” gate MC46C. One of the other inputs to the gate is received from the set-side output of the DI FF. This flip-flop is in the set condition when writing takes place. The other input to MC46C is the “not” TP signal received from the data card. If track protection does not exist, “not” TP is true, and MC46C furnishes a false output. As a result, transistor Q1 conducts, and the “not” W signal changes from approximately +2.5 volts to approximately +0.3 volts. Writing on the disc then starts.

4-72. The reset output of the Run FF is furnished to “nand” gate MC37B. As noted earlier, an LIA/B instruction which acquires the disc status word enables “nand” gate MC37B. This gate furnishes bit 0 of the status word. If the Run FF or Control Bit FF (or both) is set, bit 0 of the disc status word will be 1, indicating that the disc is busy.

4-73. Write Control Operations. Figure 4-6 illustrates the signals which control disc writing and reading. Included in the illustration are bit values for typical data words. At the beginning of each sector, the word counter and bit counter are cleared by the second “not” SC pulse. When a “not” W signal from the command card initiates a disc write operation, “not” BC pulses start. The leading (negative-going) edge of each of these steps the bit counter on the command card, indicating that a bit has been written on the disc. At the leading edge of the 15th pulse all positions at the bit counter contain logic 1, and “nand” gate MC44B is enabled. (The “nand” gate output is identified in figure 4-6 by its output pin, MC44-8.) With the “nand” gate output negative, the leading edge of the next (16th) “not” BC pulse (inverted) resets the WRD FF, indicating that 16 data bits have been transferred. Also, the 16th “not” BC pulse clears the bit counter. With the WRD FF reset, the STR FF is reset by the trailing (positive-going) edge of the 16th “not” BC pulse. Then, at the leading edge of the 17th “not” BC pulse, the WRD FF is again set.

4-74. The leading edge of the 17th pulse also attempts to set FF B0 of the bit counter. However, because of the circuit delay in setting the WRD FF, and delay in MC44A and MC45E, the reset condition of the WRD FF holds B0 in the reset state. (MC44A functions as a negative-logic “not” gate.) With the WRD FF set and the STR FF reset, coincidence occurs for “nand” gate MC104A on the command card. (The output of this gate is identified in figure 4-6 as MC104-6. Also shown in the illustration is MC84-8, the corresponding gate-output for read operations.) The false output of MC104A is forwarded to pins \*S and \*17 on the data card as the “not” EWW signal. At this time, the input to pin \*T on the data card is true because the DI flip-flop is set, and the input to pin \*U on the data card is false because “nand” gate MC56B on the command card is not enabled due to the reset condition of the SCP FF. (Refer to figure 4-2.) On the data card, “nand”



2032-7

Figure 4-6. Write and Read Control, Timing Chart

gate MC15B is disabled by the false input to pin \*U of the card. The input to pin 12 of “nand” gate MC124B on the data card therefore is true.

4-75. Returning to “nand” gate MC104A on the command card, its output, furnished to pins \*S and \*17 of the data card, is true until the WRD FF is set at the end of a word. Then, while the STR FF remains in the reset condition, the input to pins \*S and \*17 of the data card is false.

4-76. Coincidence no longer exists for “nand” gate MC124B on the data card, and its output becomes true. This true output gates the contents of the input register into the data shift register. At the same time, the WP FF on the data card is reset and the Flag FF is set. The Flag FF sends an SRQ signal to the DMA system indicating that the second word is required for the input register on the data card. When the word is supplied, SCM, SCL, IOGE(B), and IOO signals from the DMA system gate the word into the input register on the data card, and a CLF signal from DMA resets the Flag FF.

4-77. Note that prior to the first word stored in each sector the actions described in the preceding paragraph are brought about by a true input to pin \*U on the data card.

For subsequent words in the sector, the same actions are brought about by a false input to pins \*S and \*17.

4-78. When the WRD FF is set near the end of the first word, the positive-going edge of the 17th “not” BC pulse sets the STR FF. At this time, the word counter is advanced by binary 1, to indicate that the first word of the sector has been recorded on the disc.

4-79. The procedures described for the second word are repeated for each subsequent word in the sector. After the 64th word of the sector has been written, FF WD5 on the command card is cleared, setting the EOS FF. Inverter MC34A on the command card then prevents the enabling of “nand” gate MC104A, and thereby prevents the Flag FF from requesting a word from the DMA system.

4-80. When the WRD FF is set at the end of the 64th word, “nand” gate MC56C is enabled, and the Run FF is reset. With the Run FF cleared, the “not” W output furnished to the disc becomes true, and writing ceases. (See “not” W signal in figure 4-1.)

4-81. Operations now await the second “not” SC pulse of the new sector. This pulse strobes “nand” gates MC54E

and MC64E on the command card, resetting the EOS flip-flop and ensuring that the WD5-0 flip-flops are also in the reset condition. "Nand" gate MC34B ensures that the STR and WRD FFs are in the set condition, and that the bit counter is in the reset condition.

4-82. If writing is to be continued in the next sector, the SAC FF remains set between the two sectors. As a result, when the second "not" SC pulse of the new sector occurs, "nand" gate MC56B sets the Run FF. Operations then proceed as with the previous sector, and are continued until the operation is completed in the normal manner or aborted. Termination proceedings are described later in this section.

4-83. Data Transfer to Disc. When writing takes place, each 16-bit word in the data shift register is transferred in serial form to the disc, low-order bit first. After the 16 data bits have been transferred, a parity bit is furnished as the 17th bit. The track in which writing takes place is specified by the TA7-0 bits from the data card; these bits select the appropriate read/write head.

4-84. As stated earlier, when the writing of each word takes place the disc furnishes to the command card 17 "not" BC pulses, each indicating that a bit has been written on disc and a new bit is required. After 17 pulses have been furnished, an additional 17 are furnished for the second word, and so on. The pulses are provided in a continuous train without pauses between words. However, the pulses are not furnished between sectors. Thus 1088 pulses are generated for every sector written (17 pulses for each of 64 words).

4-85. At the start of every disc sector while writing, before the first "not" BC pulse, the DW output from the data card is sampled by the disc. This output is taken from the reset side of FF D0. Since the WRD FF is in the set condition during the writing of the 16 data bits, "nand" gate MC26A on the data card is disabled, its output is true, and "nand" gate MC26C is enabled, allowing the reset output of FF D0 to be inverted and forwarded to the disc.

4-86. After sampling the bit on the DW line, the disc writes the bit in the first bit position of the sector, then starts furnishing the "not" BC pulses to the data card. The negative-going edge of each pulse is inverted, and shifts the word in the data shift register one position toward the low-order end of the register. Thus, after each shift a new bit is supplied to the DW line. This bit is written on the disc, and another register shift takes place. The process continues until all 16 data bits have been transferred to the disc. Figure 4-6 shows the timing relationships.

4-87. As each data bit is shifted out of the D0 FF, the output rank of the WP FF is toggled if the bit is a binary 1. At the start of each word the WP FF is in the reset condition. After 16 data bits have been transferred to the disc, the WP FF will be in the reset state if there was an even number of 1's in the 16-bit word, or in the set state if

there was an odd number of 1's. Consequently, the output of this flip-flop will be in the required state for furnishing the parity bit. (Odd parity is used.)

4-88. On the command card, the WRD FF is reset by the negative-going edge of the 16th "not" BC pulse. As a result, "nand" gate MC26A on the data card is enabled, and the parity bit in the WP FF is forwarded to "and" gate MC26C. At this time, the D0 FF contains a binary 0, and its reset output serves as an enable for MC26A. (The binary 0 in D0 was shifted down the register from FF D16, which was reset before shifting started.) MC26C inverts the parity bit to the required form, and forwards the bit to the disc.

4-89. While the parity bit is being sent to the disc, a new word is gated into the data shift register from the input register. Then, when the negative-going edge of the 17th "not" BC pulse indicates that the parity bit has been written, the WRD FF is set. As a result, "and" gate MC26C on the data card is again ready to forward data from FF D0 to the disc. The write operation continues without interruption, with the first bit of the new word being recorded on the disc immediately after the parity bit of the preceding word.

4-90. Words continue to be transferred to the disc until the end of the first sector is reached. If additional sectors are to be written, the procedure described is repeated for each sector. The Run FF is set and reset, respectively, at the beginning and end of each sector. However, the SAC FF remains set until the operation is completed or aborted.

4-91. Incomplete Sector. If the number of words to be written is not a multiple of 64, the last sector will not be completely filled. When an operation of this type takes place, the DMA system supplies the data card with a CLC signal after it has furnished the last word. This signal resets the Control Bit FF, which in turn resets the SAC FF. However, the Run FF remains set until the end of the sector. As a result, the "not" W signal remains false and writing continues. However, the data card no longer receives SCM, SCL, IOGE(B), or IOO signals from DMA. Therefore, the contents of the input register remain unchanged. These contents will be the last word written on the disc. Each word-time for the remainder of the last sector, the contents of the input register will be gated into the data shift register and transferred to the disc as the word to be written. Thus, the last word will be repeated on the disc until the end of the sector is reached. The Run FF is then reset, the "not" W signal becomes true, and the operation ceases. Until the Run FF is reset at the end of the sector, bit 0 of the disc status word is logic 1. (As noted earlier, if either the Control Bit FF or the Run FF is set, bit 0 of the status word is logic 1.)

4-92. Track Protection. When track protect switch S1 on the data card is closed (in the down position), no tracks are protected against writing. In this nonprotect situation the "not" TP signal is true, and "nand" gate MC46C on the command card is enabled. If the track protect switch is open, the "not" TP signal is false if the track address register contains an address for a protected track.

4-93. To clarify the functioning of the track protect circuits, assume first that all tracks are protected. To bring this about, diodes CR1 through CR8 are all removed from the data card. (Refer to table 2-1.) Now, when the track protect switch is open, the "not" TP input pin on the command card (pin \*16) faces an open input. Since resistor MC47R2 is connected to - 2 volts, "nand" gate MC46C on the command card is disabled. Consequently no writing can take place. If the track protect switch is then closed, the gate is enabled, writing can take place on any track, and no track protection exists.

4-94. Assume, now, that diodes CR1 through CR8 are all in place on the data card. As shown in table 2-1, track 000 (octal) is then protected when switch S1 is open. The eight diodes, together with resistor MC47R2 on the command card, constitute a negative-logic "and" gate. Diode CR9 constitutes a 9th input to the gate when S1 is closed. If all inputs to the gate are false, the output of the gate is false. With S1 open, the "not" TP signal is false only when all flip-flops in the track address register are clear. Since the register contains the track address, track 000 (octal) is protected. However, if one or more of the flip-flops is in the set condition, "and" gate coincidence does not exist, the "not" TP signal is true, and writing can be conducted. This condition exists when the track address is other than 000.

4-95. To further illustrate the functioning of the track protect circuits, assume that diode CR1 has been removed. The "and" gate now has seven inputs (not counting CR9), and the low-order flip-flop of the track address register is not examined when determining track protect status. Track protection exists when the TA7 through TA1 FFs are all in the clear state; TA0 can be either reset or set. This condition occurs when the track address is 000 or 001 (octal).

4-96. As additional diodes are removed, additional tracks are brought into protect status when S1 is open. The track addresses corresponding to the diodes removed are not examined when the circuits determine protect status. These tracks are simply given protect status at all times, provided switch S1 is open.

4-97. Abort Store FF. The STC instruction which initiates a write operation resets the ABS FF on the command card. Then, if certain fault conditions exist during all or part of the write operation, the "not" RY signal from the disc becomes true and the flip-flop is placed in the set condition. The ABS FF is also set if the "not" ACL signal from the disc becomes false; this occurs when low line voltage is applied to the disc memory power supply. After the completion of writing, the state of the ABS FF can be checked by an LIA/B instruction. If the flip-flop is set, bit 3 of the disc status word will be logic 1, indicating that the write operation possibly was not performed successfully.

4-98. The conditions which result in setting the ABS FF are the following:

- a. Low disc speed.
- b. The disc circuits which supply the "not" RY signal are defective.
- c. Disc memory not connected to the computer.
- d. Disc memory not connected to the disc memory power supply.
- e. Low line voltage or no line voltage applied to the disc memory power supply.
- f. Disc memory power supply defective or not turned on.

#### 4-99. TERMINATION OF WRITING.

4-100. General. Disc writing can be terminated in two ways: by permitting all words to be transferred to the disc, or by an abort of the write operation before its completion. In the first method, the operation is terminated by the DMA system without intervention by the computer program. In the second method the operation is terminated by a programmed abort or by an automatic abort brought about by equipment failure.

4-101. Termination by DMA System. When the DMA system terminates disc writing, it issues a CLC signal to the data card after forwarding the last word to the input register on the card. The signal resets the Control Bit FF. The SAC FF on the command card is cleared by the false CB signal produced when the Control Bit FF is reset. The Run FF is reset at the end of the current sector, when the EOS FF on the command card is set. If the number of words supplied by the DMA system is not sufficient to fill the last sector, the last word furnished is repeated in each word location in the track until the end of the sector is reached. After being reset, the Run FF is not set again at the start of the new sector, as is done when writing continues. Therefore, the "not" W signal remains true and the bit on the DW line is not written on the drum at the start of the next sector.

4-102. When the "not" W signal becomes true, the "not" BC signal is no longer furnished by the disc, and the bit counter and word counter cease running. These counters are cleared at the end of the last sector written, and remain cleared until another disc write or read operation is initiated. Also, after the end of the last sector written, the WRD and STR FFs remain in the set condition. Because STR remains set, "nand" gate MC104A on the command card does not experience coincidence, and "nand" gate MC124B on the data card experiences continued coincidence. Consequently, the Flag FF on the data card remains reset and SRQ signals are no longer sent to the DMA system.

4-103. Termination by Abort. It has been noted that a write operation can be aborted in two ways: either by a programmed instruction or by the occurrence of certain faults in the disc memory or disc memory power supply.

4-104. When a programmed abort occurs, the computer performs a CLC instruction with the I/O select code of the data card. The computer furnishes a true CLC signal to pin 21 of the data card, producing the same results as the CLC signal supplied by the DMA system for normal termination.

4-105. The equipment fault termination is brought about by the "not" RY signal becoming positive during the disc write operation. This resets the SAC FF on the command card and sets the ABS flip-flop. At the end of the sector, the Run FF is reset in the normal manner, but because the SAC FF is reset, the Run FF is not set again at the start of the next sector. As a result, the "not" W signal remains true, and at the start of the next sector the bit on the DW line is not written on the disc and the "not" BC signal is not supplied. Without "not" BC pulses, the bit counter and word counter remain in the clear condition and the WRD and STR FFs remain in the set condition. Because the STR FF remains set, the Flag FF on the data card remains reset and SRQ signals are no longer sent to the DMA system. Note that if the "not" ACL signal becomes false, only the ABS FF is set. However, if the "not" RY signal becomes true, the SAC is cleared as well, terminating the operation.

4-106. If a write operation is aborted because the "not" RY signal becomes true, the DMA channel concerned becomes locked up. The word count maintained by the DMA system indicates that additional words must be supplied to the disc, but because DMA no longer receives true SRQ signals from the disc data card, it does not furnish the required words. A programmed check of the DMA channel, using an SFS or SFC instruction with the DMA channel I/O select code, will indicate that the DMA channel is busy. Furthermore, a check of the disc busy bit (bit 0 of the disc status word) will indicate that the disc is busy. The situation continues until the Flag FF on the DMA control card, and the Control Bit FF on the disc data channel interface card, are reset. These two flip-flops can be cleared by performing one of the following:

a. Start a new disc read or write operation on the DMA channel concerned, using the normal disc initiation instructions.

b. Clear the DMA Flag FF by performing a CLF instruction with the DMA channel I/O select code. Also, clear the disc Control Bit FF by performing a CLC instruction with the disc data card I/O select code.

c. Reset the entire I/O system by generating a CRS signal in any of the following ways:

- (1) With the computer stopped, press the PRESET switch.
- (2) Turn off computer power by means of the POWER switch, then restore power.
- (3) Program a CLC instruction, using zero as the I/O select code.

4-107. Existence of DMA lockup resulting from a fault in the disc memory or disc memory power supply is indicated by bit 3 of the disc status word. If this bit is 1 after sufficient time has been allowed for completion of the data transfer, the "not" RY signal was true during the transfer, the data transfer was probably not completed and the DMA channel and disc must be cleared by one of the methods listed in the preceding paragraph. Another method of checking for the existence of the lockup condition is to perform an LIA/B instruction using the DMA channel I/O select code. This instruction places in positions 13-0 of the computer A- or B-register the number in the DMA word count register. (This register is on the DMA register card.) Bit 0 in the computer A- or B-register will contain the low-order bit of the word count. If sufficient time has been allowed for completion of the transfer, the word count should be zero.

4-108. POST-WRITE STATE. After termination of writing, either by DMA or by a programmed CLC instruction, flip-flops and registers on the disc interface cards will be in the condition listed below. The state of flip-flops and registers not listed depends on prior operations. (If an operation is terminated before the end of a sector, the bit counter and word counter remain running and the Run FF remains set until the end of the sector is reached. The RP FF is reset then set, at the end of each remaining word in the sector.)

- a. The Control Bit FF is reset.
- b. The Flag FF is reset.
- c. The Run FF is reset.
- d. The SAC FF is reset.
- e. The sector counter contains the address of the next disc sector, and is running.
- f. The word counter is reset and not running.
- g. The EOS FF is reset.
- h. The bit counter is reset and not running.
- i. The STR FF is set.
- j. The WRD FF is set.
- k. The DI FF is set.

4-109. READ OPERATIONS.

4-110. Disc read operations are very similar to disc write operations. Therefore, only the principal functions of reading are presented, together with detailed discussion of the operations unique to the read process.

4-111. When reading is to be performed, the DMA system and disc memory are initialized in the same manner as the writing. First, an OTA/B instruction with the

command card I/O select code forwards a CW4 word to the command card and data card. This word indicates that reading will take place, and designates the starting track and sector. The track address register and sector address register are loaded in the same manner as for writing. However, bit 15 of CW4 is logic 0 when reading is to be performed, resulting in the DI flip-flop being placed in the reset condition. A further difference from the write operation is that "nand" gate MC65B on the command card furnishes a "not" HC signal to the disc during T4 of the OTA/B instruction. As a result, the "not" RI signal, supplied by the disc to the command card, becomes false at the start of T4.

4-112. After the OTA/B instruction, an STC instruction starts the disc read operation.

4-113. Sector coincidence occurs in the same manner as for writing. However, the RI signal from the disc ensures that at least a full sector elapses between the occurrence of sector coincidence and the setting of the SAC FF. Referring to figure 4-5, the MC46-13 input to the MC46A "nand" gate is shown as becoming true at the trailing edge of the second "not" SC pulse. This will occur if coincidence did not exist when the sector address register was loaded. However, if coincidence does exist when the register is loaded, MC46A will furnish a false output as soon as the next "not" SC pulse occurs. This could happen almost immediately if the sector address register is loaded near the end of a sector. The situation is not a problem with writing, but it creates a difficulty when reading because the read amplifiers in the disc memory require settling time after the sector address register is loaded. During this settling time the RI signal furnishes a false input to inverter MC65C on the command card. The resulting true input to pin 10 of "nand" gate MC65D keeps pin 8 of MC65D false. Then, if an attempt is made to set the SAC FF by the first "not" SC pulse after coincidence, the SAC FF furnishes true outputs from both the set and reset sides. Then, when the output of "nand" gate MC46A again becomes true, the SAC FF remains reset. Consequently, at the second "not" SC pulse after address coincidence, the Run FF cannot be set. After this point, sector coincidence will be effective in setting the SAC FF.

4-114. When the run flip-flop is set, the command card sends a false "not" R signal to the disc, rather than a "not" W signal as is done for writing. This difference is brought about by the reset condition of the DI flip-flop.

4-115. Upon receipt of the false "not" R signal, the disc commences to read data from the track indicated by the TA7-0 outputs from the data card. Also, "not" BC pulses are furnished to the data card (refer to figure 4-6).

4-116. The data read from the disc is furnished to the data card as the DR signal. In each word the data is received low-order bit first, and the parity bit is received last.

4-117. As it arrives from the disc, each bit is placed in the input rank of the D16 FF. This is brought about by the negative-going edge of the pulse applied to pin 3 of the D16

FF. The bit thus is acquired from the disc at the trailing (positive-going) edge of a "not" BC pulse. At the leading edge of the next "not" BC pulse, the bit is transferred to the output rank of the D16 FF. Then, the trailing edge of the "not" BC pulse transfers the bit to the input rank of the D15 FF, while at the same time a new bit is clocked into the input rank of the D16 FF. This process continues for each bit of the word.

4-118. When the bit counter indicates that 16 bits have been received, the WRD FF is reset, then set again at the start of the 17th bit. When the 17th (parity) bit has been placed in the D16 FF on the data card, the STR FF is reset, and "nand" gate MC84C on the command card experiences coincidence. The output of this gate is forwarded to the data card as the "not" EWR signal, where it sets the Flag FF and gates the contents of FFs D15-0 into the output register.

4-119. Setting the Flag FF sends a true SRQ signal to the DMA system, indicating that a word is waiting in the output register. When it is ready to acquire the word, the DMA system furnishes IOI, IOGE(B), SCM, and SCL signals to the data card. These gate the contents of the output register onto the IOBI 15-0 lines, and the word is acquired by the DMA system.

4-120. Subsequent words read from the disc are treated in the same manner as the first word. Between each sector the Run FF is clear, the "not" R signal is true, and "not" BC pulses are no longer furnished by the disc. Then, at the start of each new sector, the Run FF is set, the "not" R signal becomes false, and "not" BC pulses are furnished. In each sector 1088 bits are written (64 17-bit words), and the drum furnishes 1088 "not" BC pulses.

4-121. As each 17-bit word is received from the disc, its parity is checked by the RP FF on the data card. This flip-flop is placed in the reset state at the start of the read operation by the first "not" BC pulse received. If the RP FF is set when the leading edge of the first inverted "not" BC pulse is applied to its clock input (pin 11), the output from its own pin 9, inverted by "nor" gate MC23B, resets it. If the RP FF is already reset when the leading edge of the first "not" BC pulse occurs, no change in the flip-flop takes place.

4-122. As the bits in each word are received, they are furnished (as the DR signal) to "and" gate MC35B on the data card. This gate, in turn, forwards the data bits to "nand" gates MC34C and MC34D. As each data bit is furnished to the RP FF, there is no change in the flip-flop if the bit is a binary 1. "Nand" gate MC34C is disabled by the false input from pin 9 of the RP FF, and "nand" gate MC34D merely furnishes a clear signal to the reset flip-flop. Furthermore, the input to pin 12 of the RP FF is true, and the leading edge of each clock pulse attempts to set the RP FF. However, the false input to pin 13 of the RP FF (when a binary 1 is received) holds the RP FF in the reset state.

4-123. When a binary 0 is received, “nand” gates MC34C and MC34D are both disabled, and the clock pulse applied to the RP FF, together with the true input at pin 12 of the flip-flop, sets the RP FF. Subsequently, logic 1’s will again have no affect on the RP FF; MC34C merely retains the set condition of the flip-flop, and MC34D is disabled. However, when another binary 0 is received, MC34C and MC34D are both disabled, and the clock pulse toggles the RP FF.

4-124. Operations continue in this fashion, with each logic 0 toggling the flip-flop, until the 17 bits of the word have been received. Because odd parity is used, there should be an even number of logic 0’s in the word, and the RP FF should be in the reset state at the end of the word. However, if an odd number of 0’s was received, a parity error occurred, and the RP FF will be set at the end of the word. When the STR FF on the command card is placed in the set condition at the end of the word, the RPE FF is placed in the same condition as the RP FF. Thereafter, the RPE FF remains set and the RP FF plays no further part in the operation. If another parity error occurs, the RP FF will be in the clear state at the end of a word. However, the RPE FF is not reset because it is held in the set condition by the false input furnished to its pin 10 by its own pin 8.

4-125. When the read operation is completed, an LIA/B instruction can acquire the disc status word, and bit 0 of the word can be examined to determine whether a parity error occurred.

4-126. The RPE FF is reset the next time an STC instruction initiates a disc operation. When this occurs, a false input is applied to pin 13 of the RPE FF, making the output from pin 8 true. With pin 8 true, the input to pin 10 is no longer effective in holding the flip-flop set.


4-127. The disc read operation can be terminated either by reading all words scheduled, or the operation can be aborted. Termination procedures are the same as for disc writing. After termination, flip-flops and registers on the disc interface cards will be in the same condition as when writing is terminated, except that the DI FF is in the reset state.

4-128. As in disc writing, a true condition of the “not” RY signal or a false condition of the “not” ACL signal sets the ABS FF. After completion of the read operation, an LIA/B instruction allows examination of the state of the flip-flop.

4-129. LIA/B INSTRUCTION.

4-130. Functions of the LIA/B instruction have been dealt with in appropriate places when discussing disc writing and reading. Operation of the instruction as a whole, as it pertains to the disc interface cards, will now be presented.

4-131. When an LIA/B instruction using the command card I/O select code is decoded, the appropriate SCM and SCL signals become true at T2. (See figure 4-7.) Then, when IOGE(B) and IOI become true, “and” gate MC27A on the command card experiences coincidence. The output of this gate is furnished to other “and” gates which forward the various bits of the disc status word to the IOBI lines. At T5T6, these bits are placed in the computer A- or B-register.




2032-8

Figure 4-7. LIA/B Instruction and Resulting Disc System Operations, Timing Chart

4-132. Table 3-2 describes the significance of the various parts of the status word.

4-133. The “not” SC pulses which advance the sector counter are asynchronous with respect to computer timing. During T4 and T5, while the sector counter is being sampled by an LIA/B instruction, a “not” SC pulse could result in an arithmetic carry rippling down the counter. This would cause an erroneous indication of the next-sector address in the status word if corrective measures were not taken. “Nand” gate MC24B on the command card prevents difficulty from this source. When an LIA/B instruction is not being performed, pin 5 of the gate receives a false input, and the input to pin 2 of “nand” gate MC24A is true. MC24A then functions simply as an inverter, and allows normal advance of the sector counter. However, during T4 and T5 of an LIA/B instruction, pin 5 of MC24B is true. If no SC pulse is received during this T4-T5 time period, the input to pin 1 of MC24A is true, the output of MC24A is false, and MC24B is disabled by its pin 4. Since the sector counter is not being advanced at this time, no change in operation is needed or provided. Assume,

however, that the T4-T5 time period of an LIA/B instruction starts during the second "not" SC pulse of a sector. (See situation "A", figure 4-8.) The output from MC27-13 is true during the T4-T5 time period of an LIA/B instruction. Before the second "not" SC pulse, both inputs to MC24A are true, and the output of MC24A is false. This output disables MC24B. At the leading edge of the "not" SC pulse, MC24A no longer experiences coincidence, and its output becomes true. (MC24A functions as a negative-logic "nor" gate.) Because the sector counter is advanced by the trailing edge of the "not" SC pulse, it does not change at this time. However, pin 4 of MC24B receives a true input. Next, the T4 time period of the LIA/B instruction starts, and pin 5 of MC24B receives a true input. Since pin 4 of this gate is receiving a true input, the gate furnishes a false input to pin 2 of MC24A. When the end of the "not" SC pulse occurs, the output of MC24A remains true because pin 2 of MC24A is receiving a false input. At the end of T5, after the contents of the sector counter have been sampled, the input to pin 5 of MC24B becomes false, the output of MC24B becomes true, the input to pin 2 of MC24A also becomes true, and MC24A furnishes a false output. At this time, the sector counter is advanced. The effect has been to stretch the "not" SC pulse until the end of the T5 time period, and in so doing, prevent the advance of the sector counter until after it has been sampled.



2032-9

Figure 4-8. Delay in Sector Counter Advance, Timing Chart

4-134. Assume next that the T4-T5 time period of an LIA/B instruction occurs entirely during the second "not" SC pulse (situation "B", figure 4-8). As in situation A, the leading edge of the "not" SC precedes the leading edge of T4, and no change takes place when T4 starts. Then, when T5 ends, the input to pin 5 of MC24B becomes false, and only the false input to pin 1 of MC24A maintains a true output from MC24A. Thus, when the end of the "not" SC pulse arrives, the sector counter is advanced in the normal manner. Because the counter has already been sampled, the carry ripple (if any) produces no adverse affect.

4-135. Finally, assume that the second "not" SC pulse of a sector begins during the T4-T5 period of an LIA/B instruction that addresses the disc (situation "C", figure 4-8). Before the T4 time period starts, the output of MC24A is false. At the leading edge of T4, the input to pin 5 of MC24B becomes true. However, pin 4 of this gate receives a false input, and no change occurs in the output of the gate. When the leading edge of the "not" SC pulse occurs, MC24A provides a true output. This output furnishes coincidence for MC24B, which in turn provides a false input to pin 2 of MC24A. No change occurs in MC24A because it is receiving another false input at pin 1. At the end of T5, the input to pin 5 of MC24B becomes false, but the output of MC24A remains unchanged. Then, at the end of the "not" SC pulse, the output of MC24A becomes false in the normal manner, and the sector counter is advanced.

4-136. To summarize the control of the advance of the sector counter, its advance is delayed only when the T4-T5 time period overlaps the trailing edge of the "not" SC pulse. (It is during this time that the sector counter is being sampled.) The delay in advancing the counter is brought about by stretching the "not" SC pulse until the end of the T5 pulse. Other actions controlled by the output of MC24A are not adversely affected. The delay in the trailing edge of the "not" SC pulse occurs for both the first and second "not" SC pulses. The delay performs a meaningful function only in the case of the second "not" SC pulse, because the sector counter is advanced at the trailing edge of this pulse.

#### 4-137. CLF AND SFS INSTRUCTIONS.

4-138. The CLF and SFS instructions are used to determine whether "not" TO pulses are received from the disc. First, a CLF instruction with the command card I/O select code is performed. This instruction resets the TO FF on the command card. Then, an SFS instruction is performed, again addressing the command card. If the TO signal was received by the command card since performance of the CLF instruction, the TOS FF is set, and a true SKF signal is forwarded to the computer by the command card. As a result, a program skip occurs. If the TO signal was not received since the CLF instruction, the SKF signal remains false, and no skip takes place.

#### 4-139. SFC INSTRUCTION.

4-140. The SFC instruction, when addressed to the command card, causes a program skip if the SCP FF on the command card is clear. (See figure 4-2 for timing of the SCP FF.) When the SFC instruction is performed, "nand" gate MC17B on the command card senses the state of the SCP FF, and generates a true SKF signal if the flip-flop is clear.

## SECTION V

### MAINTENANCE

#### 5-1. INTRODUCTION.

5-2. This section contains maintenance information for the 12606B Disc Memory Interface Kit. Included are preventive maintenance instructions, corrective maintenance instructions, and maintenance data consisting of a table of interface card connections, information pertaining to integrated circuit characteristics and connections, reference designation indexes, part location views, and schematic diagrams.

#### 5-3. PREVENTIVE MAINTENANCE.

5-4. Preventive maintenance for the disc memory interface kit is conducted by running the entire disc diagnostic program once each month. At least three passes through the read/write portion of the program must be made, using the worst-case test word: 1100110011001100CC.

5-5. As well as testing the disc memory interface, the diagnostic program also checks the operation of the disc memory and the disc memory power supply. Instructions for running the diagnostic program are contained in the manual supplement attached to the back of this manual.

#### 5-6. CORRECTIVE MAINTENANCE.

##### 5-7. GENERAL.

5-8. When performing troubleshooting, refer to figures 5-1 through 5-5 and tables 5-1 through 5-5 in this section, and to figures 4-1 through 4-8.

##### 5-9. INTERCONNECTIONS.


5-10. For connections to the 86-pin connector on each interface card, refer to the computer backplane wiring list. For connections to the 48-pin connector on each card, refer to table 5-3 or 5-5.

##### 5-11. SIGNAL VOLTAGES.

5-12. The voltage levels of signals received from the disc are as follows: logic 1 is +5.1 to +2.4V (+3.5V nominal), logic 0 is +0.4 to +0.0V (+0.2V nominal).

5-13. For voltage levels of signals received from the computer, refer to computer documentation.

5-14. To determine the input voltages, output voltages, and circuit delay of integrated circuits on the disc interface cards, first locate the integrated circuit in figure 5-1 then refer to the appropriate characteristics in table 5-1. The nominal levels for all integrated circuit inputs and outputs are +3.5V and +0.2V.



2032-12

Figure 5-1. Integrated Circuit Pin Connections

Table 5-1. Integrated Circuit Input Levels, Output Levels, and Delay Times

CHARACTERISTIC	INPUT LEVEL		OUTPUT LEVEL		OPEN INPUT ACTS AS:	MAXIMUM PROPAGATION DELAY	
	LOGIC 1 (VOLTS, MIN)	LOGIC 0 (VOLTS, MAX)	LOGIC 1 (VOLTS, MIN)	LOGIC 0 (VOLTS, MAX)		TO 1 (NANOSEC)	TO 0 (NANOSEC)
2	+2.0	+0.8	+2.4	+0.4	Logic 1	29	15
7	+2.0	+0.8	+2.4	+0.4	Logic 1	50	50
8	+2.0	+0.8	+2.4	+0.4	Logic 1	35	50
9	+2.0	+0.8	+2.4	+0.4	Logic 1	40	25
15	+1.25	+0.5	+2.35	-0.36	Logic 0	14	12
17	+1.25	+0.5	+2.25	-0.36	Logic 0	18	18
29	+2.0*	+0.8 <sup>†</sup>	+2.4	+0.4	Logic 1	125	135


NOTES:

\* +2.2V for pin 1

† +0.6V for pin 1

Table 5-2. Data Channel Interface Card (12606-6001), Reference Designation Index

REFERENCE DESIGNATION	HP PART NO.	DESCRIPTION	MFR CODE	MFR PART NO.
C9,10, C12 thru C25,27 29,31, C33 thru C59	0160-2055	Capacitor, Fxd, Cer, 0.01 uf, +80 -20%, 200 VDCW	56289	224P22402
CR1 thru CR8	1901-0040	Diode, Si, 30 mA, 30 WV	07263	FDG1088
CR9	1901-0460	Diode, Si, 3-Junction Stabistor	03508	STB523
MC13	1820-0069	Integrated Circuit, TTL	56289	USN7420A
MC14,84,123,124	1820-0071	Integrated Circuit, TTL	01295	SN4346
MC15,16,34,54,74,94,102, 112,114	1820-0054	Integrated Circuit, TTL	01295	SN4342
MC23	1820-0952	Integrated Circuit, CTL	07263	SL3455
MC24	1820-0075	Integrated Circuit, TTL	01295	SN4353
MC25,35,45,55,65,75,85,95, 105,115	1820-0956	Integrated Circuit, CTL	07263	SL3458
MC26	1820-0068	Integrated Circuit, TTL	56289	USN7410A
MC33,43,53,63,73,83,93, 103,113	1820-0077	Integrated Circuit, TTL	01295	SN4354
MC36,44,46,56,66,76,86,96, 104,106,116	1820-0301	Integrated Circuit, TTL	01295	SN4463
R1,2	0698-0082	Resistor, Fxd, Met Flm, 464 ohms, 1%, 1/8w	14674	C4 OBD
R3	0757-0280	Resistor, Fxd, Met Flm, 1k, 1%, 1/8w	14674	C4 OBD
R4,5	0698-3132	Resistor, Fxd, Flm, 261 ohms, 1%, 1/8w	28480	0698-3132
S1	3101-0932	Switch, Slide, DPDT, 0.5A, 125V, AC/DC	79727	GG350-0001



2032-13

Figure 5-2. Data Channel Interface Card (12606-6001), Part Location Diagram

Table 5-3. Data Channel Interface Card, 48-Pin Connector Signals

SIGNAL	DATA CARD PIN		CONNECTED TO:	
	SIGNAL	GROUND	SIGNAL	GROUND
$\overline{BC}$ (B) ("not" bit clock, buffered)	DAT-*R	-	CMD-*R	-
CB (Control Bit FF)	DAT-*W	-	CMD-*W	-
$\overline{CRA}$ ("not" clear RPE and ABS FFs)	DAT-*13	-	CMD-*13	-
$\overline{CRF}$ ("not" clear Run FF)	DAT-*Z	-	CMD-*Z	-
DI (Direction FF)	DAT-*T	-	CMD-*T	-
$\overline{DI}$ ("not" Direction FF)	DAT-*20	-	CMD-*20	-
DR (data read)	DAT-*23	DAT-*24	J10-P	J10-R
DW (data write)	DAT-*AA	DAT-*BB	J10-M	J10-N
$\overline{EWR}$ ("not" end-of-word, read)	DAT-*15	-	CMD-*15	-
$\overline{EWW}$ ("not" end-of-word, write)	DAT-*S	-	CMD-*S	-
$\overline{EWW}$ ("not" end-of-word, write)	DAT-*17	-	CMD-*17	-
RFW (ready for first word)	DAT-*U	-	CMD-*U	-
RP (Read Parity FF)	DAT-*V	-	CMD-*V	-
RUN	DAT-*14	-	CMD-*14	-
$\overline{STA}$ ("not" strobe track address)	DAT-*19	-	CMD-*19	-
TA0 (track address bit 0)	DAT-*1	DAT-*2	J10-a	J10-b
TA1 (track address bit 1)	DAT-*3	DAT-*B	J10-c	J10-d
TA2 (track address bit 2)	DAT-*4	DAT-*5	J10-e	J10-f
TA3 (track address bit 3)	DAT-*6	DAT-*E	J10-h	J10-j
TA4 (track address bit 4)	DAT-*7	DAT-*8	J10-k	J10-m
TA5 (track address bit 5)	DAT-*9	DAT-*J	J10-n	J10-p
TA6 (track address bit 6)	DAT-*10	DAT-*8	J10-r	J10-s
TA7 (track address bit 7)	DAT-*12	NC	NC	NC
$\overline{TP}$ ("not" track protect)	DAT-*16	-	CMD-*16	-
$\overline{WRD}$ ("not" Word FF)	DAT-*P	-	CMD-*P	-

NOTES:  
 "DAT-\*" identifies a pin in the 48-pin connector for the data channel interface card.  
 "CMD-\*" identifies a pin in the 48-pin connector for the command channel interface card.  
 "J10-" identifies a pin in J10 on the disc memory.  
 "NC" indicates no connection.  
 A dash for a ground return indicates that the common ground return between cards is used (pins 1, 2, 85, and 86 of the 86-pin connector). All signals transferred between the two interface cards use the common ground return. Each signal transferred to or from the disc uses a separate ground return, with the ground lead and signal lead forming a twisted pair.





Figure 5-3. Data Channel Interface Card (12606-6001), Schematic Diagram

Table 5-4. Command Channel Interface Card (12606-6002), Reference Designation Index

REFERENCE DESIGNATION	HP PART NO.	DESCRIPTION	MFR CODE	MFR PART NO.
C2 thru C42,50 C43	0160-2055 0150-0050	Capacitor, Fxd, Cer, 0.01 uf, +80 -20%, 200 VDCW Capacitor, Fxd, Cer, 1000 pf, 600 VDCW	56289 77630	224P22402 OBD
CR1,2	1901-0040	Diode, Si, 30 mA, 30 WV	07263	FDG1088
MC14	1820-0071	Integrated Circuit, TTL	01295	SN4346
MC15,44,66,104	1820-0069	Integrated Circuit, TTL	56289	USN7420A
MC16,17,27,37,47,57,67,77,87, 97,107	1820-0956	Integrated Circuit, CTL	07263	SL3458
MC24,25,26,34,55,65	1820-0054	Integrated Circuit, TTL	01295	SN4342
MC35,36	1820-0077	Integrated Circuit, TTL	01295	SN4354
MC45,54,64	1820-0099	Integrated Circuit, TTL	01295	SN4462
MC46,56,84	1820-0068	Integrated Circuit, TTL	56289	USN7410A
MC74,94	1820-0301	Integrated Circuit, TTL	01295	SN4463
MC75,85,95,105	1820-0084	Integrated Circuit, TTL	01295	SN3449
MC76,86,96,106	1820-0075	Integrated Circuit, TTL	01295	SN4353
Q1	1854-0215	Transistor, Si, NPN	04713	SPS3611
R1	0757-0401	Resistor, Fxd, Met Flm, 100 ohms, 1%, 1/8w	14674	C4 OBD
R3	0698-0082	Resistor, Fxd, Met Flm, 464 ohms, 1%, 1/8w	14674	C4 OBD
R4, R6 thru R11,13	0698-3132	Resistor, Fxd, Flm, 261 ohms, 1%, 1/8w	28480	0698-3132
R14	0698-3445	Resistor, Fxd, Met Flm, 348 ohms, 1%, 1/8w	14674	C4 OBD
R15	0757-0280	Resistor, Fxd, Met Flm, 1k, 1%, 1/8w	14674	C4 OBD
W1	8159-0005	Jumper Wire	28480	8159-0005




2032-14

Figure 5-4. Command Channel Interface Card (12606-6002), Part Location Diagram

Table 5-5. Command Channel Interface Card, 48-Pin Connector Signals

SIGNAL	COMMAND CARD PIN		CONNECTED TO:	
	SIGNAL	GROUND	SIGNAL	GROUND
ACL ("not" AC voltage low)	CMD-*6	CMD-*5	J10-DD	J10-HH
BC ("not" bit clock)	CMD-*C	CMD-*B	J10-Y	J10-Z
BC (B) ("not" bit clock, buffered)	CMD-*R	-	DAT-*R	-
CB (Control Bit FF)	CMD-*W	-	DAT-*W	-
CRA ("not" clear RPE and ABS FFs)	CMD-*13	-	DAT-*13	-
CRF ("not" clear Run FF)	CMD-*Z	-	DAT-*Z	-
DI (Direction FF)	CMD-*T	-	DAT-*T	-
DI ("not" DI FF)	CMD-*20	-	DAT-*20	-
EWR ("not" end-of-word, read)	CMD-*15	-	DAT-*15	-
EWV ("not" end-of-word, write)	CMD-*S	-	DAT-*S	-
EWV ("not" end-of-word, write)	CMD-*17	-	DAT-*17	-
HC ("not" head change)	CMD-*H	CMD-*J	J10-K	J10-L
R ("not" read)	CMD-*4	CMD-*5	J10-U	J10-V
RFW (ready for first word)	CMD-*U	-	DAT-*U	-
RI ("not" read inhibit)	CMD-*F	CMD-*E	J10-H	J10-J
RP (Read Parity FF)	CMD-*V	-	DAT-*V	-
RUN ("not" Run FF)	CMD-*14	-	DAT-*14	-
RY ("not" disc ready)	CMD-*3	CMD-*2	J10-FF	J10-HH
SC ("not" sector clock pulse)	CMD-*A	CMD-*B	J10-W	J10-X
STA ("not" strobe track address)	CMD-*19	-	DAT-*19	-
TO ("not" track origin)	CMD-*1	CMD-*2	J10-E	J10-F
TP ("not" track protect)	CMD-*16	-	DAT-*16	-
W ("not" write)	CMD-*D	CMD-*E	J10-S	J10-G
WRD ("not" Word FF)	CMD-*P	-	DAT-*P	-

NOTES:  
 "DAT-\*" identifies a pin in the 48-pin connector for the data channel interface card.  
 "CMD-\*" identifies a pin in the 48-pin connector for the command channel interface card.  
 "J10-" identifies a pin in J10 on the disc memory.  
 A dash for a ground return indicates that the common ground return between cards is used (pins 1, 2, 85, and 86 of the 86-pin connector). All signals transferred between the two interface cards use the common ground return. Each signal transferred to or from the disc uses a separate ground return, with the ground lead and signal lead forming a twisted pair.



NOTES:  
 1. CARD PINS DESIGNATED WITH AN ASTERISK PLUG INTO THE 48-PIN INTERFACE CONNECTOR. PINS WITHOUT AN ASTERISK PLUG INTO THE 86-PIN BACK PLANE CONNECTOR.  
 2. RESISTANCES ARE IN OHMS.  
 3. ALL CAPACITORS ARE 0.01 MFD UNLESS OTHERWISE STATED.

Figure 5-5. Command Channel Interface Card (12606-6002), Schematic Diagram

## SECTION VI

### REPLACEABLE PARTS

#### 6-1. INTRODUCTION.

6-2. This section provides information for ordering replacement parts for the 12606B Disc Memory Interface Kit. Table 6-1 is a total-quantity listing of all replaceable parts in the kit.

6-3. Reference designation indexes (tables 5-2 and 5-4) and parts location diagrams (figures 5-2 and 5-4) for the data channel interface card and the command channel interface card are provided in section V of this manual adjacent to the logic diagram for each card.

6-4. Tables 5-2, 5-4, and 6-1 list the following information for each replaceable part:

a. Reference designation of the part (tables 5-2 and 5-4 only). Refer to table 6-2 for an explanation of abbreviations used in the REFERENCE DESIGNATION column.

b. Hewlett-Packard part number.

c. Description of the part. Refer to table 6-2 for an explanation of abbreviations used in the DESCRIPTION column.

d. A five digit code that corresponds to the manufacturer of the part. Refer to table 6-3 for a listing of the manufacturers that correspond to the codes.

e. Manufacturer's part number.

f. Total quantity (TQ) of each part used in the kit or assembly (table 6-1 only).

#### 6-5. ORDERING INFORMATION.

6-6. To order replacement parts, address the order or inquiry to the local Hewlett-Packard Sales and Service Office. (Refer to the list at the end of this manual for addresses.) Specify the following information for each part ordered:

a. Identification of the instrument, kit, or assembly containing the part (refer to paragraph 1-9).

b. Hewlett-Packard part number for each part.

c. Description of each part.

d. Circuit reference designation (if applicable).

Table 6-1. Replaceable Parts

HP PART NO.	DESCRIPTION	MFR CODE	MFR PART NO.	TO
0150-0050	Capacitor, Fxd, Cer, 1000 pf, 600 VDCW	77630	OBD	1
0160-2055	Capacitor, Fxd, Cer, 0.01 uf, +80 -20%, 200 VDCW	56289	224P22402	88
0698-0082	Resistor, Fxd, Met Flm, 464 ohms, 1%, 1/8w	14674	C4 OBD	3
0698-3132	Resistor, Fxd, Flm, 261 ohms, 1%, 1/8w	28480	0698-3132	10
0698-3445	Resistor, Fxd, Met Flm, 348 ohms, 1%, 1/8w	14674	C4 OBD	1
0757-0280	Resistor, Fxd, Met Flm, 1k, 1%, 1/8w	14674	C4 OBD	2
0757-0401	Resistor, Fxd, Met Flm, 100 ohms, 1%, 1/8w	14674	C4 OBD	1
1820-0054	Integrated Circuit, TTL	01295	SN4342	15
1820-0068	Integrated Circuit, TTL	56289	USN7410A	4
1820-0069	Integrated Circuit, TTL	56289	USN7420A	5
1820-0071	Integrated Circuit, TTL	01295	SN4346	5
1820-0075	Integrated Circuit, TTL	01295	SN4353	5
1820-0077	Integrated Circuit, TTL	01295	SN4354	11
1820-0084	Integrated Circuit, TTL	01295	SN3449	4
1820-0099	Integrated Circuit, TTL	01295	SN4462	3
1820-0301	Integrated Circuit, TTL	01295	SN4463	13
1820-0952	Integrated Circuit, CTL	07263	SL3455	1
1820-0956	Integrated Circuit, CTL	07263	SL3458	21
1854-0215	Transistor, Si, NPN	04713	SPS3611	1
1901-0040	Diode, Si, 30 mA, 30 WV	07263	FDG1088	10
1901-0460	Diode, Si, 3-Junction Stabistor	03508	STB523	1
3101-0932	Switch, Slide, DPDT, 0.5A, 125V, AC/DC	79727	GG350-0001	1
8159-0005	Jumper Wire	28480	8159-0005	1
12606-6001	Data Channel Interface Card	28480	12606-6001	1
12606-6002	Command Channel Interface Card	28480	12606-6002	1
12606-6004	Interface Cable	28480	12606-6004	1
12606-90012	Operating and Service Manual	28480	12606-90012	1
20346C	Disc Diagnostic Tape	28480	20346C	1

Table 6-2. Reference Designations and Abbreviations

REFERENCE DESIGNATIONS		
A = assembly	J = receptacle connector	TB = terminal board
B = motor	K = relay	TP = test point
BT = battery	L = inductor	U = integrated circuit
C = capacitor	M = meter	V = vacuum tube, neon bulb, photocell, etc.
CP = coupler	MC = microcircuit	VR = voltage regulator
CR = diode	P = plug connector	W = cable, jumper
DL = delay line	Q = transistor	X = socket
DS = device signaling (lamp)	R = resistor	Y = crystal
E = misc hardware	RT = thermistor	Z = tuned cavity, network
F = fuse	S = switch	
FL = filter	T = transformer	
ABBREVIATIONS		
A = amperes	IMPG = impregnated	P/O = part of
AC = alternating current	IN. = inch, inches	POLY = polystyrene
AFC = automatic frequency control	INCD = incandescent	PORC = porcelain
ALUM = aluminum	INCL = include(s)	POS = position(s)
AL-ELECT = aluminum electrolytic	INS = insulation(ed)	POT = potentiometer
ASSY = assembly	INT = internal	PP = peak-to-peak
BFO = beat frequency oscillator	I/O = input/output	PT = point
BE CU = beryllium copper	K = kilo = 1000	PWV = peak working voltage
BH = binder head	LH = left hand	R = resistor
BP = bandpass	LIN = linear taper	RECT = rectifier
BRS = brass	LK WASH = lock washer	RF = radio frequency
BWO = backward wave oscillator	LOG = logarithmic taper	RH = round head or right hand
C = capacitor	LPF = low pass filter	RMO = rack mount only
CCW = counterclockwise	M = milli = $10^{-3}$	RMS = root-mean square
CER = ceramic	MEG = mega = $10^6$	RWV = reverse working voltage
CMO = cabinet mount only	MET FLM = metal film	S-B = slow-blow
COEF = coefficient	MET OX = metal oxide	SCR = screw
COM = common	MFR = manufacturer	SE = selenium
COMP = composition	MHz = megahertz	SECT = section(s)
COMPL = complete	MINAT = miniature	SEMICON = semiconductor
CONN = connector	MOM = momentary	SI = silicon
CP = cadmium plate	MTG = mounting	SIL = silver
CRT = cathode-ray tube	MY = Mylar	SL = slide
CTL = capacitor-transistor logic	N = nano ( $10^{-9}$ )	SPDT = single-pole, double-throw
CW = clockwise	N/C = normally closed	SPG = spring
DC = direct current	NE = neon	SPL = special
DEPC = deposited carbon	NI PL = nickel plate	SPST = single-pole, single-throw
DPDT = double-pole, double-throw	NO. = number	SR = split ring
DPST = double-pole, single-throw	N/O = normally open	SST = stainless steel
DR = drive	NPN = negative-positive-negative	STL = steel
ELECT = electrolytic	NPO = negative positive zero (zero temperature coefficient)	TA = tantalum
ENCAP = encapsulated	NRFR = not recommended for field replacement	TD = time delay
EXT = external	NSR = not separately replaceable	TGL = toggle
F = farads	OBD = order by description	THD = thread
FH = flat head	OD = outer diameter	TI = titanium
FIL H = fillister head	OH = oval head	TOL = tolerance
FXD = fixed	OX = oxide	TRIM = trimmer
G = giga ( $10^9$ )	P = peak	TTL = transistor-transistor logic
GE = germanium	PC = printed circuit	TWT = traveling wave tube
GL = glass	PF = picofarads = $10^{-12}$ farads	U ( $\mu$ ) = micro = $10^{-6}$
GND/GRD = ground(ed)	PH = Phillips head	VAR = variable
H = henries	PH BRZ = phosphor bronze	VDCW = direct current working volts
HDW = hardware	PHL = Phillips	W/ = with
HEX = hexagonal	PIV = peak inverse voltage	W = watts
HG = mercury	PNP = positive-negative-positive	WIV = working inverse voltage
HR = hour(s)		WW = wirewound
HZ = hertz		W/O = without
ID = inner diameter		
IF = intermediate frequency		

Table 6-3. Code List of Manufacturers

The following code numbers are from the Federal Supply Code for Manufacturers Cataloging Handbooks H4-1 (Name to Code) and H4-2 (Code to Name) and their latest supplements. The date of revision and the date of the supplements used appear at the bottom of each page. Alphabetical codes have been arbitrarily assigned to suppliers not appearing in the H4 Handbooks.

Code No.	Manufacturer	Address	Code No.	Manufacturer	Address	Code No.	Manufacturer	Address
00000	U. S. A. Common	Any supplier of U. S.	05245	Components Corp.	Chicago, Ill.	09145	Tech. Ind. Inc. Atohm Elect.	Burbank, Calif.
00136	McCoy Electronics	Mount Holly Springs, Pa.	05277	Westinghouse Electric Corp.		09250	Electro Assemblies, Inc.	Chicago, Ill.
00213	Sage Electronics Corp.	Rochester, N. Y.		Semi-Conductor Dept.	Youngwood, Pa.	09353	C & K Components Inc.	Newton, Mass.
00287	Cemco Inc.	Danielson, Conn.	05347	Ultronix, Inc.	San Mateo, Calif.	09569	Mallory Battery Co. of	
00334	Humidial	Colton, Calif.	05397	Union Carbide Corp., Elect. Div.			Canada, Ltd.	Toronto, Ontario, Canada
00348	Microtron Co., Inc.	Valley Stream, N. Y.			New York, N. Y.	09922	Burndy Corp.	Norwalk, Conn.
00373	Garlock Inc.	Cherry Hill, N. J.	05574	Viking Ind. Inc.	Canoga Park, Calif.	10214	General Transistor Western Corp.	
00656	Aerovox Corp.	New Bedford, Mass.	05593	Icore Electro-Plastics Inc.	Sunnyvale, Calif.			Los Angeles, Calif.
00779	Amp. Inc.	Harrisburg, Pa.	05616	Cosmo Plastic		10411	Ti-Tal, Inc.	Berkeley, Calif.
00781	Aircraft Radio Corp.	Boonton, N. J.		(c/o Electrical Spec. Co.)	Cleveland, Ohio	10646	Carborundum Co.	Niagara Falls, N. Y.
00815	Northern Engineering Laboratories, Inc.	Burlington, Wis.	05624	Barber Colman Co.	Rockford, Ill.	11236	CTS of Berne, Inc.	Berne, Ind.
			05728	Tiffen Optical Co.		11237	Chicago Telephone of California, Inc.	
00853	Sangamo Electric Co., Pickens Div.	Pickens, S. C.			Roslyn Heights, Long Island, N. Y.			So. Pasadena, Calif.
00866	Goe Engineering Co.	City of Industry, Cal.	05729	Metro-Tel Corp.	Westbury, N. Y.	11242	Bay State Electronics Corp.	Waltham, Mass.
00891	Carl E. Holmes Corp.	Los Angeles, Calif.	05783	Stewart Engineering Co.	Santa Cruz, Calif.	11312	Teledyne Inc., Microwave Div.	Palo Alto, Calif.
00929	Microlab Inc.	Livingston, N. J.	05820	Wakefield Engineering Inc.	Wakefield, Mass.	11314	National Seal	Downey, Calif.
01002	General Electric Co., Capacitor Dept.		06004	Bassick Co., Div. of Stewart Warner Corp.		11453	Precision Connector Corp.	Jamaica, N. Y.
		Hudson Falls, N. Y.			Bridgeport, Conn.	11534	Duncan Electronics Inc.	Costa Mesa, Calif.
01009	Alden Products Co.	Brockton, Mass.	06090	Raychem Corp.	Redwood City, Calif.	11711	General Instrument Corp., Semiconductor	
01121	Allen Bradley Co.	Milwaukee, Wis.	06175	Bausch and Lomb Optical Co.	Rochester, N. Y.		Div., Products Group	Newark, N. J.
01255	Litton Industries, Inc.	Beverly Hills, Calif.	06402	E. T. A. Products Co. of America	Chicago, Ill.	11717	Imperial Electronic, Inc.	Buena Park, Calif.
01281	TRW Semiconductors, Inc.	Lawndale, Calif.	06540	Amatom Electronic Hardware Co., Inc.		11870	Melabs, Inc.	Palo Alto, Calif.
01295	Texas Instruments, Inc., Transistor Products Div.	Dallas, Texas			New Rochelle, N. Y.	12040	National Semiconductor	Danbury, Conn.
01349	The Alliance Mfg. Co.	Alliance, Ohio	06555	Beede Electrical Instrument Co., Inc.		12136	Philadelphia Handle Co.	Camden, N. J.
01589	Pacific Relays, Inc.	Van Nuys, Calif.			Penacook, N. H.	12361	Grove Mfg. Co., Inc.	Shady Grove, Pa.
01670	Gudebrod Bros. Silk Co.	New York, N. Y.	06666	General Devices Co., Inc.	Indianapolis, Ind.	12574	Gulton Ind. Inc. Data System Div.	Albuquerque, N. M.
01930	Amerock Corp.	Rockford, Ill.	06751	Components Inc., Ariz. Div.	Phoenix, Ariz.			Dover, N. H.
01961	Pulse Engineering Co.	Santa Clara, Calif.	06812	Torrington Mfg. Co., West Div.		12697	Clarostat Mfg. Co.	Dover, N. H.
02114	Ferroxcube Corp. of America	Saugerties, N. Y.			Van Nuys, Calif.	12728	Elmar Filter Corp.	W. Haven, Conn.
02116	Wheelock Signals, Inc.	Long Branch, N. J.	06980	Varian Assoc. Eimac Div.	San Carlos, Calif.	12859	Nippon Electric Co., Ltd.	Tokyo, Japan
02286	Cole Rubber and Plastics Inc.	Sunnyvale, Calif.	07088	Kelvin Electric Co.	Van Nuys, Calif.	12881	Metex Electronics Corp.	Clark, N. J.
02660	Amphenol-Borg Electronics Corp.	Broadview, Ill.	07126	Digitran Co.	Pasadena, Calif.	12930	Delta Semiconductor Inc.	Newport Beach, Calif.
02735	Radio Corp. of America, Semiconductor and Materials Div.	Somerville, N. J.	07137	Transistor Electronics Corp.	Minneapolis, Minn.	12954	Dickson Electronics Corp.	Scottsdale, Arizona
			07138	Westinghouse Electric Corp. Electronic Tube Div.	Elmira, N. Y.	13103	Thermolloy	Dallas, Texas
02771	Vocaline Co. of America, Inc.				New York, N. Y.	13396	Telefunken (GmbH)	Hanover, Germany
		Old Saybrook, Conn.	07149	Filmohm Corp.	City of Industry, Calif.	13835	Midland-Wright Div. of Pacific Industries, Inc.	Kansas City, Kansas
02777	Hopkins Engineering Co.	San Fernando, Calif.	07233	Cinch-Graphik Co.	Carle Place, N. Y.			Newbury Park, Calif.
02875	Hudson Tool & Die Co.	Newark, N. J.	07256	Silicon Transistor Corp.	Culver City, Calif.	14099	Sem-Tech	Santa Monica, Calif.
03508	G. E. Semiconductor Prod. Dept.	Syracuse, N. Y.	07261	Avnet Corp.		14193	Calif. Resistor Corp.	Santa Monica, Calif.
03705	Apex Machine & Tool Co.	Dayton, Ohio	07263	Fairchild Camera & Inst. Corp. Semiconductor Div.	Mountain View, Calif.	14298	American Components, Inc.	Conshohocken, Pa.
03797	Eldema Corp.	Compton, Calif.	07322	Minnesota Rubber Co.	Minneapolis, Minn.	14433	ITT Semiconductor, A Div. of Int. Telephone & Telegraph Corp.	West Palm Beach, Fla.
03818	Parker Seal Co.	Los Angeles, Calif.	07387	Birtcher Corp., The	Monterey Park, Calif.	14493	Hewlett-Packard Company	Loveland, Colo.
03877	Transitron Electric Corp.	Wakefield, Mass.	07397	Sylvania Elect. Prod. Inc., Mt. View Operations	Mountain View, Calif.	14655	Cornell Dublier Electric Corp.	Newark, N. J.
03888	Pyrofilm Resistor Co., Inc.	Cedar Knolls, N. J.	07700	Technical Wire Products Inc.	Cranford, N. J.	14674	Corning Glass Works	Corning, N. Y.
03954	Singer Co., Diehl Div.		07829	Bodine Elect. Co.	Chicago, Ill.	14752	Electro Cube Inc.	San Gabriel, Calif.
	Finderne Plant	Sumerville, N. J.	07910	Continental Device Corp.	Hawthorne, Calif.	14960	Williams Mfg. Co.	San Jose, Calif.
04009	Arrow, Hart and Hegeman Elect. Co.		07933	Raytheon Mfg. Co., Semiconductor Div.	Mountain View, Calif.	15203	Webster Electronics Co.	New York, N. Y.
		Hartford, Conn.				15287	Scionics Corp.	Northridge, Calif.
04013	Taurus Corp.	Lambertville, N. J.	07980	Hewlett-Packard Co., Boonton Radio Div.		15291	Adjustable Bushing Co.	N. Hollywood, Calif.
04062	Arco Electronic Inc.	Great Neck, N. Y.			Rockaway, N. J.	15558	Micron Electronics	Garden City, Long Island, N. Y.
04222	Hi-Q Division of Aerovox	Myrtle Beach, S. C.	08145	U. S. Engineering Co.	Los Angeles, Calif.			Lynbrook, N. Y.
04354	Precision Paper Tube Co.	Wheeling, Ill.	08289	Blinn, Delbert Co.	Pomona, Calif.	15566	Amprobe Inst. Corp.	Costa Mesa, Calif.
04404	Dymec Division of Hewlett-Packard Co.	Palo Alto, Calif.	08358	Burgess Battery Co.		15631	Cabletronics	Costa Mesa, Calif.
					Niagara Falls, Ontario, Canada	15772	Twentieth Century Coil Spring Co.	
04651	Sylvania Electric Products, Microwave Device Div.	Mountain View, Calif.	08524	Deustch Fastener Corp.	Los Angeles, Calif.			Santa Clara, Calif.
04673	Dakota Engr. Inc.	Culver City, Calif.	08654	Bristol Co., The	Waterbury, Conn.	15801	Fenwal Elect. Inc.	Framingham, Mass.
04713	Motorola, Inc., Semiconductor Prod. Div.	Phoenix, Arizona	08717	Sloan Company	Sun Valley, Calif.	15818	Amelco Inc.	Mt. View, Calif.
			08718	ITT Cannon Electric Inc., Phoenix Div.	Phoenix, Arizona	16037	Spruce Pine Mica Co.	Spruce Pine, N. C.
04732	Filtron Co., Inc. Western Div.	Culver City, Calif.			Phoenix, Arizona	16179	Omni-Spectra Inc.	Farmington, Mich.
			08727	National Radio Lab. Inc.	Paramus, N. J.	16352	Computer Diode Corp.	Lodi, N. J.
04773	Automatic Electric Co.	Northlake, Ill.	08792	CBS Electronics Semiconductor Operations, Div of C. B. S. Inc.		16585	Boots Aircraft Nut Corp.	Pasadena, Calif.
04796	Sequoia Wire Co.	Redwood City, Calif.			Lowell, Mass.	16688	Ideal Prec. Meter Co., Inc.	
04811	Precision Coil Spring Co.	El Monte, Calif.					De Jur Meter Div.	Brooklyn, N. Y.
04870	P. M. Motor Company	Westchester, Ill.	08806	General Electric Co. Miniat. Lamp Dept.		16758	Delco Radio Div. of G. M. Corp.	Kokoma, Ind.
04919	Component Mfg. Service Co.				Cleveland, Ohio	17109	Thermonetics Inc.	Canoga Park, Calif.
		W. Bridgewater, Mass.	08984	Mel-Rain	Indianapolis, Ind.	17474	Tranex Company	Mountain View, Calif.
05006	Twentieth Century Plastics, Inc.	Los Angeles, Calif.	09026	Babcock Relays Div.	Costa Mesa, Calif.	17554	Components Inc.	Biddeford, Me.
			09134	Texas Capacitor Co.	Houston, Texas	17675	Hamilin Metal Products Corp.	Akron, Ohio
						17745	Angstrom Prec. Inc.	No. Hollywood, Calif.

Table 6-3. Code List of Manufacturers (Continued)

Code No.	Manufacturer	Address	Code No.	Manufacturer	Address	Code No.	Manufacturer	Address
17870	McGraw-Edison Co.	Manchester, N. H.	62119	Universal Electric Co.	Owosso, Mich.	73899	JFD Electronics Corp.	Brooklyn, N. Y.
18042	Power Design Pacific Inc.	Palo Alto, Calif.	63743	Ward-Leonard Electric Co.	Mt. Vernon, N. Y.	73905	Jennings Radio Mfg. Corp.	San Jose, Calif.
18083	Clevite Corp., Semiconductor Div.	Palo Alto, Calif.	64959	Western Electric Co., Inc.	New York, N. Y.	73957	Groov-Pin Corp.	Ridgefield, N. J.
18324	Signetics Corp.	Sunnyvale, Calif.	65092	Weston Inst. Inc. Weston-Newark	Newark, N. J.	74276	Signalite Inc.	Neptune, N. J.
18476	Ty-Car Mfg. Co., Inc.	Holliston, Mass.	66295	Wittek Mfg. Co.	Chicago, Ill.	74455	J. H. Winns, and Sons	Winchester, Mass.
18486	TRW Elect. Comp. Div.	Des Plaines, Ill.	66346	Minnesota Mining & Mfg. Co. Revere Mincom Div.	St. Paul, Minn.	74861	Industrial Condenser Corp.	Chicago, Ill.
18583	Curtis Instrument, Inc.	Mt. Kisco, N. Y.	70276	Allen Mfg. Co.	Hartford, Conn.	74868	R. F. Products Division of Amphenol-Borg Electronics Corp.	Danbury, Conn.
18612	Vishay Instruments Inc.	Malvern, Pa.	70309	Allied Control	New York, N. Y.	74970	E. F. Johnson Co.	Waseca, Minn.
18873	E. I. DuPont and Co., Inc.	Wilmington, Del.	70318	Allmetal Screw Product Co., Inc.	Garden City, N. Y.	75042	International Resistance Co.	Philadelphia, Pa.
18911	Durant Mfg. Co.	Milwaukee, Wis.	70417	Amplex, Div. of Chrysler Corp.	Detroit, Mich.	75263	Keystone Carbon Co., Inc.	St. Marys, Pa.
19315	The Bendix Corp., Navigation & Control Div.	Teterboro, N. J.	70485	Atlantic India Rubber Works, Inc.	Chicago, Ill.	75378	CTS Knights Inc.	Sandwich, Ill.
19500	Thomas A. Edison Industries, Div. of McGraw-Edison Co.	West Orange, N. J.	70563	Amperite Co., Inc.	Union City, N. J.	75382	Kulka Electric Corporation	Mt. Vernon, N. Y.
19589	Concoa	Baldwin Park, Calif.	70674	ADC Products Inc.	Minneapolis, Minn.	75818	Lenz Electric Mfg. Co.	Chicago, Ill.
19644	LR Electronics	Horseheads, N. Y.	70903	Belden Mfg. Co.	Chicago, Ill.	75915	Littlefuse, Inc.	Des Plaines, Ill.
19701	Electra Mfg. Co.	Independence, Kansas	70998	Bird Electronic Corp.	Cleveland, Ohio	76005	Lord Mfg. Co.	Erie, Pa.
20183	General Atomics Corp.	Philadelphia, Pa.	71002	Birnbach Radio Co.	New York, N. Y.	76210	C. W. Marwedel	San Francisco, Calif.
21226	Executone, Inc.	Long Island City, N. Y.	71034	Bliley Electric Co., Inc.	Erie, Pa.	76433	General Instrument Corp., Micamold Division	Newark, N. J.
21335	Fafnir Bearing Co., The	New Britain, Conn.	71041	Boston Gear Works Div. of Murray Co. of Texas	Quincy, Mass.	76487	James Millen Mfg. Co., Inc.	Malden, Mass.
21520	Fansteel Metallurgical Corp.	N. Chicago, Ill.	71218	Bud Radio, Inc.	Willoughby, Ohio	76493	J. W. Miller Co.	Los Angeles, Calif.
23042	Texscan Corp.	Indianapolis, Ind.	71279	Cambridge Thermionics Corp.	Cambridge, Mass.	76530	Cinch-Monadnock, Div. of United Carr Fastener Corp.	San Leandro, Calif.
23783	British Radio Electronics Ltd.	Washington, D. C.	71286	CamLoc Fastener Corp.	Paramus, N. J.	76545	Mueller Electric Co.	Cleveland, Ohio
24455	G. E. Lamp Division	Nela Park, Cleveland, Ohio	71313	Cardwell Condenser Corp.	Lindenhurst L. I., N. Y.	*76703	National Union	Newark, N. J.
24655	General Radio Co.	West Concord, Mass.	71400	Bussmann Mfg. Div. of McGraw-Edison Co.	St. Louis, Mo.	76854	Oak Manufacturing Co.	Crystal Lake, Ill.
24681	Memcor Inc., Comp. Div.	Huntington, Ind.	71436	Chicago Condenser Corp.	Chicago, Ill.	77068	The Bendix Corp., Electrodynamic Div.	N. Hollywood, Calif.
24796	Pareico Inc.	San Juan Capistrano, Calif.	71447	Calif. Spring Co., Inc.	Pico-Rivera, Calif.	77075	Pacific Metals Co.	San Francisco, Calif.
26365	Gries Reproducer Corp.	New Rochelle, N. Y.	71450	CTS Corp.	Elkhart, Ind.	77221	Phanostran Instrument and Electronic Co.	South Pasadena, Calif.
26462	Grobet File Co. of America, Inc.	Carlstadt, N. J.	71468	ITT Cannon Electric Inc.	Los Angeles, Calif.	77252	Philadelphia Steel and Wire Corp.	Philadelphia, Pa.
26851	Compac/Hollister Co.	Hollister, Calif.	71471	Cinema, Div. Aerovox Corp.	Burbank, Calif.	77342	American Machine & Foundry Co. Potter & Brumfield Div.	Princeton, Ind.
26992	Hamilton Watch Co.	Lancaster, Pa.	71482	C. P. Clare & Co.	Chicago, Ill.	77630	TRW Electronic Components Div.	Camden, N. J.
27251	Specialities Mfg. Co., Inc.	Stratford, Conn.	71590	Centralab Div. of Globe Union Inc.	Milwaukee, Wis.	77638	General Instrument Corp., Rectifier Div.	Brooklyn, N. Y.
28480	Hewlett-Packard Co.	Palo Alto, Calif.	71616	Commercial Plastics Co.	Chicago, Ill.	77764	Resistance Products Co.	Harrisburg, Pa.
28520	Heyman Mfg. Co.	Kenilworth, N. J.	71700	Cornish Wire Co., The	New York, N. Y.	77969	Rubbercraft Corp. of Calif.	Torrance, Calif.
30817	Instrument Specialties Co., Inc.	Little Falls, N. J.	71707	Coto Coil Co., Inc.	Providence, R. I.	78189	Shakeproof Division of Illinois Tool Works	Elgin, Ill.
33173	G. E. Receiving Tube Dept.	Owensboro, Ky.	71744	Chicago Miniature Lamp Works	Chicago, Ill.	78277	Sigma	So. Braintree, Mass.
35434	Lectrohm Inc.	Chicago, Ill.	71785	Cinch Mfg. Co., Howard B. Jones Div.	Chicago, Ill.	78283	Signal Indicator Corp.	New York, N. Y.
36196	Stanwyck Coil Products Ltd.	Hawkesbury, Ontario, Canada	71984	Dow Corning Corp.	Midland, Mich.	78290	Struthers-Dunn Inc.	Pitman, N. J.
36287	Cunningham, W. H. & Hill, Ltd.	Toronto Ontario, Canada	72136	Electro Motive Mfg. Co., Inc.	Williamantic, Conn.	78424	Speciality Leather Prod. Co.	Newark, N. J.
37942	P. R. Mallory & Co. Inc.	Indianapolis, Ind.	72619	Dialight Corp.	Brooklyn, N. Y.	78452	Thompson-Bremer & Co.	Chicago, Ill.
39543	Mechanical Industries Prod. Co.	Akron, Ohio	72656	Indiana General Corp., Electronics Div.	Keasby, N. J.	78471	Tilley Mfg. Co.	San Francisco, Calif.
40920	Miniature Precision Bearings, Inc.	Keene, N. H.	72699	General Instrument Corp., Cap. Div.	Newark, N. J.	78488	Stackpole Carbon Co.	St. Marys, Pa.
42190	Muter Co.	Chicago, Ill.	72765	Drake Mfg. Co.	Harwood Heights, Ill.	78493	Standard Thomson Corp.	Waltham, Mass.
43990	C. A. Norgren Co.	Englewood, Colo.	72825	Hugh H. Eby Inc.	Philadelphia, Pa.	78553	Tinnerman Products, Inc.	Cleveland, Ohio
44655	Omhite Mfg. Co.	Skokie, Ill.	72928	Gudeman Co.	Chicago, Ill.	78790	Transformer Engineers	San Gabriel, Calif.
46384	Penn Eng. & Mfg. Corp.	Doylestown, Pa.	72962	Elastic Stop Nut Corp.	Union, N. J.	78947	Ucinite Co.	Newtonville, Mass.
47904	Polaroid Corp.	Cambridge, Mass.	72964	Robert M. Hadley Co.	Los Angeles, Calif.	79136	Waldes Kohinor Inc.	Long Island City, N. Y.
48620	Precision Thermometer & Inst. Co.	Southampton, Pa.	72982	Erie Technological Products, Inc.	Erie, Pa.	79142	Veeder Root, Inc.	Hartford, Conn.
49956	Microwave & Power Tube Div.	Waltham, Mass.	73061	Hansen Mfg. Co., Inc.	Princeton, Ind.	79251	Wenco Mfg. Co.	Chicago, Ill.
52090	Rowan Controller Co.	Westminster, Md.	73076	H. M. Harper Co.	Chicago, Ill.	79727	Continental-Wirt Electronics Corp.	Philadelphia, Pa.
52983	Sanborn Company	Waltham, Mass.	73138	Helipot Div. of Beckman Inst., Inc.	Fullerton, Calif.	79963	Zierick Mfg. Corp.	New Rochelle, N. Y.
54294	Shallcross Mfg. Co.	Selma, N. C.	73293	Hughes Products Division of Hughes Aircraft Co.	Newport Beach, Calif.	80031	Mepco Division of Sessions Clock Co.	Morristown, N. J.
55026	Simpson Electric Co.	Chicago, Ill.	73445	Ampetex Elect Co.	Hicksville, L. I., N. Y.	80120	Schnitzer Alloy Products Co.	Elizabeth, N. J.
55933	Sonotone Corp.	Elmsford, N. Y.	73506	Bradley Semiconductor Corp.	New Haven, Conn.	80131	Electronic Industries Association. Any brand Tube meeting EIA Standards-Washington, DC.	Washington, DC.
55938	Raytheon Co. Commercial Apparatus & Systems Div.	So. Norwalk, Conn.	73559	Carling Electric, Inc.	Hartford, Conn.	80207	Unimax Switch, Div. Maxon Electronics Corp.	Wallingford, Conn.
56137	Spaulding Fibre Co., Inc.	Tonawanda, N. Y.	73586	Circle F Mfg. Co.	Trenton, N. J.	80223	United Transformer Corp.	New York, N. Y.
56289	Sprague Electric Co.	North Adams, Mass.	73682	George K. Garrett Co., Div. MSL Industries Inc.	Philadelphia, Pa.	80248	Oxford Electric Corp.	Chicago, Ill.
59446	Telex Corp.	Tulsa, Okla.	73734	Federal Screw Products Inc.	Chicago, Ill.	80294	Bourns Inc.	Riverside, Calif.
59730	Thomas & Betts Co.	Elizabeth, N. J.	73743	Fischer Special Mfg. Co.	Cincinnati, Ohio	80411	Acro Div. of Robertshaw Controls Co.	Columbus, Ohio
60741	Triplitt Electrical Inst. Co.	Bluffton, Ohio	73793	General Industries Co., The	Elyria, Ohio			
61775	Union Switch and Signal, Div. of Westinghouse Air Brake Co.	Pittsburgh, Pa.	73846	Goshen Stamping & Tool Co.	Goshen, Ind.			

00015-47  
Revised: April, 1969

From: FSC. Handbook Supplements



# HEWLETT • PACKARD SALES AND SERVICE

## SALES & SERVICE OFFICES

### UNITED STATES

#### ALABAMA

P.O. Box 4207  
2003 Byrd Spring Road S.W.  
Huntsville 35802  
Tel: (205) 881-4591  
TWX: 810-726-2204

#### ARIZONA

3009 North Scottsdale Road  
Scottsdale 85251  
Tel: (602) 945-7601  
TWX: 910-950-1282

5737 East Broadway  
Tucson 85716  
Tel: (602) 298-2313  
TWX: 910-952-1162

#### CALIFORNIA

1430 East Orangethorpe Ave.  
Fullerton 92631  
Tel: (714) 870-1000  
TWX: 910-499-2170

3939 Lankershim Boulevard  
North Hollywood 91604  
Tel: (818) 877-1282  
TWX: 910-499-2170

1101 Embarcadero Road  
Palo Alto 94303  
Tel: (415) 327-6500  
TWX: 910-373-1280

2220 Watt Ave.  
Sacramento 95825  
Tel: (916) 482-1463  
TWX: 910-367-2092

1055 Shafter Street  
San Diego 92106  
Tel: (714) 223-8103  
TWX: 910-335-2000

**COLORADO**  
7965 East Prentice  
Englewood 80110  
Tel: (303) 771-3455  
TWX: 910-935-0705

#### CONNECTICUT

508 Tollard Street  
East Hartford 06108  
Tel: (203) 289-9394  
TWX: 710-425-3416

#### DELAWARE

111 East Avenue  
Norwalk 06851  
Tel: (203) 853-1251  
TWX: 710-468-3750

#### FLORIDA

P.O. Box 24210  
2806 W. Oakland Park Blvd.  
Ft. Lauderdale 33307  
Tel: (305) 731-2020  
TWX: 510-955-4099

P.O. Box 20007  
Herndon Station 32814  
621 Commonwealth Avenue  
Orlando  
Tel: (305) 841-3970  
TWX: 810-850-0113

P.O. Box 8128  
Madeira Beach 33708  
410 150th Avenue  
St. Petersburg  
Tel: (813) 391-0211  
TWX: 810-863-0366

#### GEORGIA

P.O. Box 28234  
450 Interstate North  
Atlanta 30328  
Tel: (404) 436-6181  
TWX: 810-766-4890

#### ILLINOIS

5500 Howard Street  
Skokie 60076  
Tel: (312) 677-0400  
TWX: 910-223-3613

#### INDIANA

3839 Meadows Drive  
Indianapolis 46205  
Tel: (317) 546-4891  
TWX: 810-341-3263

#### LOUISIANA

P.O. Box 855  
1942 Williams Boulevard  
Kenner 70062  
Tel: (504) 721-6201  
TWX: 810-955-5524

#### MARYLAND

6707 Whitestone Road  
Baltimore 21207  
Tel: (301) 944-5400  
TWX: 710-862-0850

P.O. Box 1648  
2 Choke Cherry Road  
Rockville 20850  
Tel: (301) 948-6370  
TWX: 710-828-9684

#### MASSACHUSETTS

32 Hartwell Ave.  
Lexington 02173  
Tel: (617) 861-8960  
TWX: 710-326-6904

#### MICHIGAN

24315 Northwestern Highway  
Southfield 48075  
Tel: (313) 353-9100  
TWX: 810-224-4882

#### MINNESOTA

2459 University Avenue  
St. Paul 55114  
Tel: (612) 645-9461  
TWX: 910-563-3734

#### MISSOURI

11131 Colorado Ave.  
Kansas City 64137  
Tel: (816) 763-8000  
TWX: 910-771-2087

2812 South Brentwood Blvd.  
St. Louis 63144  
Tel: (314) 962-5000  
TWX: 910-760-1670

#### NEW JERSEY

W. 120 Century Road  
Paramus 07652  
Tel: (201) 265-5000  
TWX: 710-990-4951

1060 N. Kings Highway  
Cherry Hill 08034  
Tel: (609) 667-4000  
TWX: 710-892-4945

#### NEW MEXICO

P.O. Box 8366  
Station C  
6501 Lomas Boulevard N.E.  
Albuquerque 87108  
Tel: (505) 265-3713  
TWX: 910-989-1665

156 Wyatt Drive  
Las Cruces 88001  
Tel: (505) 526-2485  
TWX: 910-983-0550

#### NEW YORK

1702 Central Avenue  
Albany 12205  
Tel: (518) 869-8462  
TWX: 710-441-8270

1219 Campville Road  
Endicott 13760  
Tel: (607) 754-0050  
TWX: 510-252-0890

82 Washington Street  
Poughkeepsie 12601  
Tel: (914) 454-7330  
TWX: 510-248-0012

39 Saginaw Drive  
Rochester 14623  
Tel: (716) 473-9500  
TWX: 510-253-9981

1025 Northern Boulevard  
Roslyn, Long Island 11576  
Tel: (516) 869-8400  
TWX: 510-223-0811

5858 East Molloy Road  
Syracuse 13211  
Tel: (315) 454-2486  
TWX: 710-511-0482

#### NORTH CAROLINA

P.O. Box 5188  
1923 North Main Street  
High Point 27262  
Tel: (919) 885-8101  
TWX: 510-926-1516

#### OHIO

25575 Center Ridge Road  
Cleveland 44145  
Tel: (216) 835-0300  
TWX: 810-427-9129

3460 South Dixie Drive  
Dayton 45439  
Tel: (513) 298-0351  
TWX: 810-459-1925

1120 Morse Road  
Columbus 43229  
Tel: (614) 846-1300

#### OKLAHOMA

2919 United Founders Boulevard  
Oklahoma City 73112  
Tel: (405) 848-2801  
TWX: 910-830-6862

#### OREGON

Westhills Mall, Suite 158  
4475 S.W. Scholls Ferry Road  
Portland 97225  
Tel: (503) 292-9171  
TWX: 910-464-6103

#### PENNSYLVANIA

2500 Moss Side Boulevard  
Monroeville 15146  
Tel: (412) 271-0724  
TWX: 710-797-3650

1021 8th Avenue  
King of Prussia Industrial Park  
King of Prussia 19406  
Tel: (215) 265-7000  
TWX: 510-660-2670

#### RHODE ISLAND

873 Waterman Ave.  
East Providence 02914  
Tel: (401) 434-5535  
TWX: 710-381-7573

#### TEXAS

P.O. Box 1270  
201 E. Arapaho Rd.  
Richardson 75080  
Tel: (214) 231-6101  
TWX: 910-867-4723

P.O. Box 22813  
6500 Westpark Drive  
Suite 100  
Houston 77027  
Tel: (713) 781-6000  
TWX: 910-881-2645

231 Billy Mitchell Road  
San Antonio 78226  
Tel: (512) 434-4171  
TWX: 910-871-1170

1120 Morse Road  
Columbus 43229  
Tel: (614) 846-1300

**UTAH**  
2890 South Main Street  
Salt Lake City 84115  
Tel: (801) 487-0715  
TWX: 910-925-5681

**VERMONT**  
P.O. Box 2287  
Kennedy Drive  
South Burlington 05401  
Tel: (802) 658-4455  
TWX: 710-658-4712

**VIRGINIA**  
P.O. Box 6514  
2111 Spencer Road  
Richmond 23230  
Tel: (703) 282-5451  
TWX: 910-956-0157

**WASHINGTON**  
433-108th N.E.  
Bellevue 98004  
Tel: (206) 454-3971  
TWX: 910-443-2303

**\*WEST VIRGINIA**  
Charleston  
Tel: (304) 768-1232

**FOR U.S. AREAS NOT LISTED:**  
Contact the regional office nearest you: Atlanta, Georgia... North Hollywood, California... Paramus, New Jersey... Skokie, Illinois. Their complete addresses are listed above.

\*Service Only

### CANADA

#### ALBERTA

Hewlett-Packard (Canada) Ltd.  
11745 Jasper Ave.  
Edmonton  
Tel: (403) 482-5561  
TWX: 610-831-2431

#### BRITISH COLUMBIA

Hewlett-Packard (Canada) Ltd.  
1037 West Broadway  
Vancouver 12  
Tel: (604) 731-5301  
TWX: 610-922-5059

#### MANITOBA

Hewlett-Packard (Canada) Ltd.  
511 Bradford Ct.  
St. James  
Tel: (204) 786-7581  
TWX: 610-671-3531

#### NOVA SCOTIA

Hewlett-Packard (Canada) Ltd.  
2745 Dutch Village Rd.  
Suite 203  
Halifax  
Tel: (902) 455-0511  
TWX: 610-271-4482

#### ONTARIO

Hewlett-Packard (Canada) Ltd.  
880 Lady Ellen Place  
Ottawa 3  
Tel: (613) 722-4223  
TWX: 610-562-1952

Hewlett-Packard (Canada) Ltd.  
50 Galaxy Blvd.  
Rexdale  
Tel: (416) 677-9611  
TWX: 610-492-4246

#### QUEBEC

Hewlett-Packard (Canada) Ltd.  
275 Hymus Boulevard  
Pointe Claire  
Tel: (514) 697-4232  
TWX: 610-422-3022  
Telex: 01-20607

**FOR CANADIAN AREAS NOT LISTED:**  
Contact Hewlett-Packard (Canada) Ltd. in Pointe Claire, at the complete address listed above.

### CENTRAL AND SOUTH AMERICA

#### ARGENTINA

Hewlett-Packard Argentina  
S.A.C.e.I.  
Lavalle 1171 - 3°  
Buenos Aires  
Tel: 35-0436, 35-0627, 35-0431  
Telex: 012-1009  
Cable: HEWPACKARG

#### BRAZIL

Hewlett-Packard Do Brasil  
I.e.C. Ltda.  
Rua Coronel Oscar Porto, 691  
Sao Paulo - 8, SP  
Tel: 288-7111  
Cable: HEWPACK Sao Paulo  
Hewlett-Packard Do Brasil  
I.e.C. Ltda.  
Avenida Franklin Roosevelt 84-  
grupo 203  
Rio de Janeiro, ZC-39, GB  
Tel: 232-9733  
Cable: HEWPACK Rio de Janeiro

#### CHILE

Héctor Calcagni y Cia, Ltda.  
Bustos, 1932-3er Piso  
Casilla 13942  
Santiago  
Tel: 4-2396  
Cable: Calcagni Santiago

#### COLOMBIA

Instrumentacion  
Henrik A. Langebaek & Kier  
Ltda.  
Carrera 7 No. 48-59  
Apartado Aereo 6287  
Bogota, 1 D.E.  
Tel: 45-78-06, 45-55-46  
Cable: AARIS Bogota  
Telex: 044-400

#### COSTA RICA

Lic. Alfredo Gallegos Gurdían  
Apartado 3243  
San José  
Tel: 21-86-13  
Cable: GALGUR San José

#### ECUADOR

Laboratorios de Radio-Ingenieria  
Calle Guayaquil 1246  
Post Office Box 3199  
Quito  
Tel: 12496  
Cable: HORVATH Quito

#### EL SALVADOR

Electrónica  
Apartado Postal 1589  
27 Avenida Norte 1133  
San Salvador  
Tel: 25-74-50  
Cable: ELECTRONICA  
San Salvador

#### GUATEMALA

Olander Associates Latin America  
Apartado Postal 1225  
Ruta 4, 6-53, Zona 4  
Guatemala City  
Tel: 63958  
Cable: OLALA Guatemala City

#### JAMAICA

General Engineering Services,  
Ltd.  
27 Dunrobin Ave.  
Kingston  
Tel: 42657  
Cable: GENSERV

#### MEXICO

Hewlett-Packard Mexicana, S.A.  
de C.V.  
Moras 439  
Col. del Valle  
Mexico 12, D.F.  
Tel: 5-75-46-49

#### NICARAGUA

Roberto Terán G.  
Apartado Postal 689  
Edificio Terán  
Managua  
Tel: 3451, 3452  
Cable: ROTERAN Managua

#### PANAMA

Electrónica Balboa, S.A.  
P.O. Box 4929  
Ave. Manuel Espinosa No. 13-50  
Bldg. Alima  
Panama City  
Tel: 30833  
Cable: ELECTRON Panama City

#### PERU

Fernando Ezeta B.  
Avenida Petit Thouars 4719  
Miraflores  
Casilla 3061  
Lima  
Tel: 45-2335  
Cable: FEPPERU Lima

#### PUERTO RICO

San Juan Electronics, Inc.  
P.O. Box 5167  
Ponce de Leon 154  
Pda. 3-Pta. de Tierra  
San Juan 00906  
Tel: (809) 725-3342  
Cable: SATRONICS San Juan  
Telex: SATRON 3450 332

#### URUGUAY

Pablo Ferrando S.A.  
Comercial e Industrial  
Avenida Italia 2877  
Casilla de Correo 370  
Montevideo  
Tel: 40-3102  
Cable: RADIUM Montevideo

#### VENEZUELA

Hewlett-Packard De Venezuela  
C.A.  
Apartado 50933  
Caracas  
Tel: 71.88.05, 71.88.69, 71.99.30  
Cable: HEWPACK Caracas

**FOR AREAS NOT LISTED, CONTACT:**  
Hewlett-Packard  
INTERCONTINENTAL  
3200 Hillview Ave.  
Palo Alto, California 94304  
Tel: (415) 326-7000  
TWX: 910-373-1267  
Cable: HEWPACK Palo Alto  
Telex: 034-8461

# HEWLETT • PACKARD SALES AND SERVICE

## EUROPE

**AUSTRIA**  
Unilabor GmbH  
Wissenschaftliche Instrumente  
Rummelhardtgasse 6/3  
P.O. Box 33  
Vienna A-1095  
Tel: (222) 42 61 81, 43 13 94  
Cable: LABORINSTRUMENT  
Vienna  
Telex: 75 762

**BELGIUM**  
Hewlett-Packard Benelux S.A.  
348 Boulevard du Souverain  
Brussels 1160  
Tel: 72 22 40  
Cable: PALOEN Brussels  
Telex: 23 494

**DENMARK (May 70)**  
Hewlett-Packard A/S  
Datavej 38  
DK-3460 Birkerød  
Tel: (01) 81 66 40  
Cable: HEWPACK AS  
Telex: 66 40

**EASTERN EUROPE**  
Hewlett-Packard S.A. Genf.  
Korrespondenz Büro Für Ost-Europa  
(Czechoslovakia, Hungary, Poland, DDR, Rumania, Bulgaria)  
Imstrasse 23  
Postfach  
A-1204 Vienna, Austria  
Tel: (222) 33 66 06  
Cable: HEWPACK Vienna

**FINLAND**  
Hewlett-Packard Oy  
Bulevardi 26  
P.O. Box 12185  
Helsinki 12  
Tel: 13-730  
Cable: HEWPACKOY-Helsinki  
Telex: 12-1563

**FRANCE**  
Hewlett-Packard France  
Quartier de Courtabouef  
Boite Postale No. 6  
91 Orsay  
Tel: 927 88 01  
Cable: HEWPACK Orsay  
Telex: 60048

Hewlett-Packard France  
4 Quai des Etoiles  
69 Lyon 5ème  
Tel: 42 63 45  
Cable: HEWPACK Lyon  
Telex: 31617

**GERMANY**  
Hewlett-Packard Vertriebs-GmbH  
Lietzenburgerstrasse 30  
1 Berlin 30  
Tel: (0811) 211 60 16  
Telex: 18 34 05

Hewlett-Packard Vertriebs-GmbH  
Herrenbergerstrasse 110  
703 Böblingen, Württemberg  
Tel: 07031-6671  
Cable: HEPAG Böblingen  
Telex: 72 65 739

Hewlett-Packard Vertriebs-GmbH  
Achenbachstrasse 15  
4 Düsseldorf 1  
Tel: 68 52 58/59  
Telex: 85 86 533

Hewlett-Packard Vertriebs-GmbH  
Berliner Strasse 117  
6 Nieder-Eschbach/Frankfurt 56  
Tel: (0611) 50 10 64  
Cable: HEWPACKSA Frankfurt  
Telex: 41 32 49

Hewlett-Packard Vertriebs-GmbH  
Beim Strohhause 26  
2 Hamburg 1  
Tel: 24 05 51/52  
Cable: HEWPACKSA Hamburg  
Telex: 21 53 32

Hewlett-Packard Vertriebs-GmbH  
Reginfriedstrasse 13  
8 München 9  
Tel: 0811 69 59 71/75  
Cable: HEWPACKSA München  
Telex: 52 49 85

**GREECE**  
Kostas Karayannis  
18, Ermou Street  
Athens 126  
Tel: 230301,3,5  
Cable: RAKAR Athens  
Telex: 21 59 62 RKAR GR

**IRELAND**  
Hewlett-Packard Ltd.  
224 Bath Road  
Slough, Bucks, England  
Tel: Slough 753-33341  
Cable: HEWPIE Slough  
Telex: 84413

**ITALY**  
Hewlett-Packard Italiana S.p.A.  
Via Amerigo Vespucci 2  
20124 Milano  
Tel: 6251 (10 lines)  
Cable: HEWPACKIT Milan  
Telex: 32046

Hewlett-Packard Italiana S.p.A.  
Palazzo Italia  
Piazza Marconi 25  
00144 Rome - Eur  
Tel: 591 2544  
Cable: HEWPACKIT Rome  
Telex: 61514

**NETHERLANDS**  
Hewlett-Packard Benelux, N.V.  
Weerdestein 117  
P.O. Box 7825  
Amsterdam, Z 11  
Tel: 020-42 7777  
Cable: PALOEN Amsterdam  
Telex: 13 216

**NORWAY**  
Hewlett-Packard Norge A/S  
Box 149  
Nesveien 13  
N-1344 Haslum  
Tel: 53 83 60  
Cable: HEWPACK Oslo  
Telex: 6621

**PORTUGAL**  
Teletra  
Empresa Tecnica de Equipamentos Electricos, S.a.r.l.  
Rua Rodrigo da Fonseca 103  
P.O. Box 2531  
Lisbon 1  
Tel: 68 60 72  
Cable: TELETRA Lisbon  
Telex: 1598

**SPAIN**  
Atao Ingenieros SA  
Enrique Larreta 12  
Madrid, 16  
Tel: 215 35 43  
Cable: TELETAIO Madrid  
Telex: 2749E

**SWEDEN**  
Hewlett-Packard (Sverige) AB  
Hagakergatan 9C  
S 431 04 Malmö 4  
Tel: 031 - 27 68 00  
Hewlett-Packard (Sverige) AB  
Svetsarvägen 7  
S171 20 Solna 1  
Tel: (08) 98 12 50  
Cable: MEASUREMENTS  
Stockholm  
Telex: 10721

**SWITZERLAND**  
Equipamentos Electricos, S.a.r.l.  
Zürcherstrasse 20  
8952 Schlieren  
Zürich  
Tel: (051) 98 18 21/24  
Cable: HEWPACKAG Zurich  
Telex: 53933

Hewlett Packard (Schweiz) A.G.  
Rue du Bois-du-Lan 7  
1217 Meyrin 2 Geneva  
Tel: (022) 41 54 00  
Cable: HEWPACKSA Geneva  
Telex: 2 24 86

**TURKEY**  
Telekom Engineering Bureau  
P.O. Box 376 - Galata  
Istanbul  
Tel: 49 40 40  
Cable: TELEMATON Istanbul

**UNITED KINGDOM**  
Hewlett-Packard Ltd.  
224 Bath Road  
Slough, Bucks  
Tel: Slough 33341  
Cable: HEWPIE Slough  
Telex: 84413

Hewlett-Packard Ltd.  
The Griftons  
Stamford New Road  
Atrincham, Cheshire  
Tel: 061 258-8626

**USSR**  
Please Contact  
Hewlett-Packard S.A.  
Rue du Bois-du-Lan 7  
1217 Meyrin 2 Geneva  
Tel: (022) 41 54 00  
Cable: HEWPACKSA Geneva  
Switzerland  
Telex: 2.24.86

**YUGOSLAVIA**  
Belram S.A.  
83 avenue des Mimosas  
Brussels 15, Belgium  
Tel: 34 33 32, 34 26 19  
Cable: BELRAMEL Brussels  
Telex: 21790

**FOR AREAS NOT LISTED, CONTACT:**  
Hewlett-Packard S.A.  
Rue du Bois-du-Lan 7  
1217 Meyrin 2 Geneva  
Switzerland  
Tel: (022) 41 54 00  
Cable: HEWPACKSA Geneva  
Telex: 2.24.86

## AFRICA, ASIA, AUSTRALIA

**ANGOLA**  
Teletra Empresa Técnica de Equipamentos Eléctricos SAR  
Rua de Barbosa Rodrigues 42-1  
Tel: 6487  
Luanda  
Cable: TELETRA Luanda

**AUSTRALIA**  
Hewlett-Packard Australia Pty. Ltd.  
22-26 Weir Street  
Glen Iris, 3146  
Victoria  
Tel: 20.1371 (6 lines)  
Cable: HEWPARD Melbourne  
Telex: 31024

Hewlett-Packard Australia Pty. Ltd.  
61 Alexander Street  
Crowns Nest 2065  
New South Wales  
Tel: 43.7866  
Cable: HEWPARD Sydney  
Telex: 21561

Hewlett-Packard Australia Pty. Ltd.  
97 Churchill Road  
Prospect 5082  
South Australia  
Tel: 65.2366  
Cable: HEWPARD Adelaide

Hewlett Packard Australia Pty. Ltd.  
2nd Floor, Suite 13  
Casablanca Buildings  
196 Adelaide Terrace  
Perth, W.A. 6000  
Tel: 21-3330

Hewlett-Packard Australia Pty. Ltd.  
10 Woolley Street  
P.O. Box 191  
Dickson A.C.T. 2602  
Tel: 49-8194  
Cable: HEWPARD Canberra ACT

**CEYLON**  
United Electricals Ltd.  
P.O. Box 681  
Yahala Building  
Staples Street  
Colombo 2  
Tel: 5496  
Cable: HOTPOINT Colombo

**CYPRUS**  
Kypronic  
19-19D Hommer Avenue  
P.O. Box 752  
Nicosia  
Tel: 282-75628  
Cable: HE-I-NAMI

**ETHIOPIA**  
African Salespower & Agency Private Ltd., Co.  
P. O. Box 718  
58/59 Cunningham St.  
Addis Ababa  
Tel: 12285  
Cable: ASACO Addisababa

**HONG KONG**  
Schmidt & Co. (Hong Kong) Ltd.  
P.O. Box 297  
1511, Prince's Building  
10, Chater Road  
Hong Kong  
Tel: 240168, 232735  
Cable: SCHMIDTCO Hong Kong

**INDIA**  
Blue Star Ltd.  
Kastur Buildings  
Jamshedji Tata Rd.  
Bombay 20BR, India  
Tel: 29 50 21  
Telex: 2396  
Cable: BLUEFROST

Blue Star Ltd.  
Band Box House  
Prabhadevi  
Bombay 25DD, India  
Tel: 45 73 01  
Telex: 2396  
Cable: BLUESTAR

Blue Star Ltd.  
14/40 Civil Lines  
Kanpur, India  
Tel: 6 88 82  
Cable: BLUESTAR

Blue Star, Ltd.  
7 Hare Street  
P.O. Box 506  
Calcutta 1, India  
Tel: 23-0131  
Telex: 655  
Cable: BLUESTAR

Blue Star Ltd.  
Blue Star House,  
34 Ring Road  
Lajpat Nagar  
New Delhi 24, India  
Tel: 62 32 76  
Telex: 463  
Cable: BLUESTAR

Blue Star, Ltd.  
96 Park Lane  
Secunderabad 3, India  
Tel: 7 63 91  
Cable: BLUEFROST

Blue Star, Ltd.  
23/24 Second Line Beach  
Madras 1, India  
Tel: 2 39 55  
Telex: 379  
Cable: BLUESTAR

Blue Star, Ltd.  
18 Kaiser Bungalow  
Dindli Road  
Jamshedpur, India  
Tel: 38 04  
Cable: BLUESTAR

**INDONESIA**  
Bah Bolon Trading Coy. N.V.  
Djaloh Merdeka 29  
Bandung  
Tel: 4915 51560  
Cable: ILMU  
Telex: 809

**IRAN**  
Telecom, Ltd.  
P. O. Box 1812  
240 Kh. Saba Shomali  
Teheran  
Tel: 43850, 48111  
Cable: BASCOM Teheran

**ISRAEL**  
Electronics & Engineering  
Div. of Motorola Israel Ltd.  
17 Aminadav Street  
Tel-Aviv  
Tel: 36941 (3 lines)  
Cable: BASTEL Tel-Aviv  
Telex: Bastel Tv 033-569

**JAPAN**  
Yokogawa-Hewlett-Packard Ltd.  
Nisei Ibaragi Bldg.  
2-2-8 Kasuga  
Ibaragi-Shi  
Osaka  
Tel: 23-1641

Yokogawa-Hewlett-Packard Ltd.  
Ito Building  
No. 59, Kotori-cho  
Nakamura-ku, Nagoya City  
Tel: 551-0215

Yokogawa-Hewlett-Packard Ltd.  
Ohashi Building  
59 Yoyogi 1-chrome  
Shibuya-ku, Tokyo  
Tel: 370-2281/7  
Telex: 232-2024YHP  
Cable: YHPMARKET TOK 23-724

**KENYA**  
R. J. Tilbury Ltd.  
P. O. Box 2754  
Suite 517/518  
Hotel Ambassador  
Nairobi  
Tel: 25670, 68206, 58196  
Cable: ARJAYTEE Nairobi

**KOREA**  
American Trading Co., Korea, Ltd.  
P.O. Box 1103  
Dae Kyung Bldg.  
107 Sejong Ro  
Chongro Ku  
Seoul  
Tel: 75-5841 (4 lines)  
Cable: AMTRACO Seoul

**LEBANON**  
Constantin E. Macridis  
Clemenceau Street  
P.O. Box 7213  
Beirut  
Tel: 220846  
Cable: ELECTRONUCLEAR Beirut

**MALAYSIA**  
MECOMB Malaysia Ltd.  
2 Lorong 13/6A  
Section 13  
Petaling Jaya, Selangor  
Cable: MECOMB Kuala Lumpur

**MOZAMBIQUE**  
A. N. Goncalves, LDA.  
41 Apt. 14 Av. D. Luis  
P.O. Box 107  
Lourenco Marques  
Cable: NEGON

**NEW ZEALAND**  
Hewlett-Packard (N.Z.) Ltd.  
32-34 Kent Terrace  
P.O. Box 9443  
Wellington, N.Z.  
Tel: 56-559  
Cable: HEWPACK Wellington

**PAKISTAN (EAST)**  
Mushko & Company, Ltd.  
Zirat Chambers  
31, Jinnah Avenue  
Dacca  
Tel: 280058  
Cable: NEWDEAL Dacca

**PAKISTAN (WEST)**  
Mushko & Company, Ltd.  
Oosman Chambers  
Victoria Road  
Karachi 5  
Tel: 511027, 512927  
Cable: COOPERATOR Karachi

**PHILIPPINES**  
Electromex Inc.  
Makati Commercial Center  
2222 Pasong Tamo  
Makati, Rizal D 708  
P.O. Box 1028  
Manila  
Tel: 89-85-01  
Cable: ELEMEX Manila

**SINGAPORE**  
Mechanical and Combustion Engineering Company Ltd.  
9, Jalan Kilang  
Singapore, 3  
Tel: 642361-3  
Cable: MECOMB Singapore

**SOUTH AFRICA**  
Hewlett Packard South Africa (Pty.), Ltd.  
Breecastie House  
Bree Street  
Cape Town  
Tel: 3-6019, 3-6545  
Cable: HEWPACK Cape Town  
Telex: 5-0006

Hewlett Packard South Africa (Pty.), Ltd.  
P.O. Box 31716  
30 De Beer Street  
Braamfontein, Johannesburg  
Tel: 724-4172 724-4195  
Telex: 0226 JH  
Cable: HEWPACK Johannesburg

**TAIWAN REP. OF CHINA**  
Hwa Sheng Electronic Co., Ltd.  
P. O. Box 1558  
Room 404  
Chia Hsin Building  
No. 96 Chung Shan  
North Road, Sec. 2  
Taipei  
Tel: 555211 Ext. 532-539  
545936, 546076, 548661  
Cable: VICTRONIX Taipei

**TANZANIA**  
R. J. Tilbury Ltd.  
P.O. Box 2754  
Suite 517/518  
Hotel Ambassador  
Nairobi  
Tel: 25670, 26803, 68206, 58196  
Cable: ARJAYTEE Nairobi

**THAILAND**  
International Engineering Co., Ltd.  
P. O. Box 39  
614 Sukhumvit Road  
Bangkok  
Tel: 910722 (7 lines)  
Cable: GYSOM  
TLX INTENCO BK-226 Bangkok

**UGANDA**  
R. J. Tilbury Ltd.  
P.O. Box 2754  
Suite 517/518  
Hotel Ambassador  
Nairobi  
Tel: 25670, 26803, 68206, 58196  
Cable: ARJAYTEE Nairobi

**VIETNAM**  
Peninsular Trading Inc.  
P.O. Box H-3  
216 Hien-Vuong  
Saigon  
Tel: 20.805  
Cable: PENINSULA Saigon

**ZAMBIA**  
R. J. Tilbury (Zambia) Ltd.  
P.O. Box 2792  
Lusaka  
Zambia, Central Africa

**FOR AREAS NOT LISTED, CONTACT:**  
Hewlett-Packard  
INTERCONTINENTAL  
3200 Hillview Ave.  
Palo Alto, California 94304  
Tel: (415) 325-7000  
TWX: 910-373-1267  
Cable: HEWPACK Palo Alto  
Telex: 034-8461

This manual should be retained with Volume Three of the computer system documentation.

1. GENERAL INFORMATION.

2. KIT DESCRIPTION.

3. The Hewlett-Packard 12606A and 12606B Disc Memory Interface Kits contain the necessary circuitry and cabling to interface an HP computer, equipped with the Direct Memory Access (DMA) option, to any of the following HP disc memories: 2770A, 2770A-01, 2771A, and 2771A-01. Figure 1 shows the kits and other disc memory components in a typical installation. The HP 12606B kit is used with the following Hewlett-Packard time-share software: HP 20864B (Basic), HP 20872C (Basic Loader), and all user-written programs. The HP 12606A kit is used with earlier versions of Hewlett-Packard software.

4. DOCUMENTATION.

5. This manual contains installation, operation, and programming information, maintenance diagrams, and lists of replaceable parts for the items supplied with the HP 12606A and 12606B Disc Memory Interface Kits. Documentation shipped with other disc memory components is listed in figure 1.

6. HARDWARE DIAGNOSTIC.

7. The following diagnostic test materials are furnished with the kit:

a. Diagnostic Program Tape. A punched-paper tape containing a program of test instructions and messages that aid in diagnosing a malfunction of the disc memory.

b. Diagnostic Program Listing. A complete print-out of the program, listing all instructions and messages.

c. Diagnostic Program Procedures Manual Supplement. A cause-and-effect explanation of the instructions and messages.






Figure 1. Disc Memory Components

## Figure 1. Disc Memory Components

- |     |              |   |
|-----|--------------|---|
| 1.  | 2770A        | Disc Memory (184K words, expandable)  |
| 2.  | 2770A-01     | Disc Memory (368K words, non-expandable)  |
| 3.  | 2771A        | Disc Memory (368K words, expandable)  |
| 4.  | 2771A-01     | Disc Memory (737K words, non-expandable)  |
| 5.  | 2772A        | Disc Memory Power Supply  |
| 6.  | 8120-0078    | . Main Power Cable 7-1/2 feet   |
| 7.  | 02770-6003   | . AC Power Interconnecting Cable, 7-1/2 feet  |
| 8.  | 02772-6003   | . DC Power Interconnecting Cable, 7-1/2 feet  |
| 9.  | 12606A       | Disc Memory Interface Kit   |
| 10. | 12606-6001   | . Data Channel Interface Card   |
| 11. | 12606-6002   | . Command Channel Interface Card  |
| 12. | 12606-6003   | . Interface Cable, 10 feet  |
| 13. | 12606-9001   | . HP 12606A/B Disc Memory Interface Kit<br>Operating and Service Manual                     |
| 14. | 12606-9001   | . Manual Supplement Diagnostic Program Procedures for<br>12606A/B Disc Memory Interface Kit |
| 15. | HP 20346B    | . Diagnostic Program Listing  |
| 16. | HP 20346B    | . Diagnostic Program Tape   |
| 17. | 12606B       | Disc Memory Interface Kit   |
| 18. | 12606-6001   | . Data Channel Interface Card   |
| 19. | 12606-6002   | . Command Channel Interface Card  |
| 20. | 12606-6004   | . Interface Cable, 10 feet  |
| 21. | 12606-9001   | . HP 12606A/B Disc Memory Interface Kit<br>Operating and Service Manual                     |
| 22. | 12606-9001   | . Manual Supplement Diagnostic Program Procedures for<br>12606A/B Disc Memory Interface Kit |
| 23. | HP 20346C    | . Diagnostic Program Listing  |
| 24. | HP 20346C    | . Diagnostic Program Tape   |
| 25. |              | Disc Memory Documentation   |
| 26. | 2770-9001    | . HP 2770A/2770A-01 Disc Memory Manual  |
| 27. | 2771-9001    | . HP 2771A/2771A-01 Disc Memory Manual  |
| 28. | 2772-9005    | . HP 2772A Disc Memory Power Supply Manual  |
| 29. | See para. 24 | . HP Model J06-60064A DC Power Supply Manual  |
| 30. | See para. 24 | . HP Model J07-60124A DC Power Supply Manual  |
| 31. | See para. 24 | . HP Model J08-60184A DC Power Supply Manual  |

8. INSTALLATION.

9. PREPARING TRACK-PROTECT.

10. Track-Protect Switch. The track-protect feature of the Disc Memory Option inhibits writing on certain selected tracks, giving these tracks a read-only capability. The track-protect logic is mounted on the Data Channel card (Part No. 12606-6001). It comprises a switch (S1) and eight diodes (CR1 through CR8). When the switch is down (toward the center of the card) it is closed and no tracks are protected. When the switch is up (toward the edge of the card) it is open, and if all the diodes are in place, track 00 (octal) will be protected (see Table 1).

11. Track-Protect Diodes. Removing one or more of the track-protect diodes increases the number of tracks protected when switch S1 is up (see Table 1).

Table 1. Track Protect Diodes

TRACKS PROTECTED (OCTAL) WHEN TRACK PROTECT SWITCH IS UP	DIODES REMOVED (12606A KIT)	DIODES REMOVED (12606B KIT)
00	None	None
00, 01	CR2	CR1
00 through 03	CR2, CR3	CR1, CR2
00 through 07	CR2, CR3, CR4	CR1, CR2, CR3
00 through 17	CR2 through CR5	CR1 through CR4
00 through 37	CR2 through CR6	CR1 through CR5
00 through 77	CR2 through CR7	CR1 through CR6
00 through 177	CR2 through CR8	CR1 through CR7

12. INSTALLATION PROCEDURE.

13. Unit Installation. Install disc memory units as follows:

- a. Turn off the computer POWER switch.
- b. Refer to the Disc Memory Power Supply Manual (see figure 1, item 28), and install the disc memory power supply.
- c. Refer to the Disc Memory Manual (see figure 1, items 26 and 27), and install the disc memory.

14. Interface Kit Installation. Install the Data Channel card (part no. 12606-6001) and the Command Channel card (part no. 12606-6002) as follows:

- a. Select the two most convenient consecutive input/output slots in the computer and plug the data channel card into the slot with the lower select code.
- b. Plug the command channel card into the slot with the higher select code.
- c. Connect the two hooded 48-pin connectors (DISC COMMAND and DISC DATA) of the Interface Cable (part no. 12606-6003 or 12606-6004) to the command channel card and the data channel card.
- d. Connect the single 50-pin connector of the interface cable to connector J10 on the rear of the disc memory chassis.
- e. Slide the Track-Protect switch on the data channel card down, toward the center of the card.
- f. Turn on the computer, load the diagnostic test program into the computer, and check the resulting print-out (refer to the Diagnostic Program Procedures Manual Supplement for instructions).

15. OPERATION.

16. Organization. The Disc Memory is organized as follows:

Model	2770A/2770A-01	2771A/2771A-01
Discs	2	4
Tracks	32	64
(expanded)	64	(expanded) 128
Sectors/Track	90	90
Words/Sector	64	64
Bits/Word	17	17
Storage (Bits)	3, 133, 440	6, 266, 880
(expanded)	6, 266, 880	12, 533, 760

17. Addressing. The smallest addressable unit is a sector (64 words). A block of contiguous sectors (90 maximum) may be accessed without reinitialization of the Direct Memory Access (DMA) channel or the Disc Controller. A block must not overlap track origin (sector 000). If the block of words transferred via DMA is not modulo 64 words, the last word of the block will be copied into the remainder of the last sector. Though it is possible to read a block of any length, it is not possible to write a block containing only one word, that is, a block of length 1 modulo 64. Any transfer that attempts to put one word in a sector is not possible. For example, write transfers of the following lengths are not possible: 1 word =  $0 \times 64 + 1$ ; 65 words =  $1 \times 64 + 1$ ; 129 words =  $2 \times 64 + 1$ .

18. Parity. Parity (17th bit) is generated during write and checked during read. The results of the check are available via the Disc Controller status.

19. Sector Access. The Disc Controller may be interrogated for disc status, which includes the rotational position (sector under head) of the disc. The indicated sector, or following ones, may then be accessed on the same revolution with the probability/delay as indicated in Figure 2. If the sector flag is set, the current sector cannot be accessed on the same revolution.




Figure 2. Sector Access Probability/Delay Time

20. **Programming.** The Disc Controller (combined circuitry of the Data Channel Card and the Command Channel Card) uses two select codes, one for "data" (higher priority) and one for "command" (lower priority). With the exception of STC, used only to initiate a disc transfer, and CLC, used to abort a transfer, only DMA sends commands and data to the "data" select code. Address selection and status use the "command" select code. The bit format of track and sector address words (OTA/B) for the 12606A differs from that for the 12606B. This is why the command select code is presented in two tables: table 2 (12606A), and table 3A (12606B). For the same reason a sample program is presented in two tables: table 3 (12606A), and table 3B (12606B).

Table 2. Command Select Code (12606A)

OTA/B	<p>Outputs track and sector address to Disc Controller:</p> <p>BIT 15: DIRECTION: "1" = WRITE DISC; "0" = READ DISC</p> <p>BITS 14-8: TRACK SELECTION: OCTAL 000-177</p> <p>BIT 7: Not Used</p> <p>BITS 6-0: STARTING SECTOR ADDRESS: OCTAL 000-131</p>
LIA/B	<p>Inputs status word:</p> <p>BIT 15: SECTOR FLAG: "1" = Sector indicated by bits 14-8 is not accessible on this revolution.</p> <p>BITS 14-8: Address of "NEXT SECTOR", OCTAL 000-131; if BIT 15 is not = "1", this sector may be accessed on the same revolution with the probability indicated in Figure 2.</p> <p>BIT 7: "1" = Disc is up to speed.</p> <p>BIT 6: "1" = Head change in progress; used only for diagnostic purposes.</p> <p>BIT 5: "1" Sector address coincidence; used only for diagnostic purposes.</p> <p>BIT 4: Not Used</p> <p>BIT 3: "1" = Abort; transfer not possibly completed.</p> <p>BIT 2: "1" = WRITE ENABLED; current track is not protected.</p> <p>BIT 1: "1" = READ PARITY ERROR.</p> <p>BIT 0: "1" = BUSY; transfer has been initiated, is in progress, or is being terminated.</p>

Note: Initiation of a new transfer clears all error status bits.

Table 3. A Sample Program (12606A)

Initialize DMA	LDA	CW1	Output control word (CW1) specifying that a CLC is automatically issued by DMA after the last word has been transferred (bit 13 = "1") and the I/O address of the disc memory (bits 0-5 = $10_8$ ).
	OTA	7	
	CLC	3	Output control word (CW2) specifying an input operation (bit 15 = "1") and the starting memory address (bits 0-14 = $10000_8$ ).
	LDA	CW2	
	OTA	3	
	Initialize Disc Memory	STC	3
LDA		CW3	
OTA		3	
LDA		CW4	Output to the control channel of the disc memory the control word (CW4) specifying a read (bit 15 = "0") from track $10_8$ (bits 8-14 = $010_8$ ) beginning with sector $25_8$ (bits 0-6 = $25_8$ ).
OTA		11B	
		STC	7, C
	STC	$10$	Initiate disc data transfer.
	CW1	OCT	$20010$
	CW2	OCT	$110000$
	CW3	DEC	$-4096$
	CW4	OCT	$4025$

Table 3A. Command Select Code (12606B)

OTA/B	<p>Outputs track and sector address to Disc Controller:</p> <p>BIT 15: DIRECTION: "1" = WRITE DISC;"0"= READ DISC</p> <p>BITS 13-7: TRACK SELECTION: OCTAL 000-177</p> <p>BIT 14: Not Used</p> <p>BITS 6-0: STARTING SECTOR ADDRESS: OCTAL 000-131</p>
LIA/B	<p>Inputs status word:</p> <p>BIT 15: SECTOR FLAG: "1" = Sector indicated by bits 14-8 is not accessible on this revolution.</p> <p>BITS 14-8: Address of "NEXT SECTOR", OCTAL 000-131; if BIT 15 is not = "1", this sector may be accessed on the same revolution with the probability indicated in Figure 2.</p> <p>BIT 7: "1" = Disc is up to speed.</p> <p>BIT 6: "1" = Head change in progress; used only for diagnostic purposes.</p> <p>BIT 5: "1" Sector address coincidence; used only for diagnostic purposes.</p> <p>BIT 4: Not Used</p> <p>BIT 3: "1" = Abort; transfer possibly not completed.</p> <p>BIT 2: "1" = WRITE ENABLED; current track is not protected.</p> <p>BIT 1: "1" = READ PARITY ERROR.</p> <p>BIT 0: "1" = BUSY; transfer has been initiated, is in progress, or is being terminated.</p>
<p>Note: Initiation of a new transfer clears all error status bits.</p>	

Table 3B. A Sample Program (12606B)

Initialize DMA	LDA	CW1	Output control word (CW1) specifying that a CLC is automatically issued by DMA after the last word has been transferred (bit 13 = "1") and the I/O address of the disc memory (bits 0-5 = $10_8$ ).	
	OTA	7		
	CLC	3	Output control word (CW2) specifying an input operation (bit 15 = "1") and the starting memory address (bits 0-14 = $10000_8$ ).	
	LDA	CW2		
	OTA	3		
	Initialize Disc Memory	STC	3	Output control word (CW3) specifying the 2's complement of the number of words to be transferred (4096).
		LDA	CW3	
		OTA	3	
		LDA	CW4	Output to the control channel of the disc memory the control word (CW4) specifying a read (bit 15 = "0") from track $10_8$ (bits 7-13 = $010_8$ ) beginning with sector $25_8$ (bits 0-6 = $25_8$ ).
OTA		11B		
STC		7, C	Activate DMA channel 2.	
STC		10	Initiate disc data transfer.	
CW1		OCT	20010	
CW2		OCT	110000	
CW3	DEC	-4096		
CW4	OCT	2025		

21. **Diagnostic Instructions.** . . . . The following three instructions, defined in Table 4, are for diagnostic use only: SFS, SFC, and CLF.

Table 4. Instructions For Diagnostic Use Only.

MNEMONIC	DEFINITION
SFS	Allows detection of track origin.
SFC	Allows detection of sector flag.
CLF	Clears track origin storage.

22. **Sample Program.** . . . . Table 3, a sample program, transfers a block of 4096 words, located at track 8 (10<sub>g</sub>), sectors 21 (25<sub>g</sub>) through 84 (124<sub>g</sub>), to core memory and stores them in addresses 10,000<sub>8</sub> through 17677<sub>8</sub>. DMA channel 2 is used and the Disc Controller cards are in Input/Output slots 10 (Data Channel card) and 11 (Command Channel card).

23. ORDERING . DOCUMENTATION

24. Order additional copies of Disc Memory Computer Option Documentation from your nearest Hewlett-Packard field office except the following: HP Model J06-60064A DC Power Supply Manual; HP Model J07-60124A DC Power Supply Manual; HP Model J08-60184A DC Power Supply Manual. Order the three DC Power Supply manuals directly from Harrison Division of Hewlett-Packard, 100 Locust Avenue, Berkeley Heights, New Jersey 07922.

25. REPLACEABLE PARTS

26. Replaceable parts for the Disc Memory Interface Kit are shown with reference designations in Figures 3 and 4. They are listed by reference designation in Table 5, Replaceable Parts. To order a replaceable part, contact your nearest Hewlett-Packard field office. Always include the HP Stock Number and description in an order or an inquiry.




Figure 3. Data Channel Card (Part No. 12606-6001)  
Parts Location Diagram




Figure 4. Command Channel Card (Part No. 12606-6002)  
Parts Location Diagram

12606-9001

Reference Designation	Description	Stock No.	Mfr. Code	Mfr. Part No.	Qty.	1-Yr. Spa.
	<u>DATA CARD</u>	12606-6001	04404		1	1
C9, 10, 12-25, 27 29, 33-59	C:fxd, cer, 0.01 uf, +80-20%, 100 VDCW	0150-0093	91418	TA	1	1
CR1-8.	Diode: Si, 30 ma, 30 WV	1901-0040	07263	FDG1088	8	8
CR9	Diode: 3 junction, Stabistor	1901-0460	01002	STB523	1	1
MC13	Integrated Circuit: TTL	1820-0069	56289	USN7420A	1	1
MC14, 84, 123, 124	Integrated Circuit: TTL	1820-0071	56289	USN7440A	4	1
MC15, 16, 34, 54 74, 94, 102, 112, 114	Integrated Circuit: TTL	1820-0054	56289	USN7400A	9	2
MC23	Integrated Circuit: CTL	1820-0952	07263	SL3455	1	1
MC24	Integrated Circuit: TTL	1820-0075	01295	SN4353	1	1
MC25, 35, 45, 55, 65, 75, 85, 95, 105, 115	Integrated Circuit: CTL	1820-0956	07263	SL3459	10	2
MC26	Integrated Circuit: TTL	1820-0068	56289	USN7410A	1	1
MC33, 43, 53, 63, 73, 83, 93, 103, 113	Integrated Circuit: TTL	1820-0077	56289	USN7474A	9	2
MC36, 44, 46, 56, 66, 76, 86, 96, 104, 106, 116	Integrated Circuit: TTL	1820-0301	01295	SN4463	11	3
R1, 2	R:fxd, met flm, 464 ohm, 1%, 1/8W	0698-0082	91637	MFF 1/8 T1	1	1
R3	R:fxd, met flm, 1.00K, 1%, 1/8W	0757-0280	91637	MFF 1/8 T1	1	1
R4, 5	R:fxd, met flm, 261 ohm, 1%, 1/8W	0698-3132	91637	MFF 1/8 T1	2	1
S1	Switch	3101-0932	79727	6933	1	1

Table 5. Replaceable Parts

12

12606-9001

Reference Designation	Description	 Stock No.	Mfr. Code	Mfr. Part No.	Qty.	1-Yr. Spa.
	<u>COMMAND CARD</u>	12606-6002	04404		1	1
C2-42, 50	C:fxd, cer, 0.01 uf, +80-20%, 100 VDCW	0150-0093	91418	TA	42	9
C43	C:fxd cer, 1000 pf, 600 VDCW	0150-0050	18486	OBD	1	1
CR1, 2	Diode: Si, 30 ma, 30 WV	1901-0040	07263	FDG1088	2	2
MC14	Integrated Circuit: TTL	1820-0071	56289	USN7440A	1	1
MC15, 44, 66, 104	Integrated Circuit: TTL	1820-0069	56289	USN7420A	4	1
MC16, 17, 27, 37, 47, 57, 67, 77, 87, 97, 107	Integrated Circuit: CTL	1820-0956	07263	SL3459	11	3
MC24, 25, 26, 34, 55, 65	Integrated Circuit: TTL	1820-0054	56289	USN7400A	6	2
MC35, 36	Integrated Circuit: TTL	1820-0077	56289	USN7474A	2	1
MC45, 54, 64	Integrated Circuit: TTL	1820-0099	01295	SN4461	3	1
MC46, 56, 84	Integrated Circuit: TTL	1820-0068	56289	USA7410A	3	1
MC74, 94	Integrated Circuit: TTL	1820-0301	01295	SN4463	2	1
MC75, 85, 95, 105	Integrated Circuit: TTL	1820-0084	56289	USN7453A	4	1
MC76, 86, 96, 106	Integrated Circuit: TTL	1820-0075	01295	SN4353	4	1
Q1	Transistor, Si, NPN	1854-0215	04713	SPS3611	1	1
R1	R:fxd, met flm, 100 ohm, 1%, 1/8W	0757-0401	91637	MFF 1/8 T1	1	1
R3	R:fxd, met flm, 464 ohm, 1%, 1/8W	0698-0082	91637	MFF 1/8 T1	1	1
R4-13	R:fxd, met flm, 261 ohm, 1%, 1/8W	0698-3132	91637	MFF 1/8 T1	10	2
R14	R:fxd, met flm, 348 ohm, 1%, 1/8W	0698-3445	91637	MFF 1/8 T1	1	1
R15	R:fxd, met flm, 1.00K, 1%, 1/8W	0757-0280	91637	MFF 1/8 T1	1	1
W1	Wire jumper	8159-0005	04404		1	1

Table 5. Replaceable Parts (cont'd)

13

Table 6. Mnemonics Used in Disc Controller  
Schematic No. D12606-9001-S

ABS	Abort Store
ABT	Abort
<u>B</u>	Buffer
<u>BC</u>	Bit Clock, Negative True
$B\emptyset-3$	Bit Counter
BSY	Busy
CB	Control Bit
CFL	Obsolete. Now CLF, Clear Flag Signal
CLC	Clear Control
CLF	Clear Flag Signal
CRS	Control Reset
DE	Decode Error
<u>DE</u>	Decode Error, Negative True
DES	Decode Error Store
DI	Direction Flip-Flop (set output true for write)
$D\emptyset-16$	Data (Shift) Register
DR	Data Read (Serial)
DW	Data Write (Serial)
EOS	End Of Sector
FLG	Flag Signal
HC	Head Change
<u>HC</u>	Head Change, Negative True
$I\emptyset-16$	Input Buffer Register
IOO	I/O Output
IOI	I/O Input
IAL	Obsolete. Now SCL, Select Code, Least Significant bit
IOG	Input/Output Group
IAH	Obsolete. Now SCM, Select Code, Most Significant bit
$O\emptyset-16$	Output Buffer Register
PON	Power On Pulse
<u>R</u>	Read, Negative True
RP	Read Parity
RPE	Read Parity Error
RDY	Ready
RUN	Run
<u>RWC</u>	Obsolete. Now <u>BC</u> , Bit Clock, Negative True
<u>RY</u>	Disc Ready (up to speed), Negative True
<u>RI</u>	Read Inhibit, Negative True

Table 6. (Cont.)

S $\emptyset$ -6	Sector Address Bit
SAC	Sector Address Coincidence
$\overline{SC}$	Sector Clock, Negative True
SC $\emptyset$ -6	Sector Counter
SCP	Sector Clock Phase
SS	Spare
STR	Strobe
SKF	Skip On Flag Signal
SFS	Skip If Flag Set
STC	Set Control, Decoded
SRQ	Service Request to DMA
SFC	Skip If Flag Clear, Decoded
SFL	Obsolete. Now STF, Set Flag, Decoded
T $\emptyset$ -5	Track Address Register
$\overline{TO}$	Track Origin, Negative True
TOS	Track Origin Store
TOR	Obsolete. Now POPIO, Power On Pulse to I/O
$\overline{W}$	Write, Negative True
WA	Write Amplifier
WE	Write Enable
WD $\emptyset$ -5	Word Counter
WSC	Write Sector Clock
WP	Write Parity
WRD	Word

Table 5-3. Data Channel Interface Card, 48-Pin Connector Signals

SIGNAL	DATA CARD PIN		CONNECTED TO:	
	SIGNAL	GROUND	SIGNAL	GROUND
$\overline{BC}$ (B) ("not" bit clock, buffered)	DAT-*R	—	CMD-*R	—
CB (Control Bit FF)	DAT-*W	—	CMD-*W	—
$\overline{CRA}$ ("not" clear RPE and ABS FFs)	DAT-*13	—	CMD-*13	—
$\overline{CRF}$ ("not" clear Run FF)	DAT-*Z	—	CMD-*Z	—
DI (Direction FF)	DAT-*T	—	CMD-*T	—
$\overline{DI}$ ("not" Direction FF)	DAT-*20	—	CMD-*20	—
DR (data read)	DAT-*23	DAT-*24	J10-P	J10-R
DW (data write)	DAT-*AA	DAT-*BB	J10-M	J10-N
$\overline{EWR}$ ("not" end-of-word, read)	DAT-*15	—	CMD-*15	—
$\overline{EWW}$ ("not" end-of-word, write)	DAT-*S	—	CMD-*S	—
$\overline{EWW}$ ("not" end-of-word, write)	DAT-*17	—	CMD-*17	—
RFW (ready for first word)	DAT-*U	—	CMD-*U	—
RP (Read Parity FF)	DAT-*V	—	CMD-*V	—
RUN	DAT-*14	—	CMD-*14	—
$\overline{STA}$ ("not" strobe track address)	DAT-*19	—	CMD-*19	—
TA0 (track address bit 0)	DAT-*1	DAT-*2	J10-a	J10-b
TA1 (track address bit 1)	DAT-*3	DAT-*B	J10-c	J10-d
TA2 (track address bit 2)	DAT-*4	DAT-*5	J10-e	J10-f
TA3 (track address bit 3)	DAT-*6	DAT-*E	J10-h	J10-j
TA4 (track address bit 4)	DAT-*7	DAT-*8	J10-k	J10-m
TA5 (track address bit 5)	DAT-*9	DAT-*J	J10-n	J10-p
TA6 (track address bit 6)	DAT-*10	DAT-*8	J10-r	J10-s
TA7 (track address bit 7)	DAT-*12	NC	NC	NC
$\overline{TP}$ ("not" track protect)	DAT-*16	—	CMD-*16	—
$\overline{WRD}$ ("not" Word FF)	DAT-*P	—	CMD-*P	—

## NOTES:

"DAT-\*" identifies a pin in the 48-pin connector for the data channel interface card.




"CMD-\*" identifies a pin in the 48-pin connector for the command channel interface card.

"J10-" identifies a pin in J10 on the disc memory.

"NC" indicates no connection.

A dash for a ground return indicates that the common ground return between cards is used (pins 1, 2, 85, and 86 of the 86-pin connector). All signals transferred between the two interface cards use the common ground return. Each signal transferred to or from the disc uses a separate ground return, with the ground lead and signal lead forming a twisted pair.

DATA CHANNEL INTERFACE CARD (12606-6001, REV. 0451)






Figure 5-3. Data Channel Interface Card (12606-6001), Schematic Diagram

Table 5-5. Command Channel Interface Card, 48-Pin Connector Signals

SIGNAL	COMMAND CARD PIN		CONNECTED TO:	
	SIGNAL	GROUND	SIGNAL	GROUND
$\overline{ACL}$ ("not" AC voltage low)	CMD-*6	CMD-*5	J10-DD	J10-HH
$\overline{BC}$ ("not" bit clock)	CMD-*C	CMD-*B	J10-Y	J10-Z
$\overline{BC}$ (B) ("not" bit clock, buffered)	CMD-*R	—	DAT-*R	—
CB (Control Bit FF)	CMD-*W	—	DAT-*W	—
$\overline{CRA}$ ("not" clear RPE and ABS FFs)	CMD-*13	—	DAT-*13	—
$\overline{CRF}$ ("not" clear Run FF)	CMD-*Z	—	DAT-*Z	—
DI (Direction FF)	CMD-*T	—	DAT-*T	—
$\overline{DI}$ ("not" DI FF)	CMD-*20	—	DAT-*20	—
$\overline{EWR}$ ("not" end-of-word, read)	CMD-*15	—	DAT-*15	—
$\overline{EWW}$ ("not" end-of-word, write)	CMD-*S	—	DAT-*S	—
$\overline{EWW}$ ("not" end-of-word, write)	CMD-*17	—	DAT-*17	—
$\overline{HC}$ ("not" head change)	CMD-*H	CMD-*J	J10-K	J10-L
$\overline{R}$ ("not" read)	CMD-*4	CMD-*5	J10-U	J10-V
RFW (ready for first word)	CMD-*U	—	DAT-*U	—
$\overline{RI}$ ("not" read inhibit)	CMD-*F	CMD-*E	J10-H	J10-J
RP (Read Parity FF)	CMD-*V	—	DAT-*V	—
$\overline{RUN}$ ("not" Run FF)	CMD-*14	—	DAT-*14	—
$\overline{RY}$ ("not" disc ready)	CMD-*3	CMD-*2	J10-FF	J10-HH
$\overline{SC}$ ("not" sector clock pulse)	CMD-*A	CMD-*B	J10-W	J10-X
$\overline{STA}$ ("not" strobe track address)	CMD-*19	—	DAT-*19	—
$\overline{TO}$ ("not" track origin)	CMD-*1	CMD-*2	J10-E	J10-F
$\overline{TP}$ ("not" track protect)	CMD-*16	—	DAT-*16	—
$\overline{W}$ ("not" write)	CMD-*D	CMD-*E	J10-S	J10-G
$\overline{WRD}$ ("not" Word FF)	CMD-*P	—	DAT-*P	—

## NOTES:

"DAT-\*" identifies a pin in the 48-pin connector for the data channel interface card.

"CMD-\*" identifies a pin in the 48-pin connector for the command channel interface card.

"J10-" identifies a pin in J10 on the disc memory.

A dash for a ground return indicates that the common ground return between cards is used (pins 1, 2, 85, and 86 of the 86-pin connector). All signals transferred between the two interface cards use the common ground return. Each signal transferred to or from the disc uses a separate ground return, with the ground lead and signal lead forming a twisted pair.

COMMAND CHANNEL INTERFACE CARD (12506-6002, REV 902)

