

NOTE: This page provides a running history of changes for a multi-page drawing which cannot conveniently be re-issued completely after each change. When making a change, list for each page all before-and-after numbers (within reason; use judgement, and use "extensive" revision note if loss of past history is tolerable, or retype complete page) and associate with each a symbol made up of the change letter and a serial subscript to appear here and on the page involved (there enclosed in a circle, triangle, or other attention-getting outline).

	attention-getting outline)	•		,	
Ltr	REVISIONS	And the second state of the second		DATE	INITIALS
А	AS ISSUED			8-15-79	1 K A
		<del></del>			
	orano mandro de come do se e establicación de come de entendente con establicación de entendende de entendencia	er dernis grinden der gegen der kennen general der er beste der der der der der der der der der de	an and the state of the state o	1MD C	Physical Communication and Com
del No.	ANSLATOR CHIP	Į s	tock Na.	1MB5	
scription	DETAILED SPECIFICATION			Date 8-15-79	The state of the s
TON	1 KRAEMER			Sheet No.	
****				1 100 No A-714	BE-0015.1



#### TRANSLATOR CHIP DETAILED SPECIFICATION

#### 1. General Description

- 1.1 The 1MB5 translator chip provides a interface between the 1LA8 or 1MB1 processor and an Intel 8049. It is designed to work with the 1MA8 buffer and 11 MHz 8049. The chip allows one byte of data to be transferred between the processors in a parallel fashion. An additional byte of control and status bits are available to both processors for handshaking. The chip provides for a psuedo-DMA mode to allow up to 26 kilobytes/second to be transferred between processors. External select code inputs allow several 1MB5 chips to be used in one system. A block diagram of the chip and a typical system application is given in Fig. 1.1 and 1.2.
- 1.2 Other documents applicable to this design include:
  - a.) Electrical specification
  - b.) Schematic diagram
  - c.) Flow chart

#### II. Functional Description


- 2.1 The 1MB5 contains two interfaces -- one to the 1LA8/1MB1 and the other to the Intel 8049 -- and several control sections. These are described in detail below.
- 2.2 All communication between processors is done via the 1MB5's four registers.

1LA8/1MB1 can	8049 can
write only	read only
read only	write only
write only	read only
read only	write only
	read only write only


Data is transferred through the input and output buffers. Control and status bits for handshaking are put in the calculator control register and the processor status register. Notice that all registers are read only for one processor and write only for the other processor.

2.3 When the CCR or PSR are read the least significant bit indicates that the input buffer is full (IBF) — a byte has been written to the input buffer but has not been read. The most significant bit indicates that the output buffer is full(OBF)—a byte has been written to the output buffer but has not been read. In normal operation the processor uses these bits to tell it when it can read and write a byte of data. OBF and IBF are automatically set and reset when a write or read occurs.

	See	Sheet 1		MODEL	5TK NO 1MB5
-				DETAILED SPECIFIC	ATION - TRANSLATOR CHIP
				sy T. KRAEMER	DATE 8-15-79
				APPD	SHEET NO 2 OF 15
LTR	8 C NO	APPROVED	DATE		ן פורף פחייו. א







TYPICAL SYSTEM APPLICATION Fig. 1.2

	See	Sheet 1		MODEL	STK NO. 1MB5
				DETAILED SPECIFIC	CATION - TRANSLATOR CHIP
				ey T. KRAEMER	DATE 8-15-79
			0.11	APPO	SHEET NO 4 OF 15
LTR	PC NO	APPROVED	DATE		A. 1035.0012.1



- 2.4 Each processor can interrupt the other processor. The 8049 can be and at power on is hardware reset by the 1LA8/1MB1 processor via the translator chip.

  The 8049 can cause the 1LA8/1MB1 processor to halt if the output buffer is full and the input buffer is empty and the bit Halten =1.
- When three external switches are added to the 1MB5 select code input up to eight 1MB5's can be addressed by the 1LA8/1MB1. A metal mask or bonding option is available to provide for seven additional 1MB5's.

  The select code inputs have on chip pull-ups and thus they may be left open or grounded. Each 1MB5 must have a unique setting of the select code switches.
- 2.6 Multi-level interrupt capability is provided by the 1MB5. After each interrupt the 1LA8/1MB1 can read the select code of the 1MB5 which generated the interrupt.

#### III. Interface Description

- 3.1 Fig. 3.1 shows the pin assignments of the IMB5 and a detailed description of each pin is listed in Table 3.1.
- 3.2 The 1MB5 responds as follows to these 1LA8/1MB1 I/O addresses.

Address(octal)	Control	Function		
177400	WR	Global interrupt enable		
177401	WR	Global interrupt disable		
177500 or 177501	WR RD	Enables all 1MB5's interrupts. Drives 8049 RESET pin high. Reads select code of the 1MB5 which interrupted. This location can be read only once after each interrupt.		
		The select code is read in the following format:		
BIT	MSB7 6	5   4   3   2   1   0 LSB		
	0 1	0 SC3 SC2 SC1 SC0 0 where SC3=1 if not bonded see fig. 3.3		

The 1MB5 also responds to these two addresses from the 1LA8/1MB1. Write O LSB Read MSB 15 14 13 12 11 10 9 8 7 | 6 | 5 4 PSR CCR SC2 SC1 SC0 1 0 SC3 1 11 1 0 1B \* OB \* \* SC2 | SC.1 | SC0 | 1 1 0 | SC3 |

where:PSR = Processor Status Register

CCR = Calculator Control Register

IB = input buffer

OB = output buffer

- \* Resets input buffer full bit(IBF)
- \*\* Sets output buffer full bit(OBF)


i					
	See	Sheet 1		MODEL	STK NO. 1MB5
-				DETAILED SPECIFIC	ATION - TRANSLATOR CHIP
				BY T. KRAEMER	DATE 8-15-79
				APPO	SHEET NO 5 OF 15
118	PC NO	APPROVED	DATE		A 1105 0010 1



3.3 The most and least significant bits of the PSR and CCR have different meanings depending on if the bits are written to or read from.

Bit	register	control	Function
Teast significant	CCR	RD	Input buffer full bit
3		WR	INT. Routed through inverter to INT pin.
	PSR	RD	Input buffer full bit
		WR	Service. Requests 1LA8/1MB1 interrupt.
Most significant	CCR	RD	Output buffer full bit
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		WR	Reset. Routed through inverter to Reset pin.
	PSR	RD	Output buffer full bit
		WR	Halten. Enables halt logic for 1LA8/1MB1.

The PSR and CCR can be visualized as follows:



where bits 6 - 1 can be used by software handshake functions.

3.4 The 1MB5 will respond to the following 8049 addresses. Only bits D7, D1 and D0 are decoded.

Address D7, D1, D0	Control	Function
000	WR	write to processor status register
	RD	read calculator control register
001	WR	write to input buffer and set input buffer full bit
	RD	read output buffer and reset output buffer full bit
010		set ADR2 pin high
011		set ADR3 pin low

	See	Sheet 1		MODEL	SIK NO TMB5
-				DETAILED SPECIFIC	ATION - TRANSLATOR CHIP
				by T. KRAEMER	DATE 8-15-79
			DATE	APPD	SHEET NO 6 OF 15
118	PC NO	APPROVED	J DATE		ו בורב המיון אייי



	and the same of th		
VBB DILMA RD WR PWO B0 B1 B2 B3 VSS B4 B5 B6 B7 PRIH PRIL IRL HALT RC Ф2	Pin 1 2 3 4 5 6 7 8 9 10 11 12 1MB5 13 14 15 16 17 18 19 20 Pin 21	42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22	VGG VDD SC2 SC1 SC0 INT D0 D1 D2 D3 VCC D4 D5 D6 D7 IRD IWR ALE RESET ADR2 ADR3
	1000 400		
Ф2	Pin 21	22	ADR3
1			

Fig. 3.1

1					
	See	Sheet 1		MODEL	stk. NO. 1MB5
				DETAILED SPECIFIC	CATION - TRANSLATOR CHIP
				by T. KRAEMER	DATE 8-15-79
		48120000	DATE	APPD	SHEET NO 7 OF 15



### PIN DESCRIPTION

	Name	1/0	Pin#	Description
	B0-7	1/0	7-10 12-15	Three-state bidirectional data lines used to interface the 1MB5 to the 1MA8.
	LMA	1/0 .	3	Load memory address. Active low to indicate the presence of an address on the bus. Driven high during a CPU halt.
	$\overline{RD}$	1/0	4	Read input. Active low to enable a read. Driven high while CPU is halted.
	WR	1/0	5	Write input. Active low to enable a write. Driven high while CPU is halted.
	PWO	1	6	Power on. Resets chip to known state.
	$\phi_{1},\phi_{2}$	1	2,21	Two non-overlapping clocks at 613 kHz.
	$V_{GG}$		42	+12 volt power supply
	VDD		41	+6 volt power supply
	VCC		32	+5 volt power supply
	$v_{SS}$		11	Circuit and supply ground
	V <sub>BB</sub> PRIH		1	-5 volt power supply
		I	16	Priority input for interrupt logic.
	PRIL	0	17	Priority output for interrupt logic.
	IRL	0	18	Open drain interrupt request output.
	Halt	0	19	Open drain halt request output.
	RC	0	20	Open drain read control output.
*	D0-7	1/0	36-33	Three-state bidirectional data lines used to interface the IMB5
		,	31-28	Address latch enable.
+	ALE	1	25	
*	IRD	l	27	Read input from 8049.
*	INT	0	26 37	Write input from 8049.
36	Reset	0	24	Interrupt output to 8049. Output is high at PWO. Hardware reset to 8049. Output is low at PWO.
	ADR2	0	23	Address 2 detected output.
	ADR3	0	22	Address 3 detected output.
*	SC0	1	38	Select code input. Grounded for a zero left open for a one.
	SC1	1	39	series, code impart. Orderinged for a fact that appear to a series
	SC2	1	40	
	J 04	1	. •	


Table 3.1

				and the state of t	
	See	Sheet 1		MODEL	STK. NO. 1MB5
				DETAILED COCCLETC	CATION TRANSLATOR CUID
				DETAILED SPECIFIC	CATION - TRANSLATOR CHIP
				T. KRAEMER	DATE 8-15-79
				APPO	SHEET NO. 8 OF 15
LTR	PC NO	APPROVED	DATE		1 11/05 0010 1
		PENISIONS		SUPERSEDES	оме но A-1MB5 -3012-1



#### 3.5 POWER-ON PROTOCOL

At power up time all 8049's are reset for 50 ms. When allowed to start running, each 8049 1MB5 chip pair causes the 1LA8/1MBI to interrupt. This allows all select codes to be identified.





			gal - Augusta Majakan sa Augusta matan kalanda da Pantan Mark	The state of the s	
	See	Sheet 1		MODEL	51K. NO 1MB5
					TITO J
				DETAILED SPECIFICA	TION - TRANSLATOR CHIP
				BY T. KRAEMER	DATE 8-15-79
				APPD	SHEET NO 9 OF 15
LIR	PC NO	APPROVED	DATE		



#### 3.6 NORMAL HANDSHAKE MODE PROTOCOL

TO SEND DATA BYTE FROM 1LA8/1MB1 TO 8049






	See	Sheet 1		MODEL STK.	ио 1MB5
		And the second of the second o		DETAILED SPECIFICATION	ON - TRANSLATOR CHIP
				ev T. KRAEMER	DATE 8-15-79
LTR	PC NO	APPROVED	DATE	APPD	SHEET NO 10 OF 10




#### 3.7 BURST-OUT MODE PROTOCOL

Burst out (interrupts enabled) in this mode it is assumed that Loop 1's execution time is less than Loop 2. Therefore, the 1LA8/1MB1 will halt and wait for Loop 2 to catch up.



See	Sheet 1		MODEL	SIK NO 1MB5
			DETAILED SPECIFIC	CATION - TRANSLATOR CHIP
			BY T. KRAEMER	DATE 8-15-79
 86 20	AFIROVED	DATE	APPD	SHEET NO 11 OF 15






Similar to burst-out protocol.

1LA8/1MB1



**END** 



1					
	See	Sheet 1		MODEL STK. NO. 7MB5	
	Caracter with the control of the con			DETAILED SPECIFICATION - TRANSLATOR CHIP	
-				BY T. KRAEMER DATE 8-15-79	
				APPD SHEET NO 12 OF 15	
LTR		APPROVED	DATE		




#### 3.10 INTERRUPT PROTOCOL

For the 1MB5 to generate an interrupt request the following conditions are required:

- 1.)  $\overline{PRIH} = 1$
- 2.) The service bit must go from a logic 0 to a logic 1. (As a result PRIL, TRL go low)
- 3.) The interrupt logic must be enabledby a write to 177400 and 177500.

After an interrupt acknowledge is received (int ack = LMA:RD:WR = 1) the 1MB5 will drive the bus with its interrupt address vector  $(020)_8$ .

Hardware priorities are implemented with PRIH, and PRIL. The IRL output is wired anded with other interrupting devices.



Three variations exist to handle multi-level interrupts:

1. Lower priority device interrupts.


If PRIH = 1 and my service bit is 0 and an interrupt acknowledge is received then the 1MB5 disables it s interrupts. The 1MB5 will remain disabled from interrupting until a write to 177500 is received.


- II. Higher priority device interrupts before interrupt acknowledge is received.

  If PRIH goes low before interrupt acknowledge is received then the 1MB5 chip will wait until PRIH goes high again and it will generate another interrupt request. This is shown in Fig. 3.2.
- III. Interrupt acknowledge has been received and a higher priority device interrupts. If PRIH goes low after an interrupt acknowledge has been received then the 1MB5 chip will wait until PRIH goes high again. This is also shown in Fig. 3.2.

	See	Sheet 1		WODEL	STK NO 1MB5
anterio sur			y dangan yan ya na ngu guyan gunungan na na gay yan daga at a masa majan daga at d	DETAILED SPECIFICAT	ION – translator chip
				BY T. KRAEMER	DATE 8-15-79
LIB	PC NO	APPROVED	DATE	APPD	SHEET NO 13 OF 15







PRIH GOES LOW AFTER INTERRUPT ACKNOWLEDGE

FIGURE 3.2

\	See	Sheet 1		MODEL STK. NO 1MB5
				DETAILED SPECIFICATION - TRANSLATOR CHIP
				BY T. KRAEMER PATE 8-15-79
LTR	PC NO	APPROVED	DATE	APPO SHEET NO 14 OF 15

#### HEWLETT-PACKARD CO. Kyoto Ceramic 42 lead package KO-77227 34 36 35 33 32 30 31 29 28 TRD 27 √cd **INT** 37 D0 DI D2 D3 D4 D5 D6 D7 TWR SC0 38 26 SC1 ALE 39 25 SC2 RESET 40 24 LILL VDD optional SC3 bond ADB2 D E 3 $_{42}^{V}GG$ ADR3 -55 24 F VBB Ф2 21 **语語均语语** 21 RC 20 LMA HALT 19 RD IRL 18 VYR 5 PRIL PWO 6 В4 BO B1 B2 В3 V<sub>SS</sub> **B**5 B6 **B**7 PRIH 16 7 8 9 10 12 13 14 15 Fig. 3.3 Bonding Option . See Sheet 1 1MB5 MODEL STK. NO. DETAILED SPECIFICATION - TRANSLATOR CHIP BY T. KRAEMER DATE 8-15-79 SHEET NO 15 APPD OF 15 PC NO APPROVED DATE