HP 13220

Processor Module

Manual Part No. 13220-91087

REVISED

JAN-04-82

# DATA TERMINAL TECHNICAL INFORMATION





HP 13220

Processor Module

Manual Part No. 13220-91087

REVISED

JAN-04-82

#### NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

Copyright c 1982 by HEWLETT-PACKARD COMPANY

NOTE: This document is part of the 262XX DATA TERMINAL product series Technical Information Package (HP 13220).

#### 1.0 INTRODUCTION

The 02620-60087 Processor PCA performs the terminal logic functions for the 2622A terminal. Its operation is based on the Z80A microprocessor and the National Semiconductor 8367 CRT Controller (CRTC).

The control and  $\mbox{I/O}$  section of the Processor PCA provides control signals, input/output and data processing functions. The memory section provides 16K bytes of dynamic RAM for display memory, scratch pad memory and data buffers, and space for up to six 4K or 8K byte ROMs of which 32K are used for complete terminal operation (8K of ROM optional with integral printer). The video control section provides all timing signals for driving the sweep circuitry and video logic as well as performing direct memory access (DMA) of display data. A detailed description of the operation of each of these sections follows in section 3.0.

# 2.0 OPERATING PARAMETERS.

A summary of operating parameters for the Processor Module is contained in tables  $\mathbf{1.0}$  through  $\mathbf{4.0}$ 

Table 1.0 Physical Parameters

::::			<b>== == =</b>	: ::: ::: ::: :::	<b>==</b> :=: =	:: :::: : <b>:</b> :	:::::::::::::::::::::::::::::::::::::::	<b>==</b> ===	=======================================	:::: :::::	======================================	::::
1	Part	1	1	Size	<b>( I</b>	x	W	x D	)	1	Weight	١
1	Number	l Nomenclature	ì	+/0	. 1.	In	che	9 53		1 (	Pounds)	١
1:	** ::: ::: ::: ::: ::: ::: ::: ::: :::	====================================	===	: ::: ::: ::: :::	:=: :=: ::	::::::::::	::::::::::::::::::::::::::::::::::::::	<b>===</b>	== == == == == == == == == == == == ==	<b> </b> ::::		1
1		1	١							1		1
1		1	1							1		١
1	02620-60087	l Processor PCA	1	12.3	X	1.0	. 9	X	0.5	1	1.4	١
1	1	1	1							1		١
ł	1	1	1							1		١
1	!	1	1							1		١

Table 2.0 Reliability and Environmental Information

	: ::: ::: ::: ::: ::: ::: ::: ::: :::			::::::::::::::::::::::::::::::::::::::
i				Į.
1				1
l Environmental:	HP Class B			1
1				1
				1
Restrictions:	Type tested at	t product level		1
1				ļ
i i				i i
1				
1		114 (419 (419 (417 (417 (417 (417 (414 (414 (414 (414	**** **** **** **** **** **** **** **** ****	
1 F	ilura Pata - 3	3 71 (narcant	per 1000 hours)	1
1		o.o. Quantamic	pai 2000 11001 27	i
Der eine eine den beit eine eine eine eine eine beit der eine der eine der beit der ein			His lace real Elek Halk Halk Lack halk Cale lalk halk helk helk helk Halk lack lack lack halk des helk helk h	

Table 3.0 Power Supply Requirements - Measured (At +/-5% Unless Otherwise Specified)

1 1	1							
I +16 Volt Supply   +12 Volt Supply	+5 Volt Supply   -12 Volt Supply							
1								
1 @ 0 mA   @ 200 mA	@ 2.0 A   @ 50 mA							
1 1	1							
I NOT APPLICABLE I I	1							
1	1							
1 115 volts ac	220 volts ac							
1	. I							
I e A I	@ A 1							
1	<b>1</b>							
I NOT APPLICABLE I	NOT APPLICABLE							

Table 4.0 Connector Information

l Connector L and Pin No.	Signal Name	I Signal I Description
) J1	,	I ** PRINTER **
l Pin1	PRINTER	I Negative True, Printer Strobe I
1 -2	PWR ON/FAIL	Negative True,Power On/Failing
-3	WRITE	Negative True, Write signal
4	A1	Negative True, Function select bit 1
6	DATA 0	LSB - Negative True, Data
-7	DATA 1	<u> </u>
-8	DATA 2	-
9	DATA 3	1
10	DATA 4	1
l11	I DATA 5	1
1 1 12	DATA 6	
-13	DATA 7	I MSB - Negative True, Data I
-14	GND	Set printer contrast
-16	PINT	Negative True, Printer Interrupt
-17	A0	Negative True, Function select bit 0
-18	I I +5V	I Vcc Power I
1 -19	I +5V	1
· -20	-	1
1 -21		i i
i -22		I Power Return
i –23		1
i -24		
i25		1
-26		i i

Table 4.0 Connector Information (Cont'd)

Connec		Signal Name	Signal Description
12			I ** POWER SUPPLY **
Pin	1 I	+5V	1 +5V Power
	-2		I N/C
	-3 1	+5V	1 +5V Power
	4	+12V	I +12V Power
	-5 1	GND	I Return for Power
	-6 i	GND	1 Return for Power
	7 l	PWR ON/FAIL	l Negative True, Power On∕Failing
	-8 i	-12V	I -12V Power
	-9 1	BATTERY	l Positive Battery Terminal
	-1.0	BATRET	l Negative Battery Terminal
J3			1 ** SWEEP **
Pin	1	HLFBRT	l Negative true, Half Bright Video
	-2		I N/C
	-3 1	RETURN	l Return for half bright twisted pair
	4	FULLBRT	l Negative true, Full Bright Video
	-5 1	RETURN	I Return for Video twisted pair
	-6	RETURN	l Return for Drive signals
	-7	VERDR	l Negative True, Vertical Drive
	-8 1	HORDR	Horizontal Drive
J4	1		I ** KEYBOARD **
Pin		KEY0	l Key Data (LSB)
	-2	KEY1	l Key Data
	-3	KEY2	l Key Data
	4 1	KEY3	l Key Data
	-5 1	KEY4	l Key Data
	-6 1		I N/C
	7 I	KEY5	i Key Data
	-8 1	KEY6	l Key Data (MSB)
	9	KEYACT	   Key Active (Status of key selected)
	-10	GND	1 Power Return
	11	BELL.	Bell Line
	-12	+5v	1 +5v Power

Table 4.0 Connector Information (Cont'd)

I Connector I	Signal	I Signal
l and pin No. I	Name	l Description I
1		1
1 Pin -1 1		1 N/C 1
1 -2 1	+5V	1 +5V Pod Power
-3 1	+50	1 +5V Pod Power
14 1	GND	I Power Return
1 -5 1	GND	I Power Return
16 1	GND	I Power Return I
I7 I	OCD1	1 Rate Select (23)
1 -8 1		1 N/C 1
1 -9 1	RD	Received Data (3)
1 -10 1		1 N/C 1
1 -11 1	CS	Clear To Send (5)
1 -12	DM	1 Data Set Ready (6) 1
1 -13		1 N/C
1 -14		I N/C I
1 -15 1	SG	1 Signal Ground (7)
116		I N/C I
1 -17 1		I N/C
1 -18 I	OCR1	Ring Indicator (22)
1 -19 1	+12V	1 +12V Pod Power
1 -20 1	-12V	I -12V Pod Power I
-21	as	Transmitted Data (2)
1 -22 1	RS	Request To Send (4)
1 -23 1	TR	I Ready (20)
1 -24 1		1 N/C
1 -25 1		I N/C
1 -26 1		I N/C I
127 1		1 N/C 1
1 -28 1		I N/C
1 -29 1		1 N/C
1 -30 1		I N/C
1 -31 I		1 N/C
1 -32 1	GND	Return
1 -33 1	SHIELD	Shield Ground (1)
-34 1		I N/C
1		1
1		1
l Notes	: (n) denotes t	he RS-232 pin number   I
1		1

# 3.0 FUNCTIONAL DESCRIPTION

Refer to block diagram (fig. 1), schematic diagrams (figs. 2,3), timing diagrams (figs. 4-8), component location diagram (fig. 9) and parts list (fig. 10) located in the appendix. The following describes the operation of the three major sections of the Processor PCA; control and I/O, memory, and video control.

# 3.1 CONTROL AND I/O SECTION

# 3.1.1 Clock

A 25.7715 MHz crystal is attached to the CRTC which oscillates at the video dot frequency. This is buffered by the CRTC and again by a 74LS244 (US11) to become DRCX, buffered dot rate clock. This clock is then divided by seven by the 74S163 (U611) to produce 3.6816 MHz, which is shaped by Q4 and its associated circuitry to produce a symmetrical clock for the Z80A, which has a zero level  $\langle$  0.45V and a one level  $\rangle$  4.4V. This clock is also divided by two to produce a 1.8408 MHz clock which the datacomm chip (U613) uses to produce baud rates.

#### 3.1.2 Z80A

The Z80A microprocessor performs the major control and data manipulation functions of the processor PCA. It provides addresses and control signals to read and write data from and to both memory and I/O ports. It also responds to two externally generated interrupts, NNMI and NINT, which, when enabled, interrupt current execution and cause the Z80A to branch to its interrupt service routine. The Z80A also responds to a bus request signal, NBUSREQ, allowing the CRTC control of the system buses.

At power up (or reset) the Z80A begins executing instructions from program memory beginning at address 0000H. A routine is executed which initializes variables and devices according to information contained in non-volatile memory (CMOS) and performs a self test of ROM and RAM. If an error is detected a series of beeps are issued to the keyboard which indicate the failing ROM or RAM. After inintialization the program enters a major loop responding to inputs from the keyboard and datacomm ports.

Three 74LS244's (U47,U57,U511) buffer the address and control lines from the Z80A. The 1 of 8 decoder, U76, is used to separate program memory into six blocks, each 8K bytes long. The addressed ROM is enabled during a memory read by the TNRD and TNMREQ signals or during an instruction fetch by the NM1 signal. Since the time to read the data in an instruction fetch is less than that for a memory read, the NM1 signal was used to provide an early enable of the ROM allowing it to respond within the required time. ROMs with access times of 350 ns from address or 300 ns from enable are required to run the system at full speed. EPROMs or ROMs with 450 ns access times from address may be used by installing jumper W5 and removing jumper W6, which causes the Z80A to wait one cycle longer during instruction fetches. The quad latch U610 and associated gating provides the required wait signal to the Z80A.

#### 3.1.3 I/O Ports

#### CMOS

The Z80A is capable of addressing 256 different input/output ports. I/O addresses from the Z80A appear on address bits A0-A7 and the accumulator contents appear on bits A8-A15. I/O addresses 0-7FH are used to access locations in the nonvolatile CMOS RAM, U73, where configuration data is stored. Since the CMOS RAM is not fast enough to respond within the I/O cycle time a wait state is generated (by U610) each time the CMOS RAM is accessed. Diodes CR6-CR8 ensure that around 5 volts is always on the CMOS supply pin. Emmitter follower circuit, Q3, makes sure that during a power off the CMOS is always disabled before the Z80A buses become undefined and remains so until buses become defined at power on. During power off the battery maintains CMOS contents. If power on configuration is to be fixed, the COMS RAM may be replaced by an HM7611 PROM (however it must be realized that the standard read/complement/write test for the CMOS self test would show a CMOS error since the prom cannot be written).

#### DATACOMM

The SY6551 Asynchronous Communications Interface Adapter performs the parallel to serial conversion, error detection and baud rate generation functions required for serial data communication. It appears to the Z80A as four read only and four write only ports with address bit TA2 selecting the read/write function. This is done to compensate for the unique timing of the 6500 series devices. The SY6551 is selected by the rising edge of SELDC which is inverted from U24, the 1 of 8 decoder. The addresses of the SY6551 (U613) are A0-A7H.

The status inputs of the SY6551 produce undesirable results and therefore are forced to their active low states while the necessary status signals are routed through another port. RS-232 line driver, U514, and receiver, U614, are used to convert from TTL levels to RS-232 levels (+-12V) and vice versa. Transmitted signals are: send data (SD), terminal ready (TR), request to send (RS) and optional control driver 1 (OCD1). Received signals are: receive data (RD), data mode (DM), optional control receiver 1 (OCR1), and clear to send (CS).

The datacomm subsystem operates in an asynchronous, full-duplex, point-to-point environment. Characters may be transmitted and received simultaneously (full-duplex) with character flow occurring over random time intervals (asynchronous). To achieve hardware synchronization each character is framed by a start bit and a stop bit (2 stop bits at 110 baud). The addition of the framing bits for transmitted characters and the detection of framing bits for the received characters are done by the SY6551. The parity (for error detection) of the character is selectable (in the datacomm configuration menu) and is also generated and detected by the SY6551 which reports errors (parity, framing, and overrun) to the Z80A by means of a status register in the SY6551 which is read when a character is received. The data transmission and reception rates are set by the Z80A in an internal register within the SY6551.

Rates are selectable (in the datacomm configuration menu) from 110 to 9600 baud.

The datacomm status inputs and outputs provide the necessary control lines to connect the terminal to a host computer via a modem, or to provide direct hardware handshaking between the terminal and host. At power-on the TR and RS lines are activated to indicate that the terminal is ready. Upon receipt of a modem disconnect escape sequence (esc f) the TR line is brought inactive for about two seconds to disconnect the modem. The presence of a modem connection is detected by DM which causes the indicator "LED" (an asterisk '\*') to be displayed on the bottom center of the display. The CS signal from the host when active allows the terminal to transmit data and goes inactive to halt transmission (the terminal may ignore CS depending on datacomm configuration). The state of OCD1 is controlled by a configuration strap with its default state being low (inactive). This line selects the modem rate for dual speed modems. OCR1 is monitored in datacomm self test to detect the presence of the loopback test hood. All modem status lines are active high (+12V).

Upon receipt of a character from datacomm the SY6551 generates an interrupt signal (NINT) to the Z80A. This causes the Z80A to branch to the datacomm interrupt service routine which reads the SY6551 status, clearing the interrupt, and if no errors are present, inputs the character and places it into the datacomm buffer in RAM. Characters for which errors (parity, framing or overrun) are present cause a delete character to be placed in the buffer.

# TBUS PORTS

The remaining I/O ports are buffered to the Z80A data bus by the biderectional bus driver, U37. This was done because of data bus loading. The signal TNRD selects the direction of the driver which is enabled for all I/O accesses except CMOS RAM and datacomm.

U25 forms the keystatus port located at address 80H. The keystatus port returns the status of 8 keys at a time, which keys are determined by the keyboard/display port (U26). Four bits of the key address (column address) are supplied by U26 (located at address B8H) and three more from the CRTC scan line outputs (row address). As the row address (scan line count) from the CRTC change, keystates are clocked into the keystatus shift register (a high bit indicating key active) from which they are later read. The column address is incremented (during an NMI) for each of the first sixteen display rows thereby scanning the entire range of keyboard addresses.

The keyboard/display port also enables a counter (U114) which counts horizontal sync pulses down to a bell frequency. The bell signal is then shaped by Q4 and its associated circuit. The remaining bits of the keyboard/display port determine whether enhancements will be enabled and latches the signal which determines the blinkrate of blinking characters.

The NNMI (non-maskable interrupt) signal to the Z80A is masked externally by a D flip-flop (half of U612). Port addresses 88H to 8FH select the NENNMI signal of the port decoder, clocking the latch while address bit TAO is the data input. This means that a write to port 88H clears the latch, disabling NMI, while a write to port 89H sets the latch enabling NMI.

The system status port, U36, located at address 90H allows the Z80A to read the vertical blank signal (VBLANK) for synchronizing the software with the hardware. It also provides the inputs for the datacomm status signals discussed above and also monitors the integral printer status.

The integral printer port at address 98H buffers data continuously to the printer bus, the data being latched in the printer when the NPRINTER signal is active. The processor writes data and commands to the printer via U16 and half of U15. Printer control is specified by performing a write operation to the printer with address lines TAO and TA1 and data lines TDO-TD7 selecting the particular function. Printer status is read back from the printer on the upper half of U15 which is enabled for read operations from the printer port. The presence of the printer is detected by reading status from the printer and checking data bit TD1. TD1 will be low if the printer is not connected due to the pullup resistor R1. When the printer is connected to the processor J1 pin 11 is pulled low by the printer therby indicating connection.

Each character in the printer is formed by 30 bytes of dot data, each pair of bytes being made up of the dot data needed to form the character if the character cell is scanned horizontally. The first byte in the pair indicates the state of every other dot while seven bits of the following byte indicate the state of the interstitial dots for the same horizontal scan. Thus fifteen pairs of bytes correspond to fifteen horizontal scans of the character. In this way any character font in a 15 by 15 cell may be created. The printer buffers the data and translates the horizontal dot information into vertical dots for printing. Each 30 bytes of dot data are followed by a print command to print the character. The printer is also able to print in expanded and compressed modes.

The remaining TBUS port located at ASH latches some signals to the video section and one for the datacomm section. The NMODEM signal is inverted to provide the clock for the latch (U35).

# 3.2 MEMORY SECTION

The Z80A is capable of addressing 65536 (64K) bytes of memory data. The memory map for this processor is shown in the table below.

TABLE 5.0 Terminal Memory Map

0000H	NMI Service Routine	
	Self test code	8K
		ИC
2000H	I Function keys code	
	Datacomm code	
	Configuration code   U64	1.6K
4000H	Video intrinsics	
	U65 I	24K
6000H	I Internal printer code	
	1 1 166 1	32K
		3 t IX
8000H	I Not used I	
	I (CRTC map) I U67 I	40K
	U0/   	4 U K
A000H	I Not used I	
	(CRTC map)	A #314
	U68 I	48K
C000H	I Dynamic RAM	
	l - buffers !	
	- display memory	
	l - stack	
	- system variables	
	1 U41 : U42 : U43 : U44 : U51 : U52 : U53 : U54 1	64K

# 3.2.1 Read-only-memory

As can be seen from the memory map 48 K of address space has been allocated for read-only-memory (ROM). This memory contains the Z80A programs which controls the terminal operation. The ROM space is decoded into six 8K byte blocks by the 74LSi38 decoder U76. A jumper on address bit TA12 for each ROM allows the use of either 8K byte or 4K byte ROMs (or EPROMs). Note that 8K bytes of address space is allocated for each ROM device even if it is only a 4K byte ROM (the upper 4K of that block is unusable).

During an instruction (opcode) fetch the Z80A activates the NM1 signal to indicate that an instruction fetch cycle is in process. This signal is used to provide an early enable of the ROM being addressed during an opcode fetch therby allowing the use of ROMs with an access time on 350 ns from address or 300 ns from enable (note that an opcode fetch is one clock cycle shorter than a memory read operation) without wait states. During a memory read from ROM the TNMREQ and TNRD signals go active enabling the addressed ROM. Data is required valid approximately 470 ns from address, therefore no wait states are required for memory reads even when using 450 ns EPROMs. Note that data is placed directly on the Z80A data bus without buffering.

# 3.2.2 Random-access-memory

The RAM subsystem has been designed around the MK4116-2 (or equivalent)  $16K \times 1$  bit dynamic RAMs. The MK4116-2 has a minimum access time of 150 ns and minimum cycle time of 320 ns. U41-44 and U51-54 supply data bits TD0-TD7 respectively to provide the 16K bytes of RAM data storage.

The RAMs are accessed in three ways: by the Z80A for memory read or write accesses, by the Z80A during a refresh cycle and by the CRTC during a DMA (direct-memory-access) cycle. Each of the three is discussed below. Refer to figure 6.0 for RAM timing.

#### Z80A READ/WRITE

A Z80A access to RAM is initiated by lowering the TNMREQ signal at an address location between C000H and FFFFH (RAM address range). Prior to TNMREQ going low the output of U77 would be high causing i's to be shifted through the shift register, US10, by DRCX. As TNMREQ goes low (TNRFSH is high) the output of U77 goes low also. As the clock occurs, 0's are shifted through the shift register causing outputs QA-QD to go low in turn. This produces the RAM timing sequence as follows: NRAS-strobes in row address, MUX-changes RAM address inputs to column address, NCAS-strobes in column address and activates internal RAM circuitry to access the addressed cell. Data ouput on MD0-MD7 is vaild 100 ns from NCAS. When the Z80A is finished accessing the RAM the TNMREQ signal goes high and 1's are shifted through the shift register completing the RAM cycle.

If the Z80A is performing a read operation the TNRD line is lowered along with TNMREQ (TNWR remains high). The TNRD signal is gated with the output of U77 to enable the transparent latch, U62, during the read operation. When the NMUX signal goes high (as MUX goes low) the transparent latch becomes transparent, that is, the outputs follow the inputs, placing the RAM outputs on the Z80A data bus. The latch outputs are enabled until TNRD and TNMREQ go high again.

For a write operation, the Z80A lowers TNMREQ and places the output data on the data bus. Approximately one Z80A clock later the TNWR line goes low strobing the data into the internal data latch in the RAM. The TNRD signal will be high disabling the transparent latch so RAM

outputs will never be on the Z80A data bus. The cycle proceeds as for a read operation with TNMREQ going high, shifting 1's through the shift register to complete the cycle.

#### **Z80A REFRESH**

The nature of dynamic RAMs requires that each row must be accessed every two milliseconds to guarantee the contents of that row are held. The Z80A has a built-in refresh function to provide signals which perform dynamic RAM refresh without requiring extra processor overhead. The Z80A maintains a 7 bit memory refresh counter which is incremented following each instruction fetch. While the instruction is being decoded and executed the refresh counter is output on address bits TAO-TA7 while the TNRFSH and TNMREQ signals are brought low, initiating the RAS-MUX-CAS sequence, refreshing that row. Since the TNRD and TNWR signals remain high during the refresh cycle, the memory contents are unaltered and the transparent latch is not enabled so that the accessed byte does not appear on the bus.

#### CRTC DMA

Twice per video row, on scan lines 6 and 14 (if starting to count from 0), the NBUSREQ signal to the Z80A is activated to allow the CRTC to perform DMA of enhancement and character data (see section 3.3 for more information on the CRTC). The Z80A responds to NBUSREQ at the end of the current machine cycle by tristating its address and control lines and activating the NBUSAK line signalling that the bus is available and will remain so until NBUSREQ is raised. The NBUSAK signal is inverted and buffered by U79 to provide both TBUSAK (active high) and TNBUSAK (active low, buffered). These signals are used to tristate the address and control buffers U47, U57 and U511 and enable the video subsystem for DMA action. TBUSAK enables the CRTC to place the lower 12 bits of the DMA address on the bus and enables the output of the transparent latch, U62, as well as enable the load signal to the shift register, TNBUSAK enables the upper four bits of the DMA address from U74 onto the bus and takes the recirculating line buffer, U38, out of the recirculate mode (see section 3.3 for more information on DMA addressing).

Approximately four character times before the start of the video row the line rate clock (LRC) output of the CRTC goes high enabling the load signal to the shift register through the AND gate U710. The load signal is derived from the character rate clock, LCGAX, which is delayed three dot times through U410 in order to synchronize the RAM access to the video timing and guarantee sufficient address set up time to the RAMs. The load signal causes RAS-CAS shift register, U510, to be parallel loaded on the next rising edge of DRCX (dot rate clock). Upon loading, the shift register output QD is high and QA is low. This condition forces the output of U77 to go low, causing 0's to be shifted through the shift register. The next three occurances of DRCX produce

the NRAS-MUX-NCAS sequence, accessing the addressed byte. Data is available 100 ns from NCAS, and, since NMUX is high, is placed directly on the Z80A data bus (U62 is in transparent mode), and therefore on the line buffer inputs. As the shift register output QD goes low the output of U77 is forced high and 1's are shifted through the shift register completing the RAM cycle. As MUX goes high again, NMUX goes low causing the data out from the RAM to be latched in the transparent latch, U62, where it is held until the next memory access. As LBCDEL (delayed line buffer clock) goes low the data is clocked into the line buffer U38. The CRTC increments the address and the next load signal occurs 9 dot times from the first, repeating the DMA cycle. In this way 80 sequential bytes of data are fetched from the RAM and loaded into the line buffer during the 80 active video character times of the display.

Note: Although the shift register load signal is enabled four character times before active video, the CRTC holds the starting address until active video and then increments it during active video. In addition, the data is not clocked into the line buffer until the line buffer clock transitions low during active video.

On the last scan line of a character row, scan line 14, the CRTC lowers the LBRE (line buffer recirculate enable) output, taking line buffers U28 and U39 out of the recirculate mode (where the output is shifted back into the input) thereby allowing data to be clocked into the inputs. During the DMA cycle of scan line 14, as characters are being output from line buffer U39 to the display, characters for the next row are fetched from memory and loaded into line buffer U39. At the same time, as enhancement data is shifted out from U28, the data which was previously stored in the temporary line buffer U38 (during the DMA cycle of scan line 6) is shifted into U28. In this way the display data for the next row of characters is loaded into the line buffers during the last scan line of the previous row as it is being displayed on the screen.

#### 3.3 VIDEO CONTROL SECTION

#### 3.3.1 Overview

The video control section generates the timing signals required to fetch character and enhancement data from memory and drive the analog sweep circuitry to display that information on the CRT.

The display is divided into 26 rows of 80 character cells each. Each character cell is a rectangle, 15 dots vertical by nine dots horizontal. Any character to be displayed is produced by selectively lighting the dots of the character cell which shape that character, leaving the others blank. Dots are left blank on either side and on the top and bottom of the character cell to provide horizontal and vertical seperation between normal characters. This is not true of characters which are continuous across the character boundary, such as line drawing characters (used to display forms).

The analog sweep circuitry sweeps the electron beam from left to right and from top to bottom across the display. As the beam is swept horizontally it is turned on to produce a lighted dot and off to blank a dot position. As the beam reaches the end of its scan a horizontal sync signal is sent to the sweep causing the beam to retrace horizontally and begin sweeping again. During this time the beam is also being swept vertically. The combination of these two produces the display raster. As the beam reaches the bottom of the display a vertical sync signal is sent to the sweep causing the beam to retrace from the bottom right to the top left corner. In this manner the CRT display is written 60 times per second (when configured at 60 Hz) or optionally 50 times per second (configured at 50 Hz).

### HORIZONTAL TIMING

After the 80th character position of a scan line the beam is turned off (blanked) and remains so as the horizontal retrace takes place. The beam is enabled again as it reaches the position for the first character of the next scan. This blanking interval is called "horizontal blanking". This blanking allows time for the beam to retrace, settle at the left side and begin tracing again. The portion of the scan where the beam is enabled is known as "active video". The horizontal scan time consists of the 80 character times of active video plus 35 character times of horizontal blanking for a total of 115 character times per scan (1 character time = 349 ns). This produces a horizontal scan frequency of 24.9 KHz.

The horizontal sync signal is activated 16 character times before the last video character of the scan and is active for 7 character times. It is produced in advance of the last character to compensate for the delay in the sweep horizontal centering circuit.

#### VERTICAL TIMING

The 26 active video rows of the display each require 15 horizontal scans for a total of 390 active video scans. After the last scan line of the last row is displayed, a vertical blank signal is activated which disables the electron beam during the vertical retrace time. The beam is enabled again on the first scan line of the first row. The duration of the vertical blank interval depends upon the occurance of the vertical sync signal which triggers the vertical retrace. This vertical sync timing depends in turn on the frequency with which the frame (one entire display) is refreshed. This frame rate may be configured to either 50 or 60 Hz corresponding to the AC line frequencies in foreign countries or the U.S. to eliminate display interference between the power supply and CRT. The following table describes the timing relationships between the vertical blank and vertical sync signals and the frame rate.

TABLE 6.0 Frame Timing

	Fran	ne Rate
	60 Hz	1 50 Hz
Delay after v. blank to	*** *** *** *** *** ***	1
v. sync (# scan lines)	0	1 38
v. sync width (* scan lines)	19	1 64
v. blank duration (# scan lines)	25	1 108
Total # scan lines per frame	415	1 1 498

# 3.3.2 Display memory addressing

Section 3.2.2 describes how the CRTC performs DMA to load the line buffers with character and enhancement data for display. Before it performs DMA, the CRTC must be loaded with a starting address (called the row-start address). Each time the CRTC is enabled it fetches 80 consecutive bytes of data starting from the row start address and places it into one of the recirculating line buffers.

The Z80A maintains a table of 24 row start addresses in memory indicating the addresses of the first byte of character data for each of the character rows being displayed. Rows 25 and 26 contain the soft key labels and are always accessed from fixed locations. This table is actually a subset of a larger table which contains row-start addresses for all 48 display rows. The address of the first enhancement byte of a row is the first character byte address offset by 80.

Two scan lines prior to the NBUSREQ signal being activated a nonmaskable interrupt (NMI) is generated which causes the Z80A to branch to the NMI service routine after completing the current instruction. Part of this service routine writes the row-start address for the next DMA into the rowstart register of the CRTC. The row-start address is written into the CRTC via the address bus itself. At the same time, bits TA13 and TA12 are written into the 74LS175 U75, which provides the upper bits of the RAM address for DMA. The Z80A reads the row start address from the table, adds the 80 byte offset for enhancement data DMA, masks bits TA15 and TA14 to a 1 and 0 respectively and then writes a 02H to this address. By masking bits TA15 and TA14 the address corresponds to a ROM location, which of course can't be written. These bits are decoded by part of U27 and U32, along with TNMREQ and TNWR to generate the register load signal (U412 pin 38) which latches the address into the CRTC and U75 for use during the next DMA cycle. The data bits ZDO and ZD1 select the register to be written to, in this case, the row-start register. The NMI service routine keeps count of the next row to be displayed in order to determine which row start address to send to the CRTC next. Since NMI can be disabled for an indefinate period (for example during a RAM test) it is resynchronized every frame by reading the VBLANK signal through the system status port.

# 3.3.3 Character display

At any given time the characters for the current row being displayed are held in the recirculating line buffer U39. The character codes output from this line buffer are resynchronized to the character clock through the octal latch, U310, from which they are sent to the character ROM, U311. This ROM contains the dot pattern for each scan line of each each possible character code. The standard character set uses the ASCII character code to represent the 128 possible characters in the set. The first 32 characters of the set are the control characters (escape, line feed, carriage return, etc.) while those remaining are the alphanumeric and punctuation characters. These 128 characters are represented in bits X0-X6 with X7 being a 0. These bits along with the scan line count become addresses for the dot data from the character ROM. Therefore, 11 address bits are required, meaning that a 2K byte ROM may be used to contain the dot data for the standard character set. Bit X7 will then serve as an active low chip select.

By using a 4K byte character ROM, two complete character sets may be displayed. In this case bit X7 selects between the two character sets. Likewise an 8K byte ROM can store four complete, 128 character, character sets. The schematic shows a signal from the enhancement data latch, U29 pin 15, which is inverted by U212, and sent to U311 pin 21. This signal is used to address the 8K byte character ROM on 4K boundaries. This combined with bit X7 from the character data latch allows selection of any of the four character sets. This uppermost address bit becomes a chip select for 2K or 4K character ROMs.

As the character code and scan line count is issued to the character ROM an access time delay is encountered before the dot data is available at the outputs. The character ROM has an access time of 300 ns, therefore one full character time (349 ns) delay is introduced.

As the dot data becomes available out of the character ROM the LVSRX (load video shift register, buffered) signal is brought low which, on the rising edge of DRCX, parallel loads the data from the character ROM into the character shift registers U312 and U313 (and U314 as explained later). Since only seven dots per scan line are required for standard characters, seven dots are loaded from the character ROM (low output means dot is lit) into the shift registers. The MSB (most significant bit) output from the character ROM is latched by U18 (on LCGAX clock) and is used to enable the half-shift function (described below). The MSB output of U312 is connected to the serial input of U313 essentially forming an 8 bit shift register. At the same time that the seven dots are loaded into the shift register a 1 is loaded into the MSB.

The QD output of U313 goes to the character multiplexor, U213. This multiplexor selects one of several inputs to gate to the dot stream. For a normal scan (not half-shift) the multiplexor select inputs will be 101 (C input is most significant) selecting the DS input. As the dots are loaded into the shift register the first dot (which is high) appears on the DS input of the multiplexor and is gated to the dot stream. On each of the next 8 dot rate clocks (DRCX) dot data is shifted one bit position in the shift register and therefore to the DS multiplexor input and to the dot stream. Since the serial input of U312 is tied high, a 1 (blank dot) is shifted into the shift register as the dot data is shifted out. Therefore at the end of the 9 dot clocks comprising the horizontal scan for a standard character, the first and last dots are blanked (1's) with the 7 dots from the character ROM in between.

# HALF-SHIFT

To avoid the "stairstep" appearance of characters with long diagonals, a feature known as "half-shift" is implemented which allows and scan line of a character to be delayed by half a dot time. This half-shifted scan line, placed between two normal scan lines, fills in the diagonal as shown below.

(no half-shift)

(with half-shift)

In the standard character set the MSB output of the character ROM indicates that a scan line is to be halfshifted. This output is latched (by LCGAX) into U18 where it is held for the 9 dots of the character time. The output of U18 is fed to the character multiplexor select input A which, for half-shifted scan lines, selects the D4 input (U213 pin 15). The QD output of the dot shift register, U313, is sent to the JK flip-flop, U413, clocked on the falling edge of DRCX, which performs the half-shift of the dot data. The output of this flip-flop goes to the D4 input of the character multiplexor. The half-shift flip-flop is preset by LVSRX at the time new dots are loaded into the shift registers.

#### COPY BIT

Some alternate character sets such as line drawing set or large character set require all nine dots an a scan line to be active. This allows for continuous dots across a character boundary as required for drawing forms, etc. on the display. In order to get nine dots out of eight outputs from the character ROM, a copy bit circuit is activated which copies the MSB output into the first two dots while the remaining seven ROM outputs form the remaining seven dots.

The seven least significant ouputs from the character ROM are loaded into shift registers U312 and U313 as for standard characters. The most significant output is loaded into both the A and B inputs of shift register U314 at the same time as the least significant seven bits. Thus, the MSB is "copied" in shift register U314. The remaining dots are brought from the QC output of U313 into the serial inputs of U314 thereby forming a nine bit shift register with U312, U313, and U314. The QB output from U314 is then fed to the D7 and D6 inputs of the character multiplexor which are selected when the select inputs are 11X. Note that the select A input is a don't care since half-shift cannot be used in these character sets.

The copy bit circuit is activated whenever the X7 output of of the character latch U310 is active. Remember that this bit is activated to select the second character set in a 4K character ROM or the second and fourth sets in an 8K character ROM. The first 32 character of any of the four posible character sets are reserved for control characters and therefore copy bit is deactivated when these positions are accessed. This condition is decoded by bits X5 or X6 being gated with X7 (U34 and U112) to enable copy bit only for the upper 96 characters of the set. The result of this decoding is latched in the JK flip-flop, U413, which allows for the access time of the character ROM. The flip-flop is clocked by the combination of LVSRX and DRCX which are gated together by U411. The output of the copy bit enable latch is then used to select the copy bit shift register output and gate it to the dot stream.

#### CURSOR

The generation of the cursor for the display is performed by a combination of hardware and software. The CRTC activates its cursor output when the address of the character being fetched during a DMA cycle matches the contents of its internal cursor address register. This output is active for all scan lines. The software maintains and updates this register in the CRTC corresponding to the position of the cursor on the display. In order to make the cursor blink the software alternately writes a valid cursor address and then an invlaid one.

The cursor signal, CUR, output from the CRTC is gated with another signal, ULTIME, to produce a cursor signal, NCUR, which is active on the 13th scan line. ULTIME is decoded from the scan line count by US9 and U411. This signal also enables the underline enhancement during the 13th scan line.

In the normal situation, where the cursor does not lie in an underline field, the NCUR signal is propogated thru U19 to become NCURSOR which is fed to the select C input of the character multiplexor. This input goes low to activate the cursor which for normal characters (not copy bit) selects the DO or Di inputs which are tied low. This causes the dot stream to be active for the 13 scan line of the character position in which the cursor lies. In effect this OR's the cursor with the character in the cell (a non-destructive cursor). If the copy bit circuit is active however, the D2 of D3 inputs of the character multiplexor are selected. These inputs provide the inverted series of dots from the copy bit shift register. In essence this inverts the 13th scan line of the character when the cursor is active. This is necessary rather than the OR'd cursor used above due to the fact that some of the characters may have all dots of the 13th scan line lit and the cursor would never be seen.

#### DOT STRETCH

The dots are inverted by U213, the character multiplexor, to provide an active high dot stream output. This dot stream is then passed through Q1 and its associated circuitry which performs a "dot stretch" function. This dot stretch is used to provide an elongated active dot which has a more pleasant appearance when displayed. It essentially "fattens up" the dots composing a character. The switching time of the transistor from saturation to cutoff is dependent upon the parasitic collector to base capacitance and the external capacitor C2. This capacitance limits the switching speed, essentially stretching the amount of time the transistor is active (in saturation). Capacitor C3 is included to compensate for parasitic base to emitter capacitance. Note that an inversion is introduced by this dot stretch circuit.

After being stretched, the dot stream is gated through U110 where it picks up the underline enhancement and then is sent to the enhancement multiplexor where the remaining enhancements are added before sending the information to the analog sweep circuitry.

# 3.3.4 Enhancement Display

A one-to-one correspondence exists between each byte of character data and each byte of enhancement data held in recirculating line buffers U39 and U28 respectively. As a byte of character data is sent to the character ROM its corresponding enhancement byte is sent to the enhancement section where it is decoded and recombined with the dot stream in the enhancement multiplexor, U211.

Of the eight available bits in the enhancement byte, only seven are used. Four of these, ENO-EN3, select the blink, inverse, underline and halfbright attributes which may be selected in any combination. Bit EN4 is the set enhancement bit which, when high, causes the current enhancement to be latched and held until another enhancement is set or until the end of the current row. Bit EN5 is the end-of-line bit which causes the display to be from the current character to the end of the row. In this way, to clear the display, end-of-line is set in the first character postion of each row. Bit EN6 as described above forms the most significant address bit for an 8K byte character ROM.

As a character is latched into U310, six of the seven enhancement bits are latched into the hex latch, U29. The set enhancement bit is latched at the same time (by LCGAX) into U18. At this time EN6 is fed to the character ROM to provide the character ROM address selection for its corresponding character. The attribute bits, EN0-EN3, output from U29 are then sent to the 74LS163, U210. In this mode, with the count enable inputs P and T grounded, it acts as a latch with a synchronous load and clear. This latch provides the additional character time delay to compensate for the character ROM access time. If the set enhancement bit, EN4, is set, the output, U18 pin 3, will go low as the bit is latched. This activates the load input of U210 causing the attributes to be loaded on the next character clock (when the character ROM outputs are loaded into the shift register).

#### VIDEO ATTRIBUTES

The blink attribute output (U210 pin 14) is gated with the blinkrate signal from the I/O section, which alternates high and low to produce the active low NBLINK signal. When active the NBLINK signal allows only the cursor to be displayed, blanking the character. In this way, the blinking characters are alternately displayed and blanked. The inverse bit simply selects the inverted dot stream (ALPHA) or cursor signals.

The underline signal, ULINE, under normal conditions (when cursor is not active) simply causes the dot stream to be turned on during scan line 13. This is accomplished by gating the ULINE signal with ULTIME and using the results to force U110 pin 8 high, thereby activating the dot stream. A problem exists, however, when we want to position the cursor at a character position where underline is active. We can no longer merely "OR" in the cursor into the dot stream because it lies on the same scan line as the underline and therefore would never be seen. What is done instead is that when both are active (NCUR is low and ULINE is high), neither the cursor nor underline appear on the display. This essentially disables the underline at the cursor position on the display producing a blinking hole in the underline. The NCUR signal is sent into U110 pin 3 which, when active, prevents the underline signal from being gated into the dot stream. At the same time the ULINE signal is sent into U19 pin 13 disabling the NCURSOR signal which normally generates the cursor. Thus, both are disabled.

The last attribute, halfbright, selects which of the video inputs on the analog sweep board will receive the dot information. When the halfbright attribute is activated the dot information is inhibited from the NFULLBRT output (which gives full intensity characters), U112 pin 6, by pulling U112 pin 4 low, and is enabled through U110 pin 8 which sends the active low dot information on NHALFBRT to the sweep.

#### END-OF-LINE

The remaining enhancement bit, ENS, performs the end-of-line function. When set, this bit causes the display to be blanked from the current character position to the end of the row. This eliminates the need to clear both character and enhancement data in order to clear the After being latched in U29 the end-of-line signal is gated display. through U19 and U27 to lower the clear input of U210 (pin 1). This causes the enhancements to be cleared at the next character clock (when character ROM outputs are loaded into the shift registers). At the same time that U210 is cleared, the endof-line signal is latched into U17. The Q' output (U17 pin 8) is sent back to the preset input to hold the flip-flop in the cleared state for the rest of the scan line. At the end of the scan line the NLRCX (inverted line rate clock) clears the flip-flop (clear overrides preset). At the same time the  $\mathbf{Q}'$ output, NEOLDEL, is gated through U111 to activate the BLANK signal. This signal blanks the display by deselecting the alpha input, only allowing the cursor signal to be gated to the sweep. The cursor signal is allowed since it is necessary to be able to position the cursor even in a blanked field. The Q output, U17 pin 9, is gated to the clear input of U210 in order to hold the enhancement latch in the cleared state.

The horizontal blank signal causes the dot stream to be disabled (blanked) after the 80th character of a row and holds it in the blanked state until the first character of the next row. This signal is obtained by latching the LBCX (line buffer clock) signal in U18 pin 12 and adding a one character delay in U18 pin 5. The LBCX signal is active high at the rising edge of LCGAX during the 80 active video characters. HBLANK is then gated through U27 to activate BLANK and disable NCUR. VBLANK and DISPOFF also blank the display in a similar fashion.

The last part of the video section to consider is the enhancement off circuit which allows the enhancement latches to be disabled. The Z80A sets the ENHOFF signal, output from U26, which is latched by the RECIRC signal into U17. The Q output (U17 pin 5) is gated through U27 to clear U210 while the Q' output (U17 pin 6) clears U29. The RECIRC signal goes low to take the line buffers out of the recirculate mode as they are loaded during scan line 14. This means that the ENHOFF bit is always latched at the start of a new row. The software can then change ENHOFF during an NMI service routine to disable enhancement display on the next row.

# 4.0 GLOSSARY OF SIGNAL NAMES

This section lists the signal names used on the schematic drawings, figures 1.0 and 2.0, along with a brief description of their use. Note: an 'N' prefix generally indicates an active low signal, otherwise the signal is active high; a 'T' prefix or an 'X' suffix indicate that the signal is buffered.

1.84 MHZ — The 1.84 MHz datacomm chip clock

3.68 MHZ - The 3.68 MHz Z80A clock

60 HZ - Sets the video frame rate, low = 50 Hz

ALPHA - video dot stream after dot stretch

BATT+ or BATT- - connection to the battery + (or -) terminal for CMOS backup during power off

BELL - output signal to drive the keyboard bell

BLANK - inhibits the ALPHA dot stream from being

sent to the sweep circuitry

BLINKRATE - alternates at the blinkrate for blinking

character attribute

CE - detects presence of loopback hood

CS - clear-to-send from host computer

CTS - TTL level clear-to-send

CUR - cursor output from CRTC

DISBRQ - inhibit DMA

DISPOFF - blank entire display

DM - detect modem connection

DRCX — dot rate clock

DSR - TTL level detect modem connection

ENO-EN7 - enhancement data bits from line buffer

ENHOFF - inhibit enhancements

ENNMI - clock for NMI mask latch

HBLANK - horizontal blank signal

ICH - TTL level detect datacomm test hood

INVERSE - select inverse video attribute

KEY0-KEY6 - keyboard row/column scan outputs

LBCDEL - delayed line buffer clock

LBCX - line buffer clock

LCGADEL - delayed latch character generator address

LCCAX - latch character generator address

L.VSRX - load video shift register

MD0-MD7 - RAM data outputs

MUX - selects between row and cloumn address

for dynamic RAM

NBLINK - select blink attribute

NBUSREQ - request bus control for DMA

NCAS - column address strobe for RAM

NCMOSREQ - enable CMOS for read/write

NCUR - one line cursor signal

NURSOR — cursor active without underline

NENNMI - select NMI latch

NEOLDEL - end-of-line signal

NFULLBRT - normal intensity video output

NHALFBRT - half-intensity video output

NHSYNC - horizontal synchronization

NINT - datacomm interrupt

NKEYACT - key active (depressed) on keyboard

NKEYDISP - select (clock) keyboard/display latch

NKEYSTAT - enable keystatus port

NLRCX - line rate clock

NM1 - opcode fetch machine cycle

NMODEM - select (clock) modem/display latch

NMUX - clock RAM output latch

NNMI - non-maskable interrupt (video)

NPFAIL - power fail signal from power supply

NPRINTER - printer select signal

NRAS — row address strobe for dynamic RAMs

NRESETA - power-on reset, driver A

NRESETB - power-on reset, driver B

NSELDC - datacomm port select

NSYSSTAT - system status port select

OCD1 - optional control driver 1, datacomm

OCR1 - optional control receiver 1, datacomm

PINT - printer interrupt status

PULLUP - common pullup resistor

RD - receive data, datacomm

RECIRC - line buffer recirculate enable

RESET - printer reset signal

RS - request to send, datacomm

SD - send data, datacomm

SELDC - datacomm chip select

SG - signal ground, datacomm

SHIELD - shield (earth) ground, datacomm

SMEMO-SMEMS - ROMO-ROMS chip enable

TA0-TA15 - address bits 0-15

TBUSAK - bus acknowledge, Z80A tristate

TD0-TD7 - buffered data bus

TNBUSAK - active low bus acknowledge

TNMREQ - Z80A memory request

TNRD - memory or I/O read select

TNRFSH - dynamic RAM refresh active

TNWR - memory or I/O write select

TR - terminal ready, datacomm

ULINE - select underline attribute

ULTIME - active on scan line 13, indicates scan


line for underline or cursor display


VBLANK - vertical blank signal

VSYNC - vertical synchronization signal

X0-X7 — character code address to character ROM

ZDU-ZD7 - Z80A data bus








Figure 3 RAM/Video Schematic JAN-04-82 13220-91087




FIGURE 4.0 Z80A I/O TIMING




FIGURE 5.0 Z80A ROM TIMING




FIGURE 6.0 RAM TIMING




Figure 7 Video Line Rate Timing Diagram JAN-04-82 13220-91087




FIGURE 8.0 VIDEO CHARACTER TIMING

Figure 8
Character Timing Diagram
JAN-04-82
13220-91087




Figure 9
Component Location Diagram
JAN-04-82 13220-91087

HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
02620-60087	9	1	PROCESSOR PCA - 2622A	28480	02620-60097
0160-4787 0160-4801 0180-1701 0160-3335 0180-2879	8 7 2 0 7	2 1 10 3	CAPACITOR-FXD 22PF +-5% 100VDC CER 0+-30 CAPACITOR-FXD 100PF +-5% 100VDC CER CAPACITOR-FXD 6.8UF+-20% 6VDC TA CAPACITOR-FXD 470PF +-10% 100VDC CER CAPACITOR-FXD 22UF+50-10% 25VDC AL	28480 28480 56289 28480 28480	0160-4787 0160-4801 1500685X0006A2 0160-3335 0180-2879
0160-4557 0160-4557 0160-4557 0160-4557 0160-4557	0 0 0 0	21	CAPACITOR-FXD .1UF +-20% 50VDC CER	16299 16299 16299 16299 16299	CAC04X7R104M050A CAC04X7R104M050A CAC04X7R104M050A CAC04X7R104M050A CAC04X7R104M050A
0160-4557 0160-4557 0160-4557 0160-4557 0160-4557	0 0 0		CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER	16299 16299 16299 16299 16299	CAC04X7R104M050A CAC04X7R104M050A CAC04X7R104M050A CAC04X7R104M050A CAC04X7R104M050A
0160-4557 0160-4557 0160-4557 0160-4557 0160-4557	0 0 0 0		CAPACITOR-FXD .1UF +-20% 50VDC CER	16299 16299 16299 16299 16299	CAC04X7R104H050A CAC04X7R104H050A CAC04X7R104H050A CAC04X7R104H050A CAC04X7R104H050A
0160-4557 0160-4787 0180-2879 0180-2879 0160-4557	0 8 7 7 0		CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD 22PF +-5% 100VDC CER 0+-30 CAPACITOR-FXD 22UF+50-10% 25VDC AL CAPACITOR-FXD 22UF+50-10% 25VDC AL CAPACITOR-FXD .1UF +-20% 50VDC CER	16299 28480 28480 28480 16299	CAC04X7R104M050A 0160-4787 0180-2879 0180-2879 CAC04X7R104M050A
0160-4557 0160-3335 0160-3335 0160-3335 0160-3335	0 0 0 0		CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD 470PF +-10% 100VDC CER CAPACITOR-FXD 470PF +-10% 100VDC CER CAPACITOR-FXD 470PF +-10% 100VDC CER CAPACITOR-FXD 470PF +-10% 100VDC CER	16299 28480 28480 28480 28480	CAC04X7R104H050A 0160-3335 0160-3335 0160-3335 0160-3335
0160-3335 0160-3335 0160-3335 0160-3335 0160-4801	0 0 0 0 7		CAPACITOR-FXD 470PF +-10% 100VDC CER CAPACITOR-FXD 470PF +-10% 100VDC CER CAPACITOR-FXD 470PF +-10% 100VDC CER CAPACITOR-FXD 470PF +-10% 100VDC CER CAPACITOR-FXD 100PF +-5% 100VDC CER	28480 28480 28480 28480 28480	0160-3335 0160-3335 0160-3335 0160-3335 0160-4801
0160-3335 0160-4554 0160-4554 0160-4557 0160-4554	0 7 7 0 7	52	CAPACITOR-FXD 470PF +-10% 100VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 16299 28480	0160-3335 0160-4554 0160-4554 CAC04X7R104M050A 0160-4554
0160-4554 0160-4554 0160-4554 0160-4554 0160-4554	7 7 7 7 7		CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554
0160-4554 0160-4554 0160-4554 0160-4554 0160-4554	7 7 7 7 7		CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554
0160-4554 0160-4554 0160-4554 0160-4554 0160-4554	7 7 7 7 7		CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554
0160-4554 0160-4554 0160-4554 0160-4554 0160-4554	7 7 7 7 7		CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554
0160-4554 0160-4554 0160-4554 0160-4554 0160-4554	7 7 7 7 7		CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554
0160-4554 0160-4554 0160-4554 0160-4554 0160-4554	7 7 7 7 7	:	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554
	02620-60087  0160-4787 0160-4801 0160-1701 0160-3335 0160-4557 0160-3335 0160-3335 0160-3335 0160-3335 0160-3335 0160-3335 0160-3335 0160-3335 0160-3335 0160-354 0160-4554	02620-60087 9 0160-4787 07 0160-4787 07 0180-1701 20 0160-3335 07 0160-4557 07 0160-3335 07 0160	Number D Qty  02620-60087 9 1  0160-4787 8 2 0160-4801 7 2 0160-4501 7 2 0160-33335 0 10 0160-4557 0 0 0160-4557 0 0 0160-4557 0 0 0160-4557 0 0 0160-4557 0 0 0160-4557 0 0 0160-4557 0 0 0160-4557 0 0 0160-4557 0 0 0160-4557 0 0 0160-4557 0 0 0160-4557 0 0 0160-4557 0 0 0160-4557 0 0 0160-4557 0 0 0160-4557 0 0 0160-3557 0 0 0160-3557 0 0 0160-3557 0 0 0160-3557 0 0 0160-3557 0 0 0160-3557 0 0 0160-3557 0 0 0160-3557 0 0 0160-3557 0 0 0160-3557 0 0 0160-3557 0 0 0160-3557 0 0 0160-3557 0 0 0160-3557 0 0 0160-3557 0 0 0160-3557 0 0 0160-3557 0 0 0160-3557 0 0 0160-3335 0 0 0160-3335 0 0 0160-3335 0 0 0160-3335 0 0 0160-3335 0 0 0160-3554 7 0 0160-4554 7	Number   D	Number   D

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
C94 C95 C97 C99 C101	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554	7 7 7 7 7		GAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554
C103 C105 C107 C109 C111	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554	7 7 7 7		CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554
C113 C115 C119 C121 C125	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554	7 7 7 7		CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554
C127 C129 C131 C133 C134	0160-4554 0160-4554 0160-4554 0160-4557 0160-4557	7 7 7 0		CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER	28480 28480 28480 16299 16299	0160-4554 0160-4554 0160-4554 CAC04X7R104M050A CAC04X7R104M050A
C176	0160-4554	7		CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
CR1 CR2 CR3 CR4 CR5	1902-0041 1901-0040 1901-0040 1901-0040 1901-0040	4 1 1 1	1 7	DIODE-ZNR 5.11V 5% DO-35 PD=.4W DIODE-SWITCHING 30V 50MA 2NS DO-35 DIODE-SWITCHING 30V 50MA 2NS DO-35 DIODE-SWITCHING 30V 50MA 2NS DO-35 DIODE-SWITCHING 30V 50MA 2NS DO-35	28480 28480 28480 28480 28480	1902-0041 1901-0040 1901-0040 1901-0040 1901-0040
CR6 CR7 CR8 CR9 CR10	1901-0040 1901-0050 1901-0040 1901-0040 1902-0976	1 3 1 1 4	1 3	DIODE-SWITCHING 30V 50MA 2NS DO-35 DIODE-SWITCHING 80V 200MA 2NS DO-35 DIODE-SWITCHING 30V 50MA 2NS DO-35 DIODE-SWITCHING 30V 50MA 2NS DO-35 DIODE-ZNR 14.5V PD-5W TC=+.088% IR=5UA	28480 28480 28480 28480 11961	1901-0040 1901-0050 1901-0040 1901-0040 1.5SE18C
CR11 CR12	1902-0976 1902-0976	4 4		DIODE-ZNR 14.5V PD=5W TC=+,088% IR=5UA DIODE-ZNR 14.5V PD=5W TC=+.088% IR=5UA	11961 11961	1.5SE18C 1.5SE18C
J1 J2 J3 J4 J6	1251-5500 1251-5521 1251-5520 1251-5499 1251-5546	9 4 3 5 3	1 1 1 1	CONNECTOR 26-PIN M POST TYPE CONNECTOR 9-PIN M POST TYPE CONNECTOR 7-PIN M POST TYPE CONNECTOR 16-PIN M POST TYPE CONNECTOR 34-PIN M POST TYPE	28480 28480 28480 28480 28480	1251-5500 1251-5521 1251-5520 1251-5499 1251-5546
Q1 Q2 Q3 Q4	1854-0019 1854-0467 1854-0467 1853-0036	ខេត្តស	1 2 1	TRANSISTOR NPN SI TO-18 PD=360MW TRANSISTOR NPN 2N4401 SI TO-92 PD=310MW TRANSISTOR NPN 2N4401 SI TO-92 PD=310MW TRANSISTOR PNP SI PD=310MW FT=250MHZ	28480 03508 03508 28480	1854-0019 2N4401 2N4401 1853-0036
R1 R2 R3 R4 R5	0683-1035 0683-1025 0683-4715 0683-4715 0683-4705	1 9 0 0 8	4 17 6	RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 470 5% .25W FC TC=-400/+600 RESISTOR 470 5% .25W FC TC=-400/+500 RESISTOR 47 5% .25W FC TC=-400/+500	01121 01121 01121 01121 01121	CB1035 CB1025 CB4715 CB4715 CB4705
R6 R7 R8 R9 R10	0683-4715 0683-1025 0683-4715 0683-4715 0683-1025	0 9 0 0 9		RESISTOR 470 5% .25W FC TC=-400/+600 RESISTOR 1K 5% 25W FC TC=-400/+600 RESISTOR 470 5% .25W FC TC=-400/+600 RESISTOR 470 5% .25W FC TC=-400/+600 RESISTOR 1K 5% 25W FC TC=-400/+600	01121 01121 01121 01121 01121	CB4715 CB1025 CB4715 CB4715 CB1025
R11 R12 R13 R14 R15	0683-1025 0683-1025 0683-1025 0683-1025 0683-5615	9 9 9 1	1	RESISTOR 1K 5% 25W FC TC=-400/+600 RESISTOR 560 5% .25W FC TC=-400/+600	01121 01121 01121 01121 01121	CB1025 CB1025 CB1025 CB1025 CB5615
R16 R17 R18 R19 R20	0683-4705 0683-4705 0683-4705 0683-4705 0683-4705	8 8 8 8		RESISTOR 47 5% 25W FC TC=-400/+500 RESISTOR 47 5% 25W FC TC=-400/+500	01121 01121 01121 01121 01121	CB4705 CB4705 CB4705 CB4705 CB4705 CB4705
R21 R22 R23 R24 R25	0683-4705 0683-4705 0683-4705 0683-4705 0683-4705	8888		RESISTOR 47 5% 25W FC TC=-400/+500 RESISTOR 47 5% 25W FC TC=-400/+500	01121 01121 01121 01121 01121	CB4705 CB4705 CB4705 CB4705 CB4705
R26 R27 R28 R29 R30	0683-1025 0683-1025 0683-1025 0683-1015 0683-1025	9 9 9 7 9	2	RESISTOR 1K 5% 25W FC TC=-400/+600 RESISTOR 1K 5% 25W FC TC=-400/+600 RESISTOR 1K 5% 25W FC TC=-400/+600 RESISTOR 100 5% .25W FC TC=-400/+500 RESISTOR 1K 5% 25W FC TC=-400/+600	01121 01121 01121 01121 01121	CB1025 CB1025 CB1025 CB1015 CB1025
R31 R32 R33 R34 R35	0683-1025 0683-4725 0683-1025 0683-1025 0683-1025	9 2 9 9 9	1	RESISTOR 1K 5% 25W FC TC=-400/+600 RESISTOR 4.7K 5% .25W FC TC=-400/+700 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600	01121 01121 01121 01121 01121	CB1 025 CB4725 CB1025 CB1 025 CB1 025

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
R36 R37 R38 R39 R40	0683-2205 0683-4715 0683-1515 0683-1515 0683-1015	9 0 2 2 7	1 2	RESISTOR 22 5% .25W FC TC=-400/+500 RESISTOR 470 5% .25W FC TC=-400/+600 RESISTOR 150 5% .25W FC TC=-400/+600 RESISTOR 150 5% .25W FC TC=-400/+600 RESISTOR 100 5% .25W FC TC=-400/+500	01121 01121 01121 01121 01121	CB2205 CB4715 CB1515 CB1515 CB1015
R44 R45 R46 R47 R48	0683-1035 0683-1025 0686-2215 0683-1025 0683-1035	1 9 7 9	1	RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 220 5% .5W CC TC=0+529 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 10K 5% .25W FC TC=-400/+700	01121 01121 01121 01121 01121	CB1035 CB1025 EB2215 CB1025 CB1035
R49	0683-1035	1		RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1 035
U15 U16 U17 U18 U19	1820-1917 1820-1917 1820-1112 1820-1195 1820-1449	1 1 8 7 4	2 4 1	IC BFR TTL LS LINE DRVR OCTL IC BFR TTL LS LINE DRVR OCTL IC FF TTL LS D-TYPE POS-EDGE-TRIG IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC GATE TTL S OR QUAD 2-INP	01295 01295 01295 01295 01295	SN74LS240N SN74LS240N SN74LS74AN SN74LS175N SN74LS175N SN74S32N
U23 U24 U25 U26 U27	1820-0683 1820-1216 1820-1987 1820-1997 1820-1206	6 3 5 7	3 2 1 1 2	IC INV TTL S HEX 1-INP IC DCDR TTL LS 3-TO-8-LINE 3-INP IC SHF-RGTR TTL LS COM CLEAR STOR 8-BIT IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC GATE TTL LS NOR TPL 3-INP	01295 01295 01295 01295 01295	SN74504N SN74LS138N SN74LS299N SN74LS374N SN74LS27N
U28 U29 U32 U33 U34	1820-2416 1820-1196 1820-1367 1820-1144 1820-1208	7 8 5 6 3	3 2 1 2 1	IC SHF-RGTR NMOS SERIAL-IN SERIAL-OUT IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC GATE TTL S AND QUAD 2-INP IC GATE TTL LS NDR QUAD 2-INP IC GATE TTL LS OR QUAD 2-INP	27014 01295 01295 01295 01295	MM5035P SN74LS174N SN7450BN SN74LS02N SN74LS32N
U35 U36 U37 U38 U39	1820-1196 1820-2024 1820-2075 1820-2416 1820-2416	8 3 4 7 7	5 1	IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC DRVR TTL LS LINE DRVR OCTL IC MISC TTL LS IC SHF-RGTR NMOS SERIAL-IN SERIAL-OUT IC SHF-RGTR NMOS SERIAL-IN SERIAL-OUT	01295 01295 01295 21014 27014	SN74LS174N SN74LS244N SN74LS245N MM5035P MM5035P
U41 U42 U43 U44 U46	5081-2705 5081-2705 5081-2705 5081-2705 1820-1438	3 3 3 3 1	8	16K RAM 16K RAM 16K RAM 16K RAM IC MUXR/DATA-SEL TTL LS 2-TO-1-LINE QUAD	28480 28480 28480 28480 01295	5081-2705 5081-2705 5081-2705 5081-2705 5081-2705 SN74L8257AN
U47 U48 U49 U51 U52	1820-2024 1820-2298 1820-1197 5081-2705 5081-2705	33933	1 2	IC DRVR TTL LS LINE DRVR OCTL IC-ZBOA CPU IC GATE TTL LS NAND QUAD 2-INP 16K RAM 16K RAM	01295 28480 01295 28480 28480	SN74L8244N 1820-2298 SN74LS00N 5081-2705 5081-2705
นธร บร4 บร6 บร7 บธ9	5081-2705 5081-2705 1820-1438 1820-2024 1820-1195	3 1 3 7		16K RAM 16K RAM IC MUXR/DATA-SEL TTL LS 2-TO-1-LINE QUAD IC DRVR TTL LS LINE DRVR DCTL IC FF TTL LS D-TYPE POS-EDGE-TRIG COM	28480 28480 01295 01295 01295	5081-2705 5081-2705 SN74LS257AN SN74LS244N SN74LS175N
น62 น69 ม74 ม75 ม76	1820-2102 1820-1206 1820-2024 1820-1195 1820-1216	8 1 3 7 3	1	IC LCH TTL LS D-TYPE OCTL IC GATE TTL LS NOR TPL 3-INP IC DRVR TTL LS LINE DRVR OCTL IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC DCDR TTL LS 3-TO-8-LINE 3-INP	01295 01295 01295 01295 01295	SN74L5373N SN74L527N SN74L5244N SN74L5175N SN74L5138N
U77 U78 U79 U110 U111	1820-0691 1820-0683 1820-1199 1820-0685 1820-0681	6 6 1 8 4	1 1 1 2	IC GATE TTL S AND-OR-INV IC INV TTL S HEX 1-INP IC INV TTL LS HEX 1-INP IC GATE TTL S NAND TPL 3-INP IC GATE TTL S NAND QUAD 2-INP	01295 01295 01295 01295 01295 01295	SN74S64N SN74S04N SN74LS04N SN74S10N SN74S10N
U112 U114 U210 U211 U212	1820-1197 1820-1989 1820-1432 1820-1319 1820-0683	9 7 5 7 6	1 1 2	IC GATE TTL LS NAND QUAD 2-INP IC CNTR TTL LS BIN DUAL 4-BIT IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG IC MUXR/DATA-SEL TTL S 8-TO-1-LINE 8-INP IC INV TTL S HEX 1-INP	01295 07263 01295 01295 01295	SN74LS00N 74LS393PC SN74LS163AN SN74S151N SN74S154N
U213 U214 U310 U312 U313	1820-1319 1820-0618 1820-1730 1820-1303 1820-1303	7 7 6 9 9	1 1 4	IC MUXR/DATA-SEL TTL S 8-TO-1-LINE 8-INP IC BFR TTL NON-INV HEX IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC SHF-RGTR TTL S R-S PRL-IN PRL-OUT IC SHF-RGTR TTL S R-S PRL-IN PRL-OUT	01295 01295 01295 01295 01295	SN74S151 N SN7417N SN74LS273N SN74S195N SN74S195N
U314 U410 U411 U412 U413	1820-1303 1820-1076 1820-1144 1820-2373 1820-0629	9 3 6 5 0	1 1 1	IC SHF-RGTR TTL S R-S PRL-IN PRL-OUT IC FF TTL S D-TYPE POS-EDGE-TRIG CLEAR IC GATE TTL LS NOR QUAD 2-INP IC-NAT 8367 CRT C IC FF TTL S J-K NEG-EDGE-TRIG	01295 01295 01295 21295 28480 01295	SN74S195N SN74S174N SN74LS02N 1820–2373 SN74S112N
U414 U510 U511 U514 U610	1820-1416 1820-1303 1820-2024 1820-0509 1820-1195	5 9 3 5 7	1	IC SCHMITT-TRIG TTL LS INV HEX 1-INP IC SHF-RGTR TIL S R-S PRL-IN PRL-OUT IC DRVR TTL LS LINE DRVR OCTL IC DRVR DTL LINE DRVR QUAD IC FF TTL LS D-TYPE POS-EDGE-TRIG COM	01295 01295 01295 01295 04713 01295	SN74LS14N SN74S195N SN74LS244N MC148BL SN74LS175N

Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U611 U612 U613 U614 U710	1820-1453 1820-1112 1820-2577 1820-0990 1820-1201	0 8 1 8 6	1 1 1	IC CNTR TTL S HIN SYNCHRO POS-EDGE-TRIG IC FF TTL LS D-TYPE POS-EDGE-TRIG IC-SYP 6551 ACIA IC RCUR DTL NAND LINE QUAD IC GATE TTL LS AND QUAD 2-INP	01295 01295 28480 01295 01295	SN74S163N SN74LS74AN 1820-2577 SN75189AJ SN74LS08N
U711	1820-0681	4		IC GATE TTL S NAND QUAD 2-INP	01295	SN74S00N
₩4 ₩6 ₩8 ₩10 ₩12	8159-0005 8159-0005 8159-0005 8159-0005 8159-0005	0 0 0 0	8	RESISTOR-ZERO OHMS 22 AWG LEAD DIA RESISTOR-ZERO OHMS 22 AWG LEAD DIA	28480 28480 28480 28480 28480	8159-0005 8159-0005 8159-0005 8159-0005 8159-0005
W14 W16 W18	8159-0005 8159-0005 8159-0005	0 0 0		RESISTOR-ZERO CHMS 22 AWG LEAD DIA RESISTOR-ZERO CHMS 22 AWG LEAD DIA RESISTOR-ZERO CHMS 22 AWG LEAD DIA	28480 28480 28480	8159-0005 8159-0005 8159-0005
XU28 XU38 XU39 XU41 XU42	1200-0639 1200-0639 1200-0639 1200-0607 1200-0607	8 8 8	3 8	SOCKET-IC 20-CONT DIP DIP-SLDR SOCKET-IC 20-CONT DIP DIP-SLDR SOCKET-IC 20-CONT DIP DIP-SLDR SOCKET-IC 16-CONT DIP DIP-SLDR SOCKET-IC 16-CONT DIP DIP-SLDR	28480 28480 28480 28480 28480	1200-0639 1200-0639 1200-0639 1200-0607 1200-0607
XU43 XU44 XU48 XU51 XU52	1200-0607 1200-0607 1200-0654 1200-0607 1200-0607	0 0 7 0	2	SOCKET-IC 16-CONT DIP DIP-SLDR SOCKET-IC 16-CONT DIP DIP-SLDR SOCKET-IC 40-CONT DIP DIP-SLDR SOCKET-IC 16-CONT DIP DIP-SLDR SOCKET-IC 16-CONT DIP DIP-SLDR	28480 28480 28480 28480 28480	1200-0607 1200-0607 1200-0654 1200-0607 1200-0607
XU53 XU54 XU63 XU64 XU65	1200-0607 1200-0607 1200-0541 1200-0541 1200-0541	0 0 1 1 1	7	SOCKET-IC 16-CONT DIP DIP-SLDR SOCKET-IC 16-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR	28480 28480 28480 28480 28480	1200-0607 1200-0607 1200-0541 1200-0541 1200-0541
XU66 XU67 XU68 XU73 XU311	1200-0541 1200-0541 1200-0541 1200-0612 1200-0541	1 1 7 1	1	SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 22-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR	28480 28480 28480 28480 28480	1200-0541 1200-0541 1200-0541 1200-0612 1200-0541
XU412 XU514 XU613 XU614	1200-0654 1200-0638 1200-0567 1200-0638	7 7 1 7	2	SOCKET-IC 40-CONT DIP DIP-SLDR SOCKET-IC 14-CONT DIP DIP-SLDR SOCKET-IC 28-CONT DIP DIP-SLDR SOCKET-IC 14-CONT DIP DIP-SLDR	28480 28480 28480 28480	1200-0654 1200-0638 1200-0567 1200-0638
Y1	0410-1224 0360-0124 1200-0546 1390-0104	3 6 3	1 9 1	CRYSTAL-QUARTZ 25.7715 MHZ HC-25/U-HLDR  CONNECTOR-SGL CONT PIN .04-IN-BSC-SZ RND SOCKET-XTAL 2-CONT HC-25/U DIP-SLDR FASTENER-SNAP-IN GROW PANEL THKNS	28480 28480 28480 28480	0410-1224 0360-0124 1200-0546 1390-0104
	1379-0104 1370-0281 1818-0695	3 7 5	4 4 1	FASTEMER-SNAP-IN PLER PANEL THKNS FASTEMER-SNAP-IN PLER PANEL THKNS IC CMOS 1024 (IK) STAT RAM 450-NS 3-S	28480 28480 04713	1390-0104 1390-0281 MCM145101-1P

2620	MANUFACTURERS CODE LIST	AS OF 12/01/81	PAGE 1
MFR NO.	MANUFACTURER NAME	ADDRESS	ZIP CODE
110.	THROTHE TRAIL	HDDRE.33	0.01/1
80545	NIPPON ELECTRIC CO	TOKYO J	P
00000	ANY SATISFACTORY SUPPLIER		
01121	ALLEN-BRADLEY CO	MILWAUKEE WI	53204
01295	TEXAS INSTR INC SEMICOND CMPNT DIV	DALLAS TX	75222
03508	GE CO SEMICONDUCTOR PROD DEPT	AUBURN NY	13201
04713	MOTOROLA SEMICONDUCTOR PRODUCTS	PHOENIX AZ	85008
07263	FAIRCHILD SEMICONDUCTOR DIV	MOUNTAIN VIEW CA	94042
11961	SEMICON INC	BURLINGTON MA	01803
16299	CORNING GLASS WKS COMPONENT DIV	RALEIGH NC	27604
27014	NATIONAL SEMICONDUCTOR CORP	SANTA CLARA CA	95051
28480	HEWLETT-PACKARD CO CORPORATE HQ	PALO ALTO CA	94304
3L585	RCA CORP SOLID STATE DIV	SOMERVILLE NJ	
34371	HARRIS SEMICON DIV HARRIS-INTERTYPE	MELBOURNE FL.	32901
56289	SPRAGUE ELECTRIC CO	NORTH ADAMS MA	01247