HP 13255

GENERAL PURPOSE ASYNCHRONOUS DATA COMM MODULE

Manual Part No. 13255-91143

REVISED

APR-20-78

DATA TERMINAL TECHNICAL INFORMATION





1.0 INTRODUCTION.

The General Purpose Asynchronous Data Communications Module provides a general purpose EIA RS232C or 20 mA dc current loop link from the terminal to an external device. The GP Async Data Comm PCA transmits and receives bit serial data to and from the external device through an interface cable assembly, provides parallel—to—serial and serial—to—parallel conversion, and transmits and receives bit parallel data to and from the terminal through the Backplane Assembly (data bus).

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the GP Async Data Comm Module is contained in tables 1.0 through 6.5.

Table 1.0 Physical Parameters

Number of Backplane Slots Required: 1

HP 13255

GENERAL PURPOSE ASYNCHRONOUS DATA COMM MODULE

Manual Part No. 13255-91143

REVISED

APR-20-78

NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

Copyright c 1976 by HEWLETT-PACKARD COMPANY

NOTE: This document is part of the 264XX DATA TERMINAL product series Technical Information Package (HP 13255).

1.0 INTRODUCTION.

The General Purpose Asynchronous Data Communications Module provides a general purpose EIA RS232C or 20 mA dc current loop link from the terminal to an external device. The GP Async Data Comm PCA transmits and receives bit serial data to and from the external device through an interface cable assembly, provides parallel—to—serial and serial—to—parallel conversion, and transmits and receives bit parallel data to and from the terminal through the Backplane Assembly (data bus).

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the GP Async Data Comm Module is contained in tables 1.0 through 6.5.

Table 1.0 Physical Parameters

<u>=</u> 	Part Number	 	Size (L x W x D) +/-0.100 Inches	
	02640-60143	GP Async Data Comm PCA	12.9 x 4.0 x 0.6	0.50
		Number of Backplane Slots Red	quired: 1	

Table 2.0 Reliability and Environmental Information

=	Environmental: (X) HP Class B () Other:	=
	Restrictions: Type tested at product level	
1 1 1	Failure Rate: 1.502 (percent per 1000 hours)	

Table 3.0 Power Supply and Clock Requirements - Measured (At +/-5% Unless Otherwise Specified)

+5 Volt Supply a 300 mA	 +12 Volt Supply a 40 mA	 -12 Volt Supply a 20 mA 	
115 vo	lts ac	220 vo	olts ac
NOT APPI	_ICABLE	I I NOT API	PLICABLE
	Clock Frequency:	4.915 MHz	

Table 4.0 Switch Definitions

PCA	Function
Designation	·
=======================================	
ı	
1	
A11,A10,A9,A4	Module Address Selection (see section 4.0)
!	
FCO thru FC7	Firmware Control Word - Function depends on
!	firmware application
1	Curatura Brand Base Frankla
CBE	Custom Baud Rate Enable
	Closed - The custom baud rate generator is
	enabled when the baud rate switch
!	is in the EXT position
!	Open - The custom baud rate generator is
1	disabled
 BO thru B11	Custom Baud Rate Selection (see section 4.1)
i bo thru bii	tustom baud kate selection (see section 4.1)
1	
\$0,81,82	Split Baud Rate Selection (see section 4.2)
134	134.5 Baud
	Closed - Enable 134.5 baud and 6-bit data
i	word when baud rate switch is in
	150 position
i	Open - Disable 134.5 baud
İ	
2SB	Two Stop Bits
1	Closed - Transmit and receive data with two
1	stop bits at all baud rates
1	Open - Transmit and receive data with one
1	stop bit at all baud rates except
1	110 (two stop bits)
1	
1	1

Table 4.0 Switch Definitions (Cont'd.)

=======================================	
PCA	Function
Designation	l
I NOSB	 Inhibit Secondary Channel Carrier Detect
1	Closed - Inhibit RS232 line SB
1	Open - No effect
1	l spen wo errect
THE	Transmit Handshake Enable
1	Closed = Enable transmit handshake circuit
1	Open - Disable transmit handshake circuit
1	
RHE	Receive Handshake Enable
!	Closed - Enable receive handshake circuit
i	
IAT	I Inhibit ATN
1	Closed - Disable Data Comm Interrupt from this module!
	Open - Enable Data Comm Interrupt from this module
ATN2	Enable ATN2
	Classed - Discost interpretation of ATM
	Closed - Direct interrupts to ATN2 instead of ATN
	and enable interrupt poll response on BUS6
ì	
	Open - Direct interrupts to ATN and inhibit
1	interrupt poll responses !
!	

Table 5.0 Connector Information

=======================================		
Connector	Signal	Signal
and Pin No.	Name	Description
	=======================================	
P1, Pin 1	+5v	+5 Volt Power Supply
. •		
-2	GND	Ground Common Return (Power and Signal)
		1 / 045 ***
-3	SYS CLK	4.915 MHz System Clock
-4	- - l 2 V	! →12 Volt Power Supply
-4	- (20	- 12 volt rower supply
-5	ADDRO	Negative True, Address Bit 0
	1	l l
i - 6		Not Used
i		
-7	ADDR2	Negative True, Address Bit 2
i (
-8	ADDR3	Negative True, Address Bit 3
-9	ADDR4	Negative True, Address Bit 4
-10	ADDR5	
1 - 10		I negative index address bit 3
-11	ADDR6	Negative True, Address Bit 6
i	755113	l
i - 12 i		i)
		} Not Used
-13	:	j)
		l I
-14	ADDR9	Negative True, Address Bit 9
1		
-15	ADDR10	Negative True, Address Bit 10
	400044	
-16	ADDR11	Negative True, Address Bit 11
Pin -17		! !ጌ
through	, 	} } Not Used
Pin -20		}
i		
-21	1/0	Negative True, Input Output/Memory
-22	GND	Ground Common Return (Power and Signal)
=======================================		

Table 5.0 Connector Information (Cont'd.)

=======================================		
Connector	Signal	Signal
and Pin No.		Description
•		***************************************
P1, Pin A	GND	Ground Common Return (Power and Signal)
-8		Not Used
-C	 +12V	
1	1	
-D	PWR ON	System Power On
		1
-E	BUSO	Negative True, Data Bus Bit 0
1		
- F	l BUS1	Negative True, Data Bus Bit 1
	l 	
-H	BU\$2	Negative True, Data Bus Bit 2
- J	BU\$3	Negative True, Data Bus Bit 3
1 -K	BUS4	
	, 6034 1	i negative (rue) vata bus bit 4
-L	BUS5	Negative True, Data Rus Bit 5
,	, <u> </u>	I
i – m	BUS6	Negative True, Data Bus Bit 6
İ		
I -N	BUS7	Negative True, Data Bus Bit 7
1		1
-P	WRITE	Negative True, Write/Read Type Cycle
-R	ļ	
-s	1	Not Used
1 -2	f 1	
-T	PRIOR IN	Bus Controller Priority In
	1 17107 17	l
-0	PRIOR OUT	Pus Controller Priority Out
Ì	1	
-v	İ	i)
1	l	1)
- ω	1	} Not used
!	<u> </u>	
<u>-</u> x	!]}
 	0.50	Negative Thus Request (Due Date
-Y	l REQ	Negative True, Request (Bus Data
, 	· !	• • • • • • • • • • • • • • • • • • •
, -z	ATN	Negative True, Data Comm Interrupt Request

Table 5.1 Connector Information

=======================================	=======================================	
Connector	l Signal	l Signal !
l and Pin No.	l Name	Description !
	= = = = = = = = = = = = = = = = = = =	
P2, Pin 1	I ENCL	Negative True, Current Loop Enable
- 2	INI	Negative True, Invert Current Loop
- 3	CL+12	Power Source for Current Loop
- 4	CL+	Current Loop Receiver Positive Input
- 5	CL-	Current Loop Receiver Negative Input
- 6	CLA	Current Loop Transmitter Current Sourcing Terminal
- 7	CLP	Current Loop Transmitter Current Sinking Terminal
- 8	INO	Negative True, Invert Current Loop Transmitted Data
- 9	PON	Power On Clear
-10	ISB	Negative True, Invert the Sense of SB
-11	XECL	Programmable Control Signal
-12	TTYIN	Teletype Current Loop Receiver Input
-13	l +5V	+5 Volt Supply
-14	 	Not Used
+15 	TEST	9650 Test Point

Table 5.1 Connector Information (Cont'd.)

=======================================	:============	
Connector		Signal
l and Pin No.	Name	Description
,		
P2, Pin A	A A	
-в	BA	
-c	B8	Received Data In
- D	C A	Request to Send
-E	CB	Clear to Send
-F	СС	Data Set Peady
-н	GND	Signal Ground (AB)
-J	C F	Carrier Received
-к	X8 OUT	Clock of 8 X the Transmit Baud Rate
-L	X16 OUT	Clock of 16 X the Transmit Baud Rate
- M	S C A	Secondary Channel Request To Send
-N	I SCF	Secondary Channel Carrier Detect
-P	l CD	Data Terminal Ready
-R	I СН	Rate Select
- s	X16 IN 	Clock of 16 X the Receive Baud Rate
=======================================		

Output Data Character for Transmission Not Applicable ess: (ADDR 11,10,9,4) = (A11,A10,A9,A4) Selectable (0001) = Data Comm (0101) = Printer ecifier: ADDR 5 = 1 ADDR 6 = 1 S Bit Interpretation: Data Output Bit 7 Data Output Bit 6	X	====================================
Not Applicable ess: (ADDR 11,10,9,4) = (A11,A10,A9,A4) Selectable (0001) = Data Comm (0101) = Printer ecifier: ADDR 5 = 1 ADDR 6 = 1 Selectable ADDR 5 = 1 ADDR 6 = 1	====== X X X A11 A10 A9 X X 1 A4 X X X X S B7 B6 B5 B4 B3	====================================
ess: (ADDR 11,10,9,4) = (A11,A10,A9,A4) Selectable (0001) = Data Comm (0101) = Printer ecifier: ADDR 5 = 1 ADDR 6 = 1 s Bit Interpretation: Data Output Bit 7	X	ADDR 15 ADDR 14 ADDR 13 ADDR 17 ADDR 10 ADDR 9 ADDR 8 ADDR 7 ADDR 6 ADDR 5 ADDR 5 ADDR 4 ADDR 3 ADDR 3 ADDR 2 ADDR 1 ADDR 1 ADDR 1 ADDR 0 I ===================================
ess: (ADDR 11,10,9,4) = (A11,A10,A9,A4) Selectable (0001) = Data Comm (0101) = Printer ecifier: ADDR 5 = 1 ADDR 6 = 1 s Bit Interpretation: Data Output Bit 7	X	ADDR 14 ADDR 13 ADDR 17 ADDR 10 ADDR 9 ADDR 8 ADDR 7 ADDR 6 ADDR 5 ADDR 4 ADDR 3 ADDR 3 ADDR 1 ADDR 1 ADDR 1 ADDR 1 ADDR 5 ADDR 5
ess: (ADDR 11,10,9,4) = (A11,A10,A9,A4) Selectable (0001) = Data Comm (0101) = Printer ecifier: ADDR 5 = 1 ADDR 6 = 1 s Bit Interpretation: Data Output Bit 7	X	ADDR 13 ADDR 12 ADDR 11 ADDR 10 ADDR 9 ADDR 8 ADDR 6 ADDR 5 ADDR 4 ADDR 3 ADDR 2 ADDR 1 ADDR 1 ADDR 0 ===================================
Selectable (0001) = Data Comm (0101) = Printer ecifier: ADDR 5 = 1 ADDR 6 = 1 Selectable (0001) = Data Comm (0101) = Printer	X A11 A10 A9 X X 1 A4 X X X X B7 B6 B5 B4 B3	ADDR 12 ADDR 11 ADDR 10 ADDR 9 ADDR 8 ADDR 6 ADDR 6 ADDR 5 ADDR 4 ADDR 3 ADDR 2 ADDR 1 ADDR 0 ===================================
Selectable (0001) = Data Comm (0101) = Printer ecifier: ADDR 5 = 1 ADDR 6 = 1 Selectable (0001) = Data Comm (0101) = Printer	A11 A10 A9 X X 1 A4 X X X X B7 B6 B5 B4 B3	ADDR 11 ADDR 10 ADDR 9 ADDR 8 ADDR 7 ADDR 6 ADDR 5 ADDR 4 ADDR 3 ADDR 2 ADDR 1 ADDR 0 ====================================
(0101) = Printer ecifier: ADDR 5 = 1 ADDR 6 = 1 s Bit Interpretation: Data Output Bit 7	A10 A9 X X 1 A4 X X X X B7 B6 B5 B4 B3	ADDR 10 ADDR 9 ADDR 8 ADDR 7 ADDR 6 ADDR 5 ADDR 4 ADDR 3 ADDR 2 ADDR 1 ADDR 0 ===================================
ecifier: ADDR 5 = 1 ADDR 6 = 1 s Bit Interpretation: Data Output Bit 7	A9	ADDR 9
ADDR 6 = 1 S Bit Interpretation: Data Output Bit 7	X	ADDR 8
ADDR 6 = 1 S Bit Interpretation: Data Output Bit 7	X	ADDR 7
s Bit Interpretation: Data Output Bit 7	1 A4 X X X X ====== B7 B6 B5 B4 B3	ADDR 6 ADDR 5 ADDR 4 ADDR 3 ADDR 2 ADDR 1 ADDR 0 ====================================
Data Output Bit 7	1 A4 X X X X ====== B7 B6 B5 B4 B3	ADDR 5
Data Output Bit 7	A4 X X X ====== B7 B6 B5 B4 B3	ADDR 4 ADDR 3 ADDR 2 ADDR 1 ADDR 0 ====================================
Data Output Bit 7	X X X ====== B7 B6 B5 B4 B3	ADDR 3 ADDR 2 ADDR 1 ADDR 0 ====================================
Data Output Bit 7	X X X ====== B7 B6 B5 B4 B3	ADDR 2 ADDR 1 ADDR 0 ========= BUS 7 BUS 6 BUS 5 BUS 4
Data Output Bit 7	X X ====== B7 B6 B5 B4 B3	ADDR 1 I ADDR 0 I========= I BUS 7 I BUS 6 I BUS 5 I BUS 4
Data Output Bit 7	X ====== B7 B6 B5 B4 B3	I ADDR 0 ====================================
	====== B7 B6 B5 B4 B3	BUS 7 BUS 6 BUS 5 BUS 5
	B7 B6 B5 B4 B3	I 8US 7 I 8US 6 I 6US 5 I 8US 4
Data Output Bit 6	86 85 84 83	1 BUS 6 1 BUS 5 1 BUS 4
Data Output Bit 6	85 84 83	1 BUS 5
Data Output Bit 6	84 83	l 8US 4
Data Output Bit 6	1 83	
		1 046 7
	-	1 BUS 3
	1 82	I BUS 2
	I B1	I BUS 1
Data Output Bit 5	i 80	I BUS O
	======	
	1= ogic:	al 1=Bus Low
		al O=Bus Hig
Data Output Bit 4	IX=Don't	
Data Output Bit 3		
ato ocepat by to b		
Data Output Bit 2		
vata vatpat oft t		
Nata Output Bit 1		
sold output oft i		
	Data Output Bit 1	

Table 6.1 Module Bus Pin Assignments

	=======================================	
Function Performed: Read Firmware Control Word	l Value	
(FC Switches)		========
Dall Dian Not Amelicable	l X	ADDR 15
Poll Bit: Not Applicable	i x	ADDR 14 ADDR 13
Module Address: (ADDR 11,10,9,4) = (A11,A10,A9,A4)	i x	I ADDR 12 I
Switch Selectable (0001) = Data Comm	i aîı	ADDR 12
(0101) = Printer	I A10	ADDR 10
	I A9	ADDR 9
Function Specifier: ADDR 5 = 0	i x	ADDR 8
ADDR 6 = 1	i x	ADDR 7
	i 1	ADDR 6
Data Bus Bit Interpretation:	0	ADDR 5
	1 A4	ADDR 4
B7 Switch FC7	j X	ADDR 3
<pre>0 = Switch Closed</pre>	l X	ADDR 2
1 = Switch Open	1 X	ADDR 1
	l X	I ADDR () I
B6 Switch FC6	======	=======================================
0 = Switch Closed	B7	BUS 7
1 = Switch Open	1 B6	BUS 6
DE Cuitant FOE	85	BUS 5
B5 Switch FC5 0 = Switch Closed	1 84 1 83	BUS 4
1 = Switch Closed 1 = Switch Open	1 82	BUS 3 BUS 2
i = Switch Open	1 B2	1 8US 1
B4 Switch FC4	1 80	BUS 0
0 = Switch Closed	•	, 500 0
1 = Switch Open		al 1=Bus Low
		al O=Bus High
B3 Switch FC3	X=Don't	
0 = Switch Closed	=======	=========
1 = Switch Open		İ
		(
B2 Switch FC2		-
O = Switch Closed		I
1 = Switch Open		
na		
B1 Switch FC1		
0 = Switch Closed		
1 = Switch Open		
80 Switch FCO		Ì
0 = Switch Closed		
1 = Switch Open		
	=========	, ::::::::::::::::::::::::::::::::::::

Table 6.2 Module Bus Pin Assignments

Functi Perfor	on med: Input Module Status Byte	 Value	
		======	•
n . () =		l X	ADDR
POLL B	it: Bit 6 (When ATN2 switch is closed)	į X	ADDR
ا تہ مہ	A 1 1 2 2 2 2 4 4 5 5 6 4 4 5 6 6 4 5 6 6 6 6 6 6 6 6	į X	I ADDR
module	Address: $(ADDR 11,10,9,4) = (A11,A10,A9,A4)$	l X	I ADDR
	Switch Selectable (0001) = Data Comm	I A11	ADDR
	(0101) = Printer	A10	ADDR
E	on Charitians ADDD E = 1	A9	I ADDR I ADDR
runcti	on Specifier: ADDR 5 = 1 ADDR 6 = 0	i X	ADDR ADDR
	AO = 0 Read Standard Status	i ô	I ADDR
	AO = 1 Read Alternate Status	1 1	ADDR
	AU - I Read Atternate Status	l A4	I ADDR
n -	a Bus Bit Interpretation:	i X	ADDR ADDR
va	Alternate status is the same as the	i Â	ADDR
	standard status unless noted otherwise	l â	I ADDR
	Standard Status unites noted otherwise	i aô	I ADDR
	(Alternate)	======	-
87 N	ot Used 0 = CC on	1 87	BUS 7
-, 19	1 = CC off	l 86	BU\$ 6
	1 - 40 011	85	BUS 5
36 0	= \$8 0n	1 84	BUS 4
-	= SB Off	I B3	BUS 3
•		82	BUS 2
		i B1	BUS 1
35 0	= CB On	i B0	BUS O
	= CB Off		
		1=Logica	al 1=Bus
			et 0≖Bus
34 0	= CF On	X=Don't	
1	= CF Off	=======	
B 3 0	= No Parity Error		
	= Parity Error		
B2 0	= No Overrun Error		
1	= Overrun Error		
B1 0	= Transmit Holding Register Full 0 = 1	(Alternate ransmission	•
		rogress	•
·		ransmissio	Complet
BO 0	= Receiver Register Empty		
	= Receiver Register Full		

Table 6.3 Module Bus Pin Assignments

Function			•	Bus
Performed	: Read Received Data Char	acter	Value	•
			•	=======================================
			l X	ADDR 15
Poll Bit:	Not Applicable		i X	ADDR 14
	10000 44 40 0 40		! X	ADDR 13
	dress: (ADDR 11,10,9,4) =		X	ADDR 12
5		: Data Comm : Printer	A11 A10	ADDR 11 ADDR 10
	(0101)	Frinter	1 49	ADDR 10
Eunstion	Specifier: ADDR 5 = 0		M 7	ADDR 8
runction	ADDR 6 = 0		i ŝ	ADDR 7
	ADDR 0 - 0		Ô	ADDR 6
			i	ADDR 5
			1 A4	ADDR 4
			i x	ADDR 3
			i x	ADDR 2
Data	Bus Bit Interpretation:		i x	ADDR 1
			j x	ADDR O
B7	Data Input Bit 7		======	========
			1 87	BUS 7
			1 86	BUS 6
			l 85	BUS 5
86	Data Input Bit 6		l 84	BUS 4
			1 83	l Bus 3
			1 85	l eus 2
			I B1	l BUS 1
B5	Data Input Bit 5		1 80	BUS 0
				al 1≖Bus Lov
				al O=Bus Hig
84	Data Input Bit 4		X=Don't	
в3	Data Input Bit 3			
6.0	bata input sit 3			
B2	Data Input Bit 2			
-				
B1	Data Input Bit 1			
	•			
B0	Data Input Bit O			

Table 6.4 Module Bus Pin Assignments

Function	
•	Bus
	itue Signat
1	X I ADDR 15 I
Poll Bit: Not Applicable	X ADDR 14
	X ADDR 13
	X ADDR 12
	11 ADDR 11
	10 ADDR 10
	9 ADDR 9
· · · · · · · · · · · · · · · · · · ·	X ADDR 8
•	X ADDR 7
,	1 ADDR 6
i i	O I ADDR 5 I
i a	4 ADDR 4
·	X ADDR 3
·	X ADDR 2
Data Bus Bit Interpretation:	X I ADDR 1 I
	X I ADDR O
87 0 = CH On ===	
1 = CH Off B	7 BUS 7
8	16 BUS 6
	5 Bu\$ 5
B6 $0 = No Break$	4 1 BUS 4
1 = Break B	3 BUS 3
I B	2 BUS 2
B	1 BUS 1
· · · · · · · · · · · · · · · · · · ·	0 1 BUS 0 1
	ogical 1=Pus Low
	ogical O=Bus High!
· · · · · · · · · · · · · · · · · · ·	on't Care
1 = Even Parity ====	
	ı,
RECEIVE BAUD RATE	1
	ļ.
Ext Clk 110 150 300 1200 2400 4800 9600	!
B3 0 0 0 0 1 1 1 1	1
B2	<u> </u>
B2 0 0 1 1 0 0 1 1	!
B1	1
	į
	i
BO 0 = CA on	i
1 = CA off	i
:====================================	,

Table 6.5 Module Bus Pin Assignments

Function Performed: Input instruction to Set/Reset Data	 Value	_
Terminal Ready (CD) and Set/Reset External Control signal (XECL)		ADDR 15
Poll Bit: Not Applicable	X	ADDR 13 ADDR 13
Module Address: (ADDR 11/10/9/4) = (A11/A10/A9/A4) Switch Selectable (0001) = Data Comm (0101) = Printer	A11 A10 A9	ADDR 12 ADDR 10 ADDR 5 ADDR 8
Function Specifier: ADDR 5 = 1 ADDR 6 = 1	i x	ADDR 7
A2 = 0, XECL = Low A2 = 1, XECL = High	1 A4 A3	ADDR S ADDR 4 ADDR 3
A3 = 0, CD On A3 = 1, CD Off	A2 X X	ADDR ADDR ADDR
Data Bus Bit Interpretation: Not Applicable	====== B7 B6	BUS 7 BUS 6
	B5 B4 B3	BUS 5 BUS 4 BUS 3
	B2 B1 B0	BUS 2 BUS 1 BUS 0
	1=Logica 0=Logica X=Don't	
		:=======

3.0 FUNCTIONAL DESCRIPTION. Refer to the block diagram (figure 1), schematic diagram (figure 2), component location diagram (figure 3), current loop configurations (figure 4), and parts list (02640-60143) located in the appendix.

The functional description of this module is detailed in blocks as shown on the block diagram.

- 3.1 UART. The UART is an MOS/LSI device used for interfacing a serial asynchronous data path to a parallel data path. The baud rate, number of stop bits, and parity configuration of the received and transmitted serial characters can be programmed. (for details of the UART, consult Western Digital's TR1602B specification sheet.)
- 3.1.1 Transmitted and received characters can have 6, 7, or 8 data bits (excluding parity). All characters have one start bit. Characters have one stop bit unless 110 baud is selected or the 2SB Switch is closed, in which case two stop bits are used. Six or seven-bit data words can have even or odd parity. Eight-bit data words have no parity.
- 3.1.2 When the 134 Switch is closed and control register bits 3, 2, and 1 are "010", then 134.5 baud, six data bits, one start bit, and one stop bit are selected.
- 3.2 I/O INSTRUCTION DECODER.
- 3.2.1 The I/O instruction decoder is a circuit which decodes terminal data bus signals into hardware control signals on the PCA. It consists of a module address decoder (U16) and a 3-to-8 decoder (U46). The module address decoder is composed of four exclusive OR gates which can be programmed with switches. When the proper module address is present on

ADDR11, ADDR10, ADDR9, and ADDR4, an enable signal is provided to the 3-to-8 decoder.

3.2.2 The 3-to-8 decoder provides control signals to the other functional blocks. Address lines ADDRO, ADDR2, ADDR3, ADDR5, ADDR6, and WRITE and I/O are decoded and strobed by REQ to realize control pulses. The following control signals are activated as shown whenever the proper module address is selected.

1/0	WRITE	ADDRO	ADDR2	ADDR3	ADDR5	ADDR6	REQ	
0	0	X	X	X	1	0	+	Load control regis- ter from data bus.
0	0	x	×	x	0	0	+	Load character into transmit half of UART.
0	1	×	x	×	1	0	0	Gate firmware control word onto data bus.
0	1	1	X	X	0	1	0	Gate status word onto data bus.
0	1	0	X	X	0	1	0	Gate modified status word onto data bus.
O	1	X	X	X	1	1	0	Gate received data from UART to data bus. Reset UART's Data Ready flip-flop
0	1	x	0	×	0	0	+	Set XECL high
0	1	x	1	x	0	0	+	Set XECL low
0	1	X	x	0	0	0	+	Turn CD off
0	1	x	X	1	0	0	+	Turn CD on

X = Don't Care
+ = Rising Edge

3.2.3 The instruction decoder also recognizes interrupt polls. If the ATN2 switch is closed, an interrupt is active, and the processor does a read

with POLL low, and Bit 6 on the data bus will be pulled low.

- 3.3 CONTROL REGISTER.
- 3.3.1 The control register is a 6-bit latch that contains the control state of the PCA. The control bits set the parity, baud rate, and RS232C control signals.
- The register is composed of six D-type flip-flops (U61). Data is latched in this register from the data bus. The register's output controls the RS232C control lines and programs the UART and baud rate generator. When latched in the control register, BUS1, BUS2, and BUS3 program the baud rate generator receive multiplexer. The control register of the UART is also loaded when U61 is loaded. BUS4 and BUS5, in conjunction with the 134 and 2SB Switches, control the PI, SBS, WLS2, WLS1, and EPE signal inputs to the UART.
- 3.4 BAUD RATE GENERATOR.
- 3.4.1 The baud rate generator provides the timing for data reception and control. It consists of two parts—a standard baud rate generator and a custom baud rate generator.
- The standard baud rate generator is composed of three 4-bit binary counters (U34, U35, and U36) and associated presetting logic. The standard baud rates are derived by dividing the bus System Clock to a rate of 16 times the desired baud rate. The standard baud rates are: 110 baud (1.76 kHz), 150 baud (2.4 kHz), 300 baud (4.8 kHz), 1200 baud (19.2 kHz), 2400 baud (38.4 kHz), 4800 baud (76.8 kHz), and 9600 baud (153.6 kHz). The counter preset function is only used when 110 or 134.5 baud is selected.

The select inputs of the receive baud rate multiplexer (U27) are driven by the control register. The proper X16 clock rate is selected to drive the UART receiver. The receive baud rates are selected as follows:

	NTR GIS						
3	2	1	RECEIVE	BAU	RA1	re 	
1	1	1	9600				
1	1	0	4800				
1	0	1	2400				
1	0	0	1200				
0	1	1	300				
0	1	0	150 134.5			Switch Switch	Open) Closed)
0	0	1	110				
0	0	0	External Clock Custom Baud Rate				•

The custom baud rate generator also consists of three 4-bit binary counters (U14, U24, and U25). These counters are programmed with 12 switches to produce the desired baud rate. The counters get preset when the TC (Pin 15) output of all three counters is true. The TC output of the last counter is gated with the bus System Clock to prevent glitching and routed through a D-type flip-flop to square the signal.

The transmit baud rate multiplexer (U26) is programmed with the splitrate (SO, S1, and S2) Switches and selects a frequency to clock the UART at the desired baud rate. The transmit baud rates are selected as follows:

\$2	S 1	S 0	TRANSMIT BAUD RATE
SC	S C	S C	Custom Baud Rate
80	SO	SC	4800
S O	SC	S 0	2400
S O	S.C	SC	1200
SC	S 0	S O	300
SC	SO	S C	150
S C	SC	S 0	9600
S 0	S 0	S 0	Selected Receive Baud Rate

SC = Switch Closed SO = Switch Open

- 3.5 TRANSMIT HANDSHAKE.
- 3.5.1 The transmit handshake circuit provides the capability of handshaking transmitted data with an RS232C control line. When the transmit handshake circuit is enabled (THE Switch closed), the device receiving the transmission has the capability of signaling a "busy" condition on the CB or SB control lines and thus temporarily stopping data transmission. Transmission is halted by turning off the Transmit Clock (TRC) to the UART.
- 3.5.2 This circuit is a 2-state, synchronous machine that is clocked at 16 times the transmit baud rate. CB and SB must be stable at the middle of the last sixteenth of the last stop bit of a character with at least 150 nanoseconds of setup time. The Off state of CB signals a "busy"

condition. The On state of SB signals a "busy" condition unless ISB (P2, Pin 10) is grounded, in which case the Off state of SB signals a "busy" condition. If a "busy" signal appears on CB, SB, or both, then the transmission will be held off.

- 3.6 RECEIVE HANDSHAKE.
- 3.6.1 The receive handshake circuit provides the capability of handshaking received data with an RS232C control line.

- 3.6.2 When the receive handshake circuit is enabled (RHE Switch closed), CD is driven by the DR output of the UART. When DR is active (a character is in the receiver holding register of the UART), CD is turned off. CD is turned off at the nominal center of the first stop bit of each receive character. When the character is read by the processor (DR cleared), CD is turned on. It should be noted that the mandatory disconnect feature (ESCf) cannot be used when the receive handshake circuit is enabled.
- 3.6.3 To use the receive handshake function, the IAT (Inhibit ATN) Switch must be closed. The PCA will not generate interrupts and must be scanned for received data.
- 3.7 STATUS.
- 3.7.1 The status circuit is used to gate RS232C control signal information (CF, CB, and SB) and UART status signals (DR, THRE, DE, and PE) to the terminal data bus. When the proper address is decoded, this circuit

gates seven bits of status information onto the data bus while KEQ is low. (Refer to table 6.2 for detailed explanation of data bit interpretation.)

3.8 FIRMWARE CONTROL WORD. The firmware control word circuit consists of drivers that gate an 8-bit firmware control word to the terminal data bus when enabled by the I/O instruction decoder. When the proper address is decoded, Switch FCO through FC7 information is gated onto the

data bus while REQ is low. A closed switch produces a logic 0 on the data bus and an open switch generates a logic 1.

- 3.9 CURRENT LOOP. The current loop circuits (In and Out) provide the capability of transmitting and receiving data in a 20-mA dc current loop. (Refer to figure 4 for current loop configurations.)
- 3.9.1 The current loop receiver (In) is enabled when ENCL (P2, Pin 1) is low (grounded). The receiver can be configured as a floating, passive receiver or as a non-floating, active receiver.

- 3.9.1.1 In the floating configuration, the transmitter sources current. The current path is into the CL+ (P2, Pin 4) terminal and out the CL- (P2, Pin 5) terminal. When a teletype is the transmitter, the TTY IN (P2, Pin 12) input should be used instead of the CL+ input. In the non-floating configuration, CL+12 (P2, Pin 3) and CL+ are connected, and CL- is connected to ground. (A passive transmitter should be used with this configuration.) The current path is from +12V into CL+ and out of CL- to ground. The transmitter can then short the CL+ and CL- terminals and make the path from +12V to ground directly.
- 3.9.1.2 The output current of the 5082-4352 opto-isolator (U11) is converted to a voltage with a 2.2k resistor and sensed with a 74LS132 (U19). From a distortion standpoint, the ideal 0-to-20 mA or 20 mA to 0 transition sense level is 10 mA. However, noise considerations dictate that some hysteresis should be incorporated into the design. The current transfer ratio of the opto-isolator and the thresholds of the 74LS132 are the primary factors in determining the current thresholds of the receiver. The 0-to-20 mA transition is sensed between 8.2 mA and 13.4 mA. The 20 mA to 0 transition is sensed between 7.4 mA and 9.4 mA. There is always at least 0.82 mA of hysteresis in the receiver.
- 3.9.1.3 Current flowing in the receiver is interpreted as a mark. By grounding INI (P2, Pin 2), current flowing in the receiver can be interpreted as a space.
- 3.9.2 The current loop transmitter (Out) consists of a 20-mA dc current source and a 20-mA dc current sink.
- 3.9.2.1 The transmitter circuits are switched on and off to provide a high output impedance 20-mA dc current loop transmitter. The CLA line (P2, Pin 6) will source 20 mA when on. The current path is from the +12V supply out the CLA pin, and into the receiver. The return path is ground. The CLP line (P2, Pin 7) will sink 20 mA dc when on. The current path is from the receiver into the CLP pin, and into the -12V supply. The return path is ground. This transmitter will source current into +7.5V to -12V (referenced to ground) or sink current from +12V to -7.5V (referenced to ground).

- 3.9.2.2 The first stage of the transmitter consists of an NPN (2N4401) and a PNP (2N4403) transistor Q2 and Q1, respectively. This circuit shifts the data from TTL levels to the 12V levels required to turn the 20 mA current controllers on and off. The second stage controls the sourced and sunk current when on, and presents a high impedance to the line when off. The CLA and CLP output pins are protected with series diodes. The output current is controlled by impressing a constant voltage across the 0.15K and 0.10K resistors that are in series with the output. This voltage is maintained by the 1.5K, 8.2K, 1.5K voltage divider. When the transmitter is on, 24V is impressed across these resistors. The two diodes in series with these resistors are used to reduce current variations due to temperature changes.
- 3.9.2.3 A mark is transmitted as current in the line. By grounding INO (P2, Pin 8), a space can be transmitted as current in the line.

3.9.3 Current Loop Specifications.

Passive Receiver, Floating	Min	Max 	Units
Marking Current Spacing Current Voltage Drop, Marking	15.0 0.0 1.4	25.00 5.00 1.80	mA mA volts
Active Receiver, Non-floating			
Marking Current Spacing Current Open Circuit Voltage	0.0 20.0 1.4	10.00 25.00 1.80	mA mA volts
Active Transmitter			
Marking Current Sourced Marking Current Sunk Spacing Current Receiver Voltage (receiver sourcing) (receiver sinking)	17.0 25.0 0.0 - 7.5	25.00 35.00 0.01 12.00 7.50	mA mA mA volts

4.0 MODULE ADDRESS STRAPPING.

The module address is a unique 4-bit value (2 octal digits) used to address a particular module on the terminal data bus. The GP Async Data Comm PCA can be straped to respond to any module address from 00 17. To determine the configuration of the A4, A11, A10, and A9 Switches, the following is required:

a) Convert the octal address to a binary address as shown below.

		Switch								
		A 4	A 1 1	A10	A 9					
Module Address	12	1	0	1	0					
	3	0	0	1	1					

b) Close a switch wherever a "0" appears in the binary module address.

The data comm driver uses module address 10 and the RS232C printer driver uses module address 12.

4.1 CUSTOM BAUD RATE STRAPPING.

The custom baud rate generator provides a clock that is 16 times the desired baud rate. The range of baud rates is from 37.5 to 2400 baud (within 1.0 percent). In addition, certain rates from 2400 to 19.2K baud are also provided.

The baud rate switches are configured as follows. (The example configuration is for 110 baud selection.)

a) Divide 153600 by the desired baud rate.

153600/110 = 1396.36

b) Round the quotient to the nearest integer.

1396.36 becomes 1396

c) Subtract one from the rounded quotient.

1396-1 = 1395

d) Convert the decimal number to a 12-bit binary number.

SWITCH	MSB B11	B10	B 9	88	87	В6	B 5	84	в3	82	в1	L\$8 B0	
1395	0	1	0	1	0	1	1	1	O	0	1	1	

- e) Close a switch in every position that has a "1". The remaining switches are left open.
- f) To calculate the actual generated baud rate, divide 153600 by the result of step b, above.

153600/1396 = 110.03

(Note: The actual rate may not be exactly equal to the desired rate.)

To clock the receive half of the UART with a custom baud rate, the CBE Switch must be closed and bits, 1, 2, and 3 of the control register must be "O" (External Clock).

4.2 SPLIT BAUD RATE STRAPPING.

Baud rate selection is controlled by bits 1, 2, and 3 of the control register and the SO-S2 Switches. Bits 1, 2, and 3 of the control register, in conjunction with the 134 and CBE switches, determine the receive baud rate. If the SO-S2 Switches are all open the transmit baud rate will always be equal to the receive baud rate. The following chart shows the available split rates and corresponding switch configurations.

TRANSMIT BAUD RATE

			E X T	C U S T O M	1 1 0	1 5 0	3 0 0	1 2 0 0	2 4 0 0	4 8 0 0	9 6 0	1 3 4 •	B I I 3	B I T 2	B I T 1	
		EXT	X	X	X	X	X	X	X	X	X		0	O	0	
		CUSTOM		X		X	X	x	X	X	X		0	0	ō	CBE Switch Closed
	В	110		X	X								()	0	1	
R	A	150		X		X	X	X	X	X	X		Ü	1	0	
Ε	U	300		X		X	X	X	X	X	X		0	1	1	
C	D	1200		X		X	X	X	X	X	Х		1	0	0	
Ε		2400		X		X	X	X	X	X	X		1	0	1	
I	R	4800		X		X	X	X	X	X	X		1	1	0	
٧	A	9600		X		X	X	X	X	X	X		1	1	1	
E	T	134.5		X								X	0	1	0	134 Switch
	E															Closed
		S 2	\$0	SC	\$0	SC	SC	\$0	S 0	S 0	SC	S 0				
		S 1	\$0	SC	80	S 0	S 0	SC	SC	S 0	SÇ	S 0				
		\$0	\$0	S C	\$0	SC	80	SC	80	SC	\$0	S 0				

X = Available Split Rate

SC = Switch Closed

SO = Switch Open

Note: a) If all SO-S2 Switches are open, the transmit baud rate will equal the receive baud rate.

- b) The 134 Switch must be closed to get 134.5 baud.
- c) The CBE Switch must be closed to get a custom baud rate.




Figure 1
GP Asynchronous Data Comm Block Diagram
APR-20-78
13255-91143




Figure 2

GP Asynchronous Data Comm PCA Schematic Diagram

APR-20-78

13255-91143