




#### **Single Precision Data Word Format**




#### **Double Precision Data Word Format**



## 1443 Printer Core Storage Word Format



#### **One-Word Instruction Format**



#### **Two-Word Instruction Format**

Area Codes

0	4	5		8	9	10	15	5 0 15
Or	,	F	T	I,	B	Cond	itions	Address
نسيا		1		12	2		1 1 1	<del></del>

### 1443 Character Coding

W٥	rd 1	Wo	rd 2	Wo	Word 3		Word 4		Word 5		Word 6		Word 7	
ī	В	м		1	4	4	3		Р	R	1	Ν	Ţ	
		****												
0 0	1 1	1 0	0 1	0 0	1 1	0 0	10	1						
0	2 3	4 5	6 7	8 9	10 11	12 13	14 15							

# 1816 Keyboard and 1442

									d l									IBM
		_		_	_	_		-	noç		_	_						Card
Key	Hex	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	Code
*	4220	0	1	0	0	0	0	1	0	0	0	1	0	0	0	0	0	11,8,4
0	3000	0	0	1	0	00	0	00	00	00	00	0	0	0	0	00	0	0,1
1	2000 1000	00	0	0	۲	٥	0	0	0	0	9	0	ö	0	0	0	0	1
2	0800	ō	ō	ŏ	ö	ĭ	ō	ō	ō	0	ō	0	0	ō	ō	ō	0	2
3	0400	ō	ō	ō	0	ō	ì	0	ō	0	0	0	0	0	ō	ō	0	3
4	0200	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	4
5	0100	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	5
6	0080	0	ó	ŏ	0	0	0	0	0	1	0	0	0	ō	ŏ	ő	0	7
7 8	0040	90	00	0	0	0	00	00	0	0	0	0	00	0	0	0	0	8
9	0010	ŏ	0	ō	0	0	ö	ŏ	ō	ō	ō	o	1	0	ŏ	0	0	9
\$	4420	0	ì	ō	ō	ō	1	ō	ō	ō	0	Ť	0	0	0	ō	ō	11,8,3
	8420	1	0	0	0	0	ī	0	0	0	0	1	0	0	0	0	0	12,8,3
,	2420	0	0	1	0	0	1	0	0	0	0	1	0	0	0	0	0	0,8,3
EOF	0008	ŏ	0	ŏ	0	0	0	ŏ	ŏ	0	0	0	0	1	0	0	0	None
ER CHR ER FLD	0004	0	0	0	0	00	0	0	0	0	00	0	0	0	0	1	0	None None
=	00A0	0	0	6	0	0	0	0	0	1	0	1	0	0	0	0	0	6,8
1	0120	ŏ	0	ö	ō	ō	ō	ō	1	Ö	ŏ	i	0	0	ō	0	ō	5,8
(	8120	1	0	0	0	0	ō	0	1	0	0	ì	0	0	0	0	0	12.5.8
)	4120	0	1	0	0	0	0	0	1	0	0	1	0	0	0	0	0	11,5,8
+	80A0	1	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	12,8,6
-	4000	0	1	0	0	0	0	0	0	0	0	0	0	0	00	000	0	11
A B	9000 8800	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	12,1
<u>-</u>	8400	i	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	12,3
Ď D	8200	Ι'n	0	ō	ō	ō	ö	ĭ	ō	ŏ	ō	0	0	ō	ŏ	0	0	12,4
E	8100	1	0	0	0	0	0	0	1	0	0	0		0	0	0		12,5
F	8080	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	12,6
G	8040	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	12,7
Н	8020	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	12,8
1	8010 5000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	12,9
K	4800	0	i	0	ò	ĭ	0	ō	0	0	ŏ	0	Ö	0	0	0	0	11,2
Ĺ	4400	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	11,3
M	4200	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	11,4
N	4100	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0		11,5
0	4080	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	11,6
P Q	4040 4020	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0		11,7
R	4010	0	1	0	0	0	0	0	0	0	0	6	1	0	0	6	0	11,9
5	2800	ŏ	Ö	ī	0	1	ō	ō	ō	ō	ō	ō	Ö	0	ō	ŏ	ō	0,2
T	2400	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0,3
U	2200	0	0	1	0	0	0	1	0	0	0			0	0	0	0	0,4
٧	2100	0	0	1	0	0	0	0	1	0	0		0	0	0	0		0,5
W X	2080	0	0	1	0	0	0	0	0	0	0	0	_	0	0	0	0	0,6
X Y	2020	0	0	+	0	0	0	0	0	0	0		0	0	0	0		0,7
Z	2010	0	0	Τ̈́	ö	ŏ	ō	10	ō	0	0			0	ö	0		0,9
Space	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Blank
¢	8820	1	0	0	0	1	0	0	0	0	0		0	0	0	0		12,8,2
<	8220	1	0	0	0	0	0	1	0	0	0		0	0	0	0		12,8,4
<u>.</u>	8060	1	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	12,8,
&	8000 4820	0	0	0	0	0	0	0	0	0	0		0	0	0	0	-	12
· -	40A0		1	0	0	0	- 6	6	0	1	0		0		0	0		11,8,
<u>-</u>	4060	0	ti	0	0	0	0	0	0	0	1	. 1	10	0	0	0		11,8,
%	2220	10	Ö	+ +	Ö	0	<u>, o</u>	++	<u>, 0</u>	10	to	1	10	10	0	O	10	5,8,4
	2120	0	0	1	0	0	0	0	1	0	0		0	0	0	0		0,8,5
>	20A0		0	1	0	0	0	0	0	11	0		0		0			0,8,6
?	2060	0	0	1	0	0	0	0	0	0	1	1	0		0			0,8,7
<del>;</del> —	0820		0	0	0	0	0	0	0	0	0		0		0			8,2
<u>a</u>	0220	0	0	0	0	0	0	1	0	6	0		10		0			8,3
=	0060	10	10	10	0	0	10	0	0	0	1	+	+6		0			8,7
0-8-2	2820		0	Ĭ	ŏ	Ť	10	10		10	Ċ		10			0		0,8,2

I/O Device	Area (	Code
I/O Device	(Binary)	(Hex)
Console Operations	(00000)	0
1816/1053 Printers (first 4)	(00001)	1
1442 Card Read Punch (first)	(00010)	2
1054/1055 Paper Tape Units	(00011)	3
1810 Disk Storage (A1) (B1)	(00100)	4
1810 Disk Storage (A2) (B2)	(01000)	8
1810 Disk Storage (A3) (B3)	(01001)	9
1627 Plotter	(00101)	5
1443 Printer	(00110)	6
Analog Input	(01010)	Α
Digital Input (Digital and		
Pulse Count)	(01011)	В
Digital and Analog Output	ŀ	
(DO, ECO, RO, AO)	(01100)	C
System/360 Adapter	(01 101)	D
2401/2402 Magnetic Tape Units	(01110),	Ε
1816/1053 Printers (second 4)	(01111)	F
1442 Card Read Punch (second)	(10001)	11
Analog Input Expander	(10000)	10

Char	Hex	v	╙	<u> </u>	3	4	)	Lº.	<u> </u>		arac		et
C.1.G.	1167	8	9	10	11	12	13	14	15	63	52	39	13
Α	31	0	0	1	ī	0	0	0	1	×			
B	32	ö	l ö	ή	H	0	6	Ĭ	6		×	×	⊢
-										×	×	×	-
Ç	33	0	0	_	1	0	0	1	1	×	×	×	<u> </u>
D	34	0	0	1	1	0	1	0	0	×	×	×	
Ē	35	0	0	1	1_	0	1	0	1	×	x	x	
F	36	0	0	1	1	0	1	1	0	×	×	×	
G	37	0	0	1	1	0	1	1		×	х	×	
H	38	ō	Ō	1	T	Ť	Ö	Ō	Ó	×	×	×	
<del>                                      </del>	39	ő	ő	Ť	Τ	i	ŏ	ŏ	1	×	×	×	<b>-</b>
<del>                                     </del>	21	ŏ	ŏ	ΤĖ	Ö	ò	ŏ	ŏ	i	×	x	x	$\vdash$
K	22	ŏ	ŏ	ΙŤ	ŏ	ŏ	ŏ	ĭ	ò				┢
l î	23	ŏ	6	Η̈́	ŏ	ŏ	ő	Ħ	Ť	×	×	×	├
										_×_	×	X	-
M	24	0	0	1	0	0	<u> </u>	0	0	×	×	X	ـــــ
N O	25	0	0	7	0	0	1	0	1	X	×	x	Ь.
	26	0	0	1	0	0	1	1	0	х	x	x	Ц.
PQ	27	0	0	1	0	0	1		-	x	×	×	Ш
Q	28	0	0	1	0		0	0	0	×	×	×	
R	29	0	0	1	0	T	0	0	1	×	x	×	
S	12	ō	ō	Ó	ī	ò	ō	ĭ	Ö	×	×	×	T
Ť	13	ō	ő	ò	ΤŤ	ō	ő	Τi	1	×		×	-
<del>l i</del>	14	Ö	ő	ŏ	H	ŏ	ĭ	ö	ó		×		$\vdash$
<del>-</del> ∀-	15	ö	0	8	l-¦-		l †	0		×	- <u>×</u>	X	├
						Ŏ			Ĭ	×	_×_	×	$\vdash$
W	16	0	0	0	1	0	1	1	0	x	×	×	L
X	17	0	0	0	1	0	1	1	1	_ ×_	×	×	_
Y	18	0	0	0	1	1	0	0	0	x	×	x	Ь_
Z	19	0	0	0	1	1	0	0	1	х	х	х	匚
77	01	Ō	0	Ó	0	0	0	0	1	×	х	×	×
2	02	ō	ō	ō	ō	ō	Ō	1	Ö	×	×	x	x
3	03	ŏ	ŏ	ŏ	ŏ	ŏ	ŏ	i	ĭ	×	×	×	×
4	04	ō	Ö	ŏ	ŏ	ŏ	ĭ	Ö	ö				
5	05	0	10	ö	8	8	H	ŏ	ĭ	×	×	×	×
										×	×	×	×
6	06	ò	0	o.	Ö	Ŏ	1	1	,	×	×	x	×
7	07	0	0	0	0	0	1	1	1	×	×	. х	×
8	08	0	0	0	0	1	0	0	0	×	×	×	x
9	09	0	0	0	0	1	0	0	_1_	Χ	×	x	×
0	QA.	0	0	0	0	1	0	1	0	x	×	x	×
+	10	0	0	0	1	0	0	0	0	×	x		
&	30	ŏ	ő	Ť	Ť	ŏ	ō	ō	ő	×	×		1
-	20	ŏ	ŏ	Ιi	Ö	ő	ő	ŏ	ŏ	×	x		×
<del>                                     </del>	11	ŏ	6	6	ĭ	ő	ŏ	ŏ	ĭ			_	1^
		6	ö		H					X	×	⊢-	<del> </del>
%	1A			Q		1	Ŏ	1	ŏ	×	×	-	
п	3A	Ó	Ŏ	1	1	1	0	1	0	×	×	_	-
,	2A	0	0	1	0	1	0	1	0	×	×	—	₩
=	OB	0	0	0	0	1	0	1	1	×	×	<u> </u>	<b>↓</b>
	1B	0	0	0	1	1	0	1	1	x	х	×	
·	3B	0	0	1	1	1	0	1	ī	×	×	×	x
5	2B	0	0	ī	Ó	1	ō	i	ī	×	×	×	Γ_
\$ @	0C	Ö	ŏ	ò	ō	Ť	Ť	Ö	Ö	×	×	T	T T
<u> </u>	īc	ŏ	ŏ	ŏ	ĭ	ΤĖ	i	ŏ	ŏ	×	x	t —	
$\vdash$	3C	ŏ	lö	Ť	l i	i	Ϊ́	6	0			+	-
<del>                                     </del>	2C									×	×	+	<del> </del>
<b>├</b>		Ŏ	0	1	ō	1	1	Ŏ	0	×	×	₩	×
<u> </u>	00	0	0	0	0	1	1	0	1	x	x	<b>├</b>	-
<del></del> _	1D	0	0	0	1	1	1	0	1	x			L
¢	3D	0	0	1	1	1	1	0	1	x		L_	
	2D	0	0	1	0	1	1	0	1	×			
>	0E	0	Ŏ	Ö	ŏ	i	i i	ī	Ö	×			
	ΊĒ	ŏ	ŏ	ŏ	1	ΤĖ	Ħ	Ϊ́	ő	×		$\vdash$	-
	3E	ŏ	ŏ	Ť	ή	t	H	ti	ö			$\vdash$	
	2E	6	0	1	6	t÷	H	H	0	X	$\vdash$	+-	<del>                                     </del>
<u> </u>	AE VE	١×	١×	<del>                                     </del>	۲	++	++	++	Ų	x	-		

# 1053/1816 Printer **Control Characters**

Function	01234567815	Hex
Carrier Return	10000001	81
Tabulate	01000001	41
Space	00100001	21
Backspace	00010001	11
Shift to Red	00001001	09
Shift to Black	00000101	05
Line Feed	00000011	03

# 1443 Carriage Control Characters

2401/2	2402
Control	Functions

į	Bit 1	os it	ons	
	13	14	15	Control Function
	0	0	0	Rewind and Unload
	0	0	1	Write Tape Mark
	0	1	0	Erase
	0	1	1	Backspace
	1	0	0	Rewind

Immediate Skip to	Hex	Bit 0 1 2 3 4 5 6 7	Skip after Print to	Hex	Bit 0 1 2 3 4 5 6 7
Channel 1 Channel 2 Channel 3 Channel 4 Channel 5 Channel 6 Channel 7 Channel 8 Channel 9 Channel 10 Channel 11 Channel 11	01 02 03 04 05 06 07 08 09 0A 0B	0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0	Channel 1 Channel 2 Channel 3 Channel 4 Channel 5 Channel 6 Channel 7 Channel 8 Channel 9 Channel 11 Channel 11 Channel 11	31 32 33 34 35 36 37 38 39 3A 3B 3C	00110001 00110010 00110010 00110010 00110101 00110101 0011011
Immediate Space			Space after Print		
i Space 2 Spaces 3 Spaces	21 22 23	00100001 00100010 00100011	i Space 2 Spaces 3 Spaces	11 12 13	00010001 00010010 00010011

Hexadecimal	Load and Store Instructions
	Load Accumulator (LD)
C0XX	Control of CSI on EA (I+DISP) on loaded into A
CIXX	Contents of CSL at EA (I+DISP) are loaded into A Contents of CSL at EA (XRI+DISP) are loaded into A
C2XX	Contents of CSL at EA (XR2+DISP) are loaded into A
C3XX	Contents of CSL at EA (XR3+DISP) are loaded into A
C400XXXX	Contents of CSL at EA (Addr) are loaded into A
C500XXXX	Contents of CSL at EA (Addr +XR1) are loaded into A
C600XXXX	Contents of CSL at EA (Addr +XR2) are loaded into A
C700XXXX	Contents of CSL at EA (Addr +XR3) are loaded into A
C480XXXX	Contents of CSL at EA (V in CSL at Addr) are loaded into A  Contents of CSL at EA (V in CSL at "Addr +XR1") are loaded into A
C580XXXX C680XXXX	Contents of CSL at EA (V in CSL at "Addr +XR1") are loaded into A
C780XXXX	Contents of CSL at EA (V in CSL at "Addr +XR3") are loaded into A
	Double Load (LDD)
eo.//	0 600 51 (1 . 2102)
C8XX	Contents of CSL at EA (I + DISP) and EA+1 are loaded into A and Q
C9XX CAXX	Contents of CSL at EA(XR1 + DISP) and EA+1 are loaded into A and Q Contents of CSL at EA (XR2 + DISP) and EA+1 are loaded into A and Q
CBXX	Contents of CSL at EA (XR3 + DISP) and EA+1 are loaded into A and Q
CC00XXXX	Contents of CSL at EA (Addr) and EA+1 are loaded into A and Q
CD00XXXX	Contents of CSL at EA (Addr +XR1) and EA+1 are loaded into A and Q
CE00XXXX	Contents of CSL at EA (Addr +XR2) and EA+1 are loaded into A and Q
CF00XXXX	Contents of CSL at EA (Addr +XR3) and EA+1 are loaded into A and Q
CC80XXXX	Contents of CSL at EA (V in CSL at Addr) and EA+1 are loaded into
	A and Q
CD80XXXX	Contents of CSL at EA (V in CSL at "Addr +XR1") and EA+1 are loaded
CEOOVYVV	into A and Q
CE80XXXX	Contents of CSL at EA (V in CSL at "ADDR +XR2") and EA+1 are loaded
CF80XXXX	into A and Q  Contents of CSL at EA (V in CSL at "Addr +XR3") and EA+1 are leaded
G 000000	Contents of CSL at EA (V in CSL at "Addr +XR3") and EA+1 are looded into A and Q
	Store Accumulator (STO)
D0XX	Contents of A are stored in CSL at EA (I+DISP)
DIXX	Contents of A are stored in CSL at EA (XRI+DISP)
D2XX	Contents of A are stored in CSL at EA (XR2+DISP)
D3XX D400XXXX	Contents of A are stored in CSL at EA (XR3+DISP)
D500XXXX	Contents of A are stored in CSL at EA (Addr)  Contents of A are stored in CSL at EA (Addr +XR1)
D600XXXX	Contents of A are stored in CSL at EA (Addr +XR2)
D700XXXX	Contents of A are stored in CSL at EA (Addr +XR3)
D480XXXX	Contents of A are stored in CSL at EA (V in CSL at Addr)
D580XXXX	Contents of A are stored in CSL at EA (V in CSL at "Addr +XR1")
D680XXXX	Contents of A are stored in CSL at EA (V in CSL at "Addr +XR2")
D780XXXX	Contents of A are stored in CSL at EA (V in CSL at "Addr +XR3")
	D III S: (STD)
	Double Store (STD)
D8XX	Contents of A and Q are stored in CSL at EA (I+DISP) and EA+1
D9XX	Contents of A and Q are stored in CSL at EA (XR1 +DISP) and EA+1
DAXX	Contents of A and Q are stored in CSL at EA (XR2 +DISP) and EA+1
DBXX	Contents of A and Q are stored in CSL at EA (XR3 +DISP) and EA+1
DC00XXXX	Contents of A and Q are stored in CSL at EA (Addr) and EA+1
DD00XXXX	Contents of A and Q are stored in CSL at EA (Addr +XR1) and EA+1
DE00XXXX	Contents of A and Q are stored in CSL at EA (Addr +XR2) and EA+1
DF00XXXX	Contents of A and Q are stored in CSL at EA (Addr +XR3) and EA+1
DC80XXXX	Contents of A and Q are stored in CSL at EA (V in CSL at Addr) and
DD80XXXX	EA+1 Contents of A and Q are stored in CSL at FA (V in CSL at "Addr +XR1")
	and EA+1
DE80XXXX	Contents of A and Q are stored in CSL at EA (V in CSL at "Addr +XR2")
DE 00)	and EA+1
DF80XXXX	Contents of A and Q are stored in CSL at EA (V in CSL at "Addr +XR3")
	and EA+1
	Load Index (LDX)
60XX	Load DISP into the Instruction Register
61XX	Load DISP into Index Register 1
62XX	Load DISP into Index Register 2
63XX 6400XXXX	Load Addr into the Instruction Pagister
6500XXXX	Load Addr into the Instruction Register Load Addr into Index Register 1
6600XXXX	Load Addr into Index Register 1 Load Addr into Index Register 2
6700XXXX	Load Addr into Index Register 3
6480XXXX	Load contents of CSL at Addr into the Instruction Register
6580XXXX	Load contents of CSL at Addr into Index Register 1
6680XXXX	Load contents of CSL at Addr Into Index Register 2
6780XXXX	Load contents of CSL at Addr Into Index Register 3
	Store Index (STX)
4000	
68XX 69XX	Store I in CSL at EA (I+DISP)
69XX	Store I in CSL at EA (I+DISP) Store XRI in CSL at EA (I+DISP)
69XX 6AXX	Store I in CSL at EA (I+DISP) Store XRI in CSL at EA (I+DISP) Store XR2 in CSL at EA (I+DISP)
69XX 6AXX 6BXX	Store I in CSL at EA (I+DISP) Store XR1 in CSL at EA (I+DISP) Store XR2 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP)
69XX 6AXX 68XX 6C00XXXX	Store I in CSL at EA (I+DISP) Store XRI in CSL at EA (I+DISP) Store XR2 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store I in CSL at EA (Addr)
69XX 6AXX 6BXX 6C00XXXX 6D00XXXX	Store I in CSL at EA (I+DISP) Store XR1 in CSL at EA (I+DISP) Store XR2 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store I in CSL at EA (Addr) Store XR1 in CSL at EA (Addr)
69XX 6AXX 68XX 6C00XXXX	Store I in CSL at EA (I+DISP) Store XRI in CSL at EA (I+DISP) Store XR2 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store I in CSL at EA (Addr) Store XR1 in CSL at EA (Addr) Store XR2 in CSL at EA (Addr)
69XX 6AXX 6BXX 6C00XXXX 6D00XXXX 6E00XXXX	Store I in CSL at EA (I+DISP) Store XRI in CSL at EA (I+DISP) Store XR2 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store XRI in CSL at EA (Addr) Store XRI in CSL at EA (Addr) Store XR2 in CSL at EA (Addr)
69XX 6AXX 68XX 6C00XXXX 6D00XXXX 6E00XXXX 6F00XXXX	Store I in CSL at EA (I+DISP) Store XRI in CSL at EA (I+DISP) Store XR2 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store I in CSL at EA (Addr) Store XR1 in CSL at EA (Addr) Store XR2 in CSL at EA (Addr)
69XX 6AXX 68XX 6C00XXXX 6D00XXXX 6E00XXXX 6F00XXX 6C80XXXX 6D80XXXX 6E80XXXX	Store I in CSL at EA (I+DISP) Store XR1 in CSL at EA (I+DISP) Store XR2 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store I in CSL at EA (Addr) Store XR1 in CSL at EA (Addr) Store XR2 in CSL at EA (Addr) Store XR3 in CSL at EA (V in CSL at Addr) Store XR1 in CSL at EA (V in CSL at Addr) Store XR1 in CSL at EA (V in CSL at Addr)
69XX 6AXX 68XX 6C00XXXX 6D00XXXX 6E00XXXX 6F00XXXX 6C80XXXX 6D80XXXX	Store I in CSL at EA (I+DISP) Store XRI in CSL at EA (I+DISP) Store XRI in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store I in CSL at EA (Addr) Store XR1 in CSL at EA (Addr) Store XR2 in CSL at EA (Addr) Store XR3 in CSL at EA (Addr) Store I in CSL at EA (X in CSL at Addr) Store XR3 in CSL at EA (X in CSL at Addr) Store XR3 in CSL at EA (X in CSL at Addr)
69XX 6AXX 68XX 6C00XXXX 6D00XXXX 6E00XXXX 6F00XXX 6C80XXXX 6D80XXXX 6E80XXXX	Store I in CSL at EA (I+DISP) Store XRI in CSL at EA (I+DISP) Store XRI in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store I in CSL at EA (Addr) Store XR1 in CSL at EA (Addr) Store XR2 in CSL at EA (Addr) Store XR3 in CSL at EA (V in CSL at Addr) Store XR3 in CSL at EA (V in CSL at Addr) Store XR3 in CSL at EA (V in CSL at Addr)
69XX 6AXX 68XX 6C00XXXX 6D00XXXX 6E00XXXX 6F00XXX 6C80XXXX 6D80XXXX 6E80XXXX	Store I in CSL at EA (I+DISP) Store XR1 in CSL at EA (I+DISP) Store XR2 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store I in CSL at EA (Addr) Store XR1 in CSL at EA (Addr) Store XR2 in CSL at EA (Addr) Store XR3 in CSL at EA (V in CSL at Addr) Store XR1 in CSL at EA (V in CSL at Addr) Store XR1 in CSL at EA (V in CSL at Addr)
69XX 6AXX 68XX 6C00XXXX 6D00XXXX 6E00XXXX 6F00XXX 6C80XXXX 6D80XXXX 6E80XXXX	Store I in CSL at EA (I+DISP) Store XRI in CSL at EA (I+DISP) Store XRI in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store I in CSL at EA (Addr) Store XR1 in CSL at EA (Addr) Store XR2 in CSL at EA (Addr) Store XR3 in CSL at EA (V in CSL at Addr) Store XR3 in CSL at EA (V in CSL at Addr) Store XR3 in CSL at EA (V in CSL at Addr)
69XX 6AXX 6BXX 6C00XXX 6C00XXX 6D00XXX 6F00XXX 6F00XXX 6C80XXX 6C80XXX 6F80XXXX 6F80XXXX	Store I in CSL at EA (I+DISP) Store XRI in CSL at EA (I+DISP) Store XRI in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store I in CSL at EA (Addr) Store XR1 in CSL at EA (Addr) Store XR2 in CSL at EA (Addr) Store XR3 in CSL at EA (Addr) Store XR3 in CSL at EA (Addr) Store XR1 in CSL at EA (V in CSL at Addr) Store XR1 in CSL at EA (V in CSL at Addr) Store XR2 in CSL at EA (V in CSL at Addr) Store XR3 in CSL at EA (V in CSL at Addr) Store Status (STS)  Store Status (STS)
69XX 6AXX 6BXX 6C00XXX 6C00XXX 6D00XXX 6E00XXX 6F00XXX 6C80XXX 6D80XXX 6E80XXX 6F80XXX 6F80XXX 6F80XXX	Store I in CSL at EA (I+DISP) Store XR1 in CSL at EA (I+DISP) Store XR2 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store XR3 in CSL at EA (Addr) Store XR2 in CSL at EA (Addr) Store XR2 in CSL at EA (Addr) Store XR3 in CSL at EA (Addr) Store XR3 in CSL at EA (Addr) Store XR3 in CSL at EA (V in CSL at Addr) Store XR1 in CSL at EA (V in CSL at Addr) Store XR2 in CSL at EA (V in CSL at Addr) Store XR2 in CSL at EA (V in CSL at Addr) Store XR3 in CSL at EA (V in CSL at Addr) Store Status (STS)  Store status of indicators in CSL at EA (XR1+DISP) Store status of indicators in CSL at EA (XR1+DISP) Store status of indicators in CSL at EA (XR2+DISP)
69XX 6AXX 6BXX 6C00XXXX 6C00XXXX 6E00XXXX 6F00XXXX 6F80XXXX 6F80XXXX 6F80XXXX 6F80XXXX	Store I in CSL at EA (I+DISP) Store XRI in CSL at EA (I+DISP) Store XRI in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store I in CSL at EA (Addr) Store XR1 in CSL at EA (Addr) Store XR2 in CSL at EA (Addr) Store XR3 in CSL at EA (Addr) Store XR3 in CSL at EA (Addr) Store XR1 in CSL at EA (V in CSL at Addr) Store XR1 in CSL at EA (V in CSL at Addr) Store XR2 in CSL at EA (V in CSL at Addr) Store XR3 in CSL at EA (V in CSL at Addr) Store Status (STS)  Store Status (STS)

Hexadecimal	Load and Store Instructions
2D00XXXX 2E00XXXX	Store status of indicators in CSL at EA (Addr+XR1) Store status of indicators in CSL at EA (Addr+XR2)
2F00XXXX	Store status of indicators in CSL at EA (Addr+XR3)
2C80XXXX	Store status of indicators in CSL at EA (V in CSL at Addr)
2D80XXXX 2E80XXXX	Store status of indicators in CSL at EA (V in CSL at "Addr +XR1")  Store status of indicators in CSL at EA (V in CSL at "Addr +XR2")
2F80XXXX	Store status of indicators in CSL at EA (V in CSL at "Addr +XR3")
2C40XXXX	Clear storage protect bit in CSL at EA (Addr)
2C41XXXX 2D40XXXX	Write storage protect bit in CSL at EA (Addr) Clear storage protect bit in CSL at EA (Addr +XR1)
2D41XXXX	Write storage protect bit in CSL at EA (Addr +XRI)
2E40XXXX	Clear storage protect bit in CSL at EA (Addr +XR2)
2E41XXXX 2F40XXXX	Write storage protect bit in CSL at EA (Addr +XR2)
2F41XXXX	Clear storage protect bit in CSL at EA (Addr +XR3) Write storage protect bit in CSL at EA (Addr +XR3)
2CC0XXXX	Clear storage protect bit in CSL at EA (V in CSL at Addr)
2CC1XXXX	Write storage protect bit in CSL at EA (V in CSL at Addr)
2DC0XXXX 2DC1XXXX	Clear storage protect bit in CSL at EA (V in CSL at "Addr +XRI") Write storage protect bit in CSL at EA (V in CSL at "Addr +XRI")
2EC0XXXX	Clear storage protect bit in CSL at EA (V in CSL at "Addr +XR2")
2EC1XXXX 2FC0XXXX	Write storage protect bit in CSL at EA (V in CSL at "Addr +XR2") Clear storage protect bit in CSL at EA (V in CSL at "Addr +XR3")
2FC1XXXX	Write storage protect bit in CSL at EA (V in CSL at "Addr +XR3")
	Load Status (LDS)
2000	Set CARRY and OVERFLOW indicators OFF
2001	Set OVERFLOW ON and CARRY OFF
2002 2003	Set OVERFLOW OFF and CARRY ON Set CARRY and OVERFLOW indicator ON
2003	Set CARRY did OVER LOW Indicator Ord
	- Arithmetic Instructions -
	, Add (A)
80XX	Add contents of CSL at EA (I+DISP) to A
81XX 82XX	Add contents of CSL at EA (XR1+DISP) to A Add contents of CSL at EA (XR2+DISP) to A
83XX	Add contents of CSL at EA (XR3+DISP) to A
8400XXXX	Add contents of CSL at EA (Addr) to A
8500XXXX 8600XXXX	Add contents of CSL at EA (Addr +XR1) to A  Add contents of CSL at EA (Addr +XR2) to A
8700XXXX	Add contents of CSL at EA (Addr +XR3) to A
8480XXXX	Add contents of CSL at EA (V in CSL at Addr) to A
8580XXXX 8680XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR1") to A Add contents of CSL at EA (V in CSL at "Addr+XR2") to A
8780XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR3") to A
	Double Add (AD)
88XX	Add contents of CSL at EA (I+DISP) and EA+1 to A and Q
89XX 8AXX	Add contents of CSL at EA (XR1+DISP) and EA+1 to A and Q Add contents of CSL at EA (XR2+DISP) and EA+1 to A and Q
88XX	Add contents of CSL at EA (XR3+DISP) and EA+1 to A and Q
8C00XXXX	Add contents of CSL at EA (Addr) and EA+1 to A and Q
8D00XXXX 8E00XXXX	Add contents of CSL at EA (Addr+XR1) and EA+1 to A and Q Add contents of CSL at EA (Addr+XR2) and EA+1 to A and Q
8F00XXXX	Add contents of CSL at EA (Addr+XR3) and EA+1 to A and Q
8C80XXXX	Add contents of CSL at EA (V in CSL at Addr) and EA+1 to A and Q
8D90XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR1") and EA+1 to A and Q
8E80XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR2") and EA+1
8F80XXXX	to A and Q Add contents of CSL at EA(V in CSL at "Addr+XR3")and EA+1 to A and Q
0, 00,00,00	
	Subtract (S)
90XX	Subtract contents of CSL at EA (I+DISP) from A
91XX 92XX	Subtract contents of CSL at EA (XR1+DISP) from A Subtract contents of CSL at EA (XR2+DISP) from A
93XX	Subtract contents of CSL at EA (XR2+DISP) from A Subtract contents of CSL at EA (XR3+DISP) from A
9400XXXX	Subtract contents of CSL at EA (Addr) from A
9500XXXX 9600XXXX	Subtract contents of CSL at EA (Addr+XR1) from A Subtract contents of CSL at EA (Addr+XR2) from A
9700XXXX	Subtract contents of CSL at EA (Addr+XR3) from A
9480XXXX	Subtract contents of CSL at EA (V in CSL at Addr) from A
9580XXXX 9680XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR1") from A Subtract contents of CSL at EA (V in CSL at "Addr+XR2") from A
9780XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR3") from A
	Double Subtract (SD)
0000	
98XX 99XX	Subtract contents of CSL at EA (I+DISP) and EA+1 from A and Q Subtract contents of CSL at EA (XR1+DISP) and EA+1 from A and Q
9AXX	Subtract contents of CSL at EA (XR2+DISP) and EA+1 from A and Q
9BXX	Subtract contents of CSL at EA (XR3+DISP) and EA+1 from A and Q
9C00XXXX 9D00XXXX	Subtract contents of CSL at EA (Addr) and EA+1 from A and Q Subtract contents of CSL at EA (Addr+XR1) and EA+1 from A and Q
9E00XXXX	Subtract contents of CSL at EA (Addr+XR2) and EA+1 from A and Q
9F00XXXX	Subtract contents of CSL at EA (Addr+XR3) and EA+1 from A and Q
9C80XXXX	Subtract contents of CSL at EA (V in CSL at Addr) and EA+1 from A and Q
9D80XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR1") and
9E80XXXX	EA+1 from A and Q Subtract contents of CSL at EA (V in CSL at "Addr+XR2") and
	EA+1 from A and Q
9F80XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR3") and EA+1 from A and Q
	Multiply (M)
A0XX A1XX	Multiply contents of CSL at EA (I+DISP) by A
A2XX	Multiply contents of CSL at EA (XR1+DISP) by A Multiply contents of CSL at EA (XR2+DISP) by A
A3XX	Multiply contents of CSL at EA (XR3+DISP) by A
A400XXXX	Multiply contents of CSL at EA (Addr) by A

Hexadecimai	Arithmetic Instructions
A500XXXX A600XXXX A700XXXX A480XXXX A580XXXX A680XXXX	Multiply contents of CSL at EA (Addr+XR1) by A Multiply contents of CSL at EA (Addr+XR2) by A Multiply contents of CSL at EA (Addr+XR3) by A Multiply contents of CSL at EA (V in CSL at Addr) by A Multiply contents of CSL at EA (V in CSL at "Addr+XR1") by A Multiply contents of CSL at EA (V in CSL at "Addr+XR1") by A Multiply contents of CSL at EA (V in CSL at "Addr+XR2") by A Multiply contents of CSL at EA (V in CSL at "Addr+XR3") by A
	Divide (D)
A8XX A9XX AAXX ABXX AC00XXXX AD00XXXX AF00XXXX AF00XXXX AC80XXXX AD80XXXX AB80XXXX AF80XXXX	Divide A and Q by contents of CSL at EA (I+DISP) Divide A and Q by contents of CSL at EA (XR1+DISP) Divide A and Q by contents of CSL at EA (XR2+DISP) Divide A and Q by contents of CSL at EA (XR3+DISP) Divide A and Q by contents of CSL at EA (Addr) Divide A and Q by contents of CSL at EA (Addr+XR1) Divide A and Q by contents of CSL at EA (Addr+XR2) Divide A and Q by contents of CSL at EA (Addr+XR2) Divide A and Q by contents of CSL at EA (Addr+XR3) Divide A and Q by contents of CSL at EA (Y in CSL at Addr) Divide A and Q by contents of CSL at EA (V in CSL at "Addr+XR1" Divide A and Q by contents of CSL at EA (V in CSL at "Addr+XR2" Divide A and Q by contents of CSL at EA (V in CSL at "Addr+XR2" Divide A and Q by contents of CSL at EA (V in CSL at "Addr+XR2"
	Logical And (AND)
E0XX E1XX E2XX E3XX E400XXXX E500XXX E700XXX E700XXX E480XXXX E580XXXX E680XXXX E780XXXX	AND contents of CSL at EA (I+DISP) with A AND contents of CSL at EA (XR1+DISP) with A AND contents of CSL at EA (XR2+DISP) with A AND contents of CSL at EA (XR3+DISP) with A AND contents of CSL at EA (XR3+DISP) with A AND contents of CSL at EA (Addr) with A AND contents of CSL at EA (Addr) with A AND contents of CSL at EA (Addr) with A AND contents of CSL at EA (Addr) with A AND contents of CSL at EA (V In CSL at Addr) with A AND contents of CSL at EA (V In CSL at "Addr+XR1") with A AND contents of CSL at EA (V In CSL at "Addr+XR1") with A AND contents of CSL at EA (V In CSL at "Addr+XR2") with A AND contents of CSL at EA (V In CSL at "Addr+XR2") with A
	Logical Or (OR)
E8XX E9XX EAXX EBXX ECOOXXXX EDOOXXXX EE00XXXX ECOOXXXX ECBOXXXX ECBOXXXX EDBOXXXX EBBOXXXX EFBOXXXX EFBOXXXX	OR contents of CSL at EA (I+DISP) with A OR contents of CSL at EA (XR1+DISP) with A OR contents of CSL at EA (XR2+DISP) with A OR contents of CSL at EA (XR3+DISP) with A OR contents of CSL at EA (XR3+DISP) with A OR contents of CSL at EA (Addr+XR1) with A OR contents of CSL at EA (Addr+XR2) with A OR contents of CSL at EA (Addr+XR2) with A OR contents of CSL at EA (V in CSL at Addr) with A OR contents of CSL at EA (V in CSL at Addr) with A OR contents of CSL at EA (V in CSL at "Addr+XR1") with A OR contents of CSL at EA (V in CSL at "Addr+XR1") with A OR contents of CSL at EA (V in CSL at "Addr+XR2") with A OR contents of CSL at EA (V in CSL at "Addr+XR2") with A
	Logical Exclusive Or (EOR)
F0XX F1XX F2XX F3XX F400XXXX F500XXXX F600XXXX F400XXXX F400XXX F400XXXX F400XXXX F500XXXX F500XXXX	EOR contents of CSL at EA (I+DISP) with A EOR contents of CSL at EA (XRI+DISP) with A EOR contents of CSL at EA (XR2+DISP) with A EOR contents of CSL at EA (XR3+DISP) with A EOR contents of CSL at EA (Addr) with A EOR contents of CSL at EA (Addr+XR1) with A EOR contents of CSL at EA (Addr+XR2) with A EOR contents of CSL at EA (Addr+XR3) with A EOR contents of CSL at EA (Addr+XR3) with A EOR contents of CSL at EA (V in CSL at Addr) with A EOR contents of CSL at EA (V in CSL at Addr+XR1") with A EOR contents of CSL at EA (V in CSL at "Addr+XR2") with A EOR contents of CSL at EA (V in CSL at "Addr+XR2") with A EOR contents of CSL at EA (V in CSL at "Addr+XR2") with A
	Shift Instructions
	Shift Left Logical A (SLA)
10*X 1100 1200 1300	Contents of A shift left the number of shift counts in DISP Contents of A shift left the number of shift counts in XRI Contents of A shift left the number of shift counts in XR2 Contents of A shift left the number of shift counts in XR3
	Shift Left Logical A & Q (SLT)
10*X 1180 1280 1380	Contents of A and Q shift left the number of shift counts in DISP Contents of A and Q shift left the number of shift counts in XRI Contents of A and Q shift left the number of shift counts in XR2 Contents of A and Q shift left the number of shift counts in XR3
	Shift Left And Count A (SLCA)
10*X 1140 1240 1340	Contents of A shift left the number of shift counts in DISP Contents of A shift left the number of shift counts in XRI Contents of A shift left the number of shift counts in XR2 Contents of A shift left the number of shift counts in XR3
	Shift Left And Count A & Q (SLC)
10*X 11C0 12C0 13C0	Contents of A and Q shift left the number of shift counts In DISP Contents of A and Q shift left the number of shift counts In XR1 Contents of A and Q shift left the number of shift counts In XR2 Contents of A and Q shift left the number of shift counts In XR3
	Shift Right Logical A (SRA)
18*X 1900 1A00 1B00	Contents of A shift right the number of shift counts in DISP Contents of A shift right the number of shift counts in XRI Contents of A shift right the number of shift counts in XR2 Contents of A shift right the number of shift counts in XR3


Hexadecimal	Shift Instructions
	Shift Right A & Q (SRT)
18*X 1980 1A80 1B80	Contents of A and Q shift right the number of shift counts in DISP Contents of A and Q shift right the number of shift counts in XR1 Contents of A and Q shift right the number of shift counts in XR2 Contents of A and Q shift right the number of shift counts in XR3
	Rotate Right A & Q (RTE)
18*X 19C0 1AC0 1BC0	Contents of A and Q rotate right the number of counts in DISP Contents of A and Q rotate right the number of counts in XR1 Contents of A and Q rotate right the number of counts in XR2 Contents of A and Q rotate right the number of counts in XR3
	Branch Instructions
	Branch Or Skip On Condition (BSC or BOSC)
46°X 4C°XXXXX 4D°XXXXX 4E°XXXXX 4E°XXXXX 4C°XXXXX 4C°XXXXX 4C°XXXXX 4E°XXXXX 4F°XXXXX	Skip the next one-word instruction if ANY condition is sensed Branch to CSL at EA (Addr) on NO condition Branch to CSL at EA (Addr+XR1) on NO condition Branch to CSL at EA (Addr+XR2) on NO condition Branch to CSL at EA (Addr+XR3) on NO condition Branch to CSL at EA (V in CSL at Addr) on NO condition Branch to CSL at EA (V in CSL at Addr) on NO condition Branch to CSL at EA (V in CSL at "Addr+XR2") on NO condition Branch to CSL at EA (V in CSL at "Addr+XR2") on NO condition Branch to CSL at EA (V in CSL at "Addr+XR3") on NO condition Branch to CSL at EA (V in CSL at "Addr+XR3") on NO condition
40XX	Branch And Store Instruction Register (BSI)
41XX	Store next sequential address in CSL at EA (1+DISP) and Branch to EA+1 Store next sequential address in CSL at EA (XR1+DISP) and Branch
42XX	to EA+1  Store next sequential address in CSL at EA (XRT-DISP) and Branch
43XX	to EA+1 Store next sequential address in CSL at EA (XR3+DISP) and Branch
44*XXXXX	to EA+1 If NO condition is true, store next sequential address in CSL at
45*XXXXX	EA (Addr) and Branch to EA+1 If NO condition is true, store next sequential address in CSL at
46*XXXXX	EA (Addr+XR1) and Branch to EA+1  If NO condition is true, store next sequential address in CSL at
47*XXXXX	EA (Addr+XR2) and Branch to EA+1 If NO condition is true, store next sequential address in CSL at EA (Addr+XR3) and Branch to EA+1
44*XXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at Addr) and Branch to EA+1
45*XXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at "Addr+XR1") and Branch to EA+1
46*XXXXX 47*XXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at "Addr+XR2") and Branch to EA+1 If NO condition is true, store next sequential address in CSL at EA (V in CSL at "Addr+XR3") and Branch to EA+1
	ModIfy Index and SkIp (MDX)
70XX 71XX 72XX 73XX 74XXXXXX 7500XXX 7600XXX 7700XXXX 740XXXX 740XXXX 7580XXXX 7680XXXX 7780XXXX	ADD expanded DISP to I (no skip can occur) ADD expanded DISP to XR1 ADD expanded DISP to XR2 ADD expanded DISP to XR3 Add expanded positive DISP to CSL at Addr (Add to memory) Add Addr to XR1 Add Addr to XR2 Add expanded negative DISP to CSL at Addr (Add to Memory) Add V in CSL at Addr to XR1 Add V in CSL at Addr to XR1 Add V in CSL at Addr to XR1 Add V in CSL at Addr to XR2 Add V in CSL at Addr to XR2 Add V in CSL at Addr to XR3
	Wait (WAIT)
3000	WAIT until manual start or until completion of an interrupt subroutine
novv	Compare (CMP)
B0XX B1XX B2XX B3XX B400XXX B500XXXX B600XXXX B700XXX B700XXX B580XXXX B580XXXX B680XXXX B680XXXX	Compare A with contents of CSL at EA (I+DISP) Compare A with contents of CSL at EA (XR1+DISP) Compare A with contents of CSL at EA (XR2+DISP) Compare A with contents of CSL at EA (XR3+DISP) Compare A with contents of CSL at EA (Addr) Compare A with contents of CSL at EA (Addr+XR1) Compare A with contents of CSL at EA (Addr+XR2) Compare A with contents of CSL at EA (Addr+XR2) Compare A with contents of CSL at EA (V in CSL at Addr) Compare A with contents of CSL at EA (V in CSL at "Addr+XR1") Compare A with contents of CSL at EA (V in CSL at "Addr+XR2") Compare A with contents of CSL at EA (V in CSL at "Addr+XR2") Compare A with contents of CSL at EA (V in CSL at "Addr+XR2") Compare A with contents of CSL at EA (V in CSL at "Addr+XR2")  Deviate Compare (DCAA)
B8XX	Double Compare (DCM)  Compare A and Q with contents of CSL at FA (I+DISP) and FA+1
BBXX B9XX BAXX	Compare A and Q with contents of CSL at EA (I+DISP) and EA+1 Compare A and Q with contents of CSL at EA (XR1+DISP) and EA+1 Compare A and Q with contents of CSL at EA (XR2+DISP) and EA+1
BBXX	Compare A and Q with contents of CSL at EA (XR3+DISP) and
BC00XXXX BD00XXXX	EA+1 Compare A and Q with contents of CSL at EA (Addr) and EA+1 Compare A and Q with contents of CSL at EA (Addr+XR1) and EA+1
L	

# Input/Output Control Commands

			IOCC		
Device/Function	Address Wo	rd	Area, Fund	ction, an	nd Modifier Word
	Hex.			Hex.	
Console (Area 000	000) Continued				
Interrupt (Conso Sense			Load Indicator Status to A-register	07C0 1	-Reset Indicator
Operations Mon Control	0000		Reset Timer	04E1	
Interval Timers Sense	0000		Load Indicator Status to A-register	0720	-Reset Indicator
Control	X000  0 1 2 3  Timer  ABC0  1 = Start Time 0 = Stop Time		Start or Stop Timer	0420	
Interrupt Mask	Register XXXX		Levels 0-13-	0480	
Control	(Levels 0-13 us bits 0-13, Leve 14-23 use bits ( 1-bit = mask 0-bit = unmask	els	Levels 14-23-	0481	
Program Interru Control	XXXX  (Generate Interwith 1-bit . Le 0-13 use bits 0 Levels 14-23 u bits 0-9 .)	vels -13,	Levels 0-13- Levels 14-23-	04A0 04A1	
Digital Input					
Direct Program Read	Control XXXX (Addr to Sto Digit Input G		DI or PI Group to Core Storage	5 A XX	-DI Addr 40 thru 7F or PI Addr 02 thru 19
Sense Device	0000		DSW, DI, or PISW A-register	5F 00 01 XX	-DSW -DSW, Reset Indicators -DI Addr 40 thru 7F or PISW Addr 02 thru 19
Control	0000		Generate Reset to DI Controls	5C20	
Data Channel			S-1 OC	5 E	
Initialize Read	XXXX (Addr of Data T	able)	Set up DC Controls for Transfer of Data	ž žo	8 9 10 11  0 = Read Random 01 = Read Sequential 10 = Read Single 1 = Ex. Sync.
Analog Input	<u> </u>				
Direct Program Write	Control XXXX (Mpx Addr Loc	ation)		8 1 XX 8 9 10 1 0 0	Analog Input to ADC  1 2 13 14 5  0 0 0 0  00=11-bit res. 01 = 14-bit res. 10 = 8-bit res.
Read	XXXX (Addr to Sta ADC Readin		AI-	52 82 00 <del>80</del>	ADC to Core  -Sequential Programmed Operation
Control	0000		AI- AIE-		Reset Controls and Registers
Sense Device	0000		Al- AIE-		-Al -Camparator -Reset indicators

		IOCC		
Device/Function	Address Word	Area, Fund	tion, an	d Modifier Word
	Hex.		Hex.	
Analog Input Conti	nued			
Data Channel Co	entrol			
Initialize Write	XXXX (First Mpx Addr Table Location)	Al- AlE-	5500 8500	(Set up DC for Transfer of Mpx Addr and Limit Words)
nitialize Read	XXXX (First Data Table Addr)	Al- AIE-	56 86	
			XX	2345
			٥.,	.0.0.0
				00 = 11-bit res, 01 = 14-bit res, 10 = 8 - bit res,
			1	=1 DC Operation =2 DC Operation . Sync.
Digital and Analog	Output			
Direct Program	Control			
Write	XXXX (Addr of Output Data)	Core Storage to DAO Device	61 XX	-DAO Register Addr 00 thru 7F
Control	0000		64	
			20 40	-Reset DAO Controls -Initiate Simultaneous Transfer from Registers
· 			80	-Start Pulse Output Timer
Sense Device	0000	DSW to A A-register	6700 01	-Reset Indicators
Data Channel C	iontrol			1
Initialize Write	(Addr of Data Table)	Set up DC Controls to Transfer Data	65 X0	<b></b>
			[	8 9 10 11
				L0 = Random 1 = Single 1 = Ex. Sync.

# **IOCC Format**



# Interrupts

Interrupt	Priority	Core Storag	ge Location		LSW
merropi	Level	Decimal	Hex.	,	
Internal	1	8	8	Yes )	
Trace	26	9	9	No	
** CE	27	10	A	No	
*External 0	2	11	В	Yes	
1	3 4 5 6 7	12	c	Yes	
2	4	13	D	Yes	
2 3 4 5 6 7	5	14	E	Yes	
4	6	15	F	Yes >	Basic
5	7	16	10	Yes	
6	8	17	11	Yes	
7	9	18	12	Yes	
8	10	19	13	Yes	
9	- 11	20	14	Yes	
10	12	21	15	Yes	
11	13	22	16	Yes /	
12	14	23	17	Yes )	
13	15	24	18	Yes	
14	16	25	19	Yes	Special
15	17	26	1A	Yes	Feature
16	18	27	18	Yes	Group 1
17	19	28	1C	Yes	
18	20	29	10	Yes )	
19	( 2)	30	16	Yes	Special
20	22	31	1F	Yes	Feature
21	23	32	20	Yes	Group 2
22	24	33	21	Yes	
23	25	34	22	Yes	

<sup>\*</sup> External Interrupt cannot occur at the end of an XIO or BSI instruction.

<sup>\*\*</sup> A CE Interrupt Stores the return link in core location 10 (decimal) and starts execution at core location 9001. Interrupts are prevented in the same manner as for the standard forced BSI.

# Instruction Set

Hexadecimal	Arithmetic Instructions ——
A500XXXX A600XXXX A700XXXX A480XXXX A580XXXX A680XXXX	Multiply contents of CSL at EA (Addr+XR1) by A Multiply contents of CSL at EA (Addr+XR2) by A Multiply contents of CSL at EA (Addr+XR3) by A Multiply contents of CSL at EA (V in CSL at Addr) by A Multiply contents of CSL at EA (V in CSL at "Addr+XR1") by A Multiply contents of CSL at EA (V in CSL at "Addr+XR2") by A Multiply contents of CSL at EA (V in CSL at "Addr+XR2") by A Multiply contents of CSL at EA (V in CSL at "Addr+XR2") by A
	Divide (D)
A8XX A9XX AAXX ABXX AC00XXXX AD00XXXX AE00XXXX AF00XXXX AC80XXXX AD80XXXX AE80XXXX AE80XXXX AF80XXXX	Divide A and Q by contents of CSL at EA (I+DISP) Divide A and Q by contents of CSL at EA (XR1+DISP) Divide A and Q by contents of CSL at EA (XR2+DISP) Divide A and Q by contents of CSL at EA (XR3+DISP) Divide A and Q by contents of CSL at EA (Addr) Divide A and Q by contents of CSL at EA (Addr+XR1) Divide A and Q by contents of CSL at EA (Addr+XR2) Divide A and Q by contents of CSL at EA (Addr+XR3) Divide A and Q by contents of CSL at EA (Xr3+Xr3) Divide A and Q by contents of CSL at EA(V in CSL at Addr+XR1) Divide A and Q by contents of CSL at EA(V in CSL at "Addr+XR1" Divide A and Q by contents of CSL at EA(V in CSL at "Addr+XR2" Divide A and Q by contents of CSL at EA(V in CSL at "Addr+XR2")
	Logical And (AND)
E0XX E1XX E2XX E3XX E400XXX E500XXX E600XXX E700XXX E480XXX E580XXX E680XXX E680XXX E780XXX	AND contents of CSL at EA (I+DISP) with A AND contents of CSL at EA (XR1+DISP) with A AND contents of CSL at EA (XR2+DISP) with A AND contents of CSL at EA (XR2+DISP) with A AND contents of CSL at EA (XR3+DISP) with A AND contents of CSL at EA (Addr+XR1) with A AND contents of CSL at EA (Addr+XR2) with A AND contents of CSL at EA (Addr+XR3) with A AND contents of CSL at EA (Addr+XR3) with A AND contents of CSL at EA (V In CSL at Addr) with A AND contents of CSL at EA (V In CSL at "Addr+XR1") with A AND contents of CSL at EA (V In CSL at "Addr+XR2") with A AND contents of CSL at EA (V In CSL at "Addr+XR2") with A
	Logical Or (OR)
E8XX E9XX EAXX EBXX EC00XXXX ED00XXXX EF00XXXX EF80XXXX ED80XXXX EB80XXXX EF80XXXX EF80XXXX	OR contents of CSL at EA (I+DISP) with A OR contents of CSL at EA (XRI+DISP) with A OR contents of CSL at EA (XR2+DISP) with A OR contents of CSL at EA (XR2+DISP) with A OR contents of CSL at EA (XR2+DISP) with A OR contents of CSL at EA (Addr+XR1) with A OR contents of CSL at EA (Addr+XR2) with A OR contents of CSL at EA (Addr+XR3) with A OR contents of CSL at EA (Addr+XR3) with A OR contents of CSL at EA (V in CSL at Addr) with A OR contents of CSL at EA (V in CSL at "Addr+XR1") with A OR contents of CSL at EA (V in CSL at "Addr+XR1") with A OR contents of CSL at EA (V in CSL at "Addr+XR2") with A OR contents of CSL at EA (V in CSL at "Addr+XR2") with A
	Logical Exclusive Or (EOR)
F0XX F1XX F2XX F3XX F400XXXX F500XXXX F600XXXX F700XXXX F480XXXX F580XXXX F680XXXX F780XXXX	EOR contents of CSL at EA (I+DISP) with A EOR contents of CSL at EA (XRI+DISP) with A EOR contents of CSL at EA (XR2+DISP) with A EOR contents of CSL at EA (XR3+DISP) with A EOR contents of CSL at EA (XR3+DISP) with A EOR contents of CSL at EA (Addr+XR1) with A EOR contents of CSL at EA (Addr+XR2) with A EOR contents of CSL at EA (Addr+XR2) with A EOR contents of CSL at EA (Addr+XR3) with A EOR contents of CSL at EA (V in CSL at Addr) with A EOR contents of CSL at EA (V in CSL at "Addr+XR1") with A EOR contents of CSL at EA (V in CSL at "Addr+XR2") with A EOR contents of CSL at EA (V in CSL at "Addr+XR2") with A
	Shift Instructions
10*X 1100 1200 1300	Shift Left Logical A (SLA)  Contents of A shift left the number of shift counts in DISP Contents of A shift left the number of shift counts in XRI Contents of A shift left the number of shift counts in XR2 Contents of A shift left the number of shift counts in XR3
	Shift Left Logical A & Q (SLT)
10*X 1180 1280 1380	Contents of A and Q shift left the number of shift counts in DISP Contents of A and Q shift left the number of shift counts in XRI Contents of A and Q shift left the number of shift counts in XR2 Contents of A and Q shift left the number of shift counts in XR3
	Shift Left And Count A (SLCA)
10*X 1140 1240 1340	Contents of A shift left the number of shift counts in DISP Contents of A shift left the number of shift counts in XR1 Contents of A shift left the number of shift counts in XR2 Contents of A shift left the number of shift counts in XR3
10*X 11C0 12C0 13C0	Shift Left And Count A & Q (SLC)  Contents of A and Q shift left the number of shift counts in DISP Contents of A and Q shift left the number of shift counts in XRI Contents of A and Q shift left the number of shift counts in XRZ Contents of A and Q shift left the number of shift counts in XRZ
	Shift Right Logical A (SRA)
18*X 1900 1A00 1B00	Contents of A shift right the number of shift counts in DISP Contents of A shift right the number of shift counts in XRI Contents of A shift right the number of shift counts in XR2 Contents of A shift right the number of shift counts in XR3

Hayada -: I	Shift Instructions
Hexadecimal	
18*X 1980 1A80 1B80	Shift Right A & Q (SRT)  Contents of A and Q shift right the number of shift counts in DISP Contents of A and Q shift right the number of shift counts in XR1 Contents of A and Q shift right the number of shift counts in XR2 Contents of A and Q shift right the number of shift counts in XR3
1800	Rotate Right A & Q (RTE)
18*X 19C0 1AC0 1BC0	Contents of A and Q rotate right the number of counts in DISP Contents of A and Q rotate right the number of counts in XR1 Contents of A and Q rotate right the number of counts in XR2 Contents of A and Q rotate right the number of counts in XR3
	Branch Instructions
	Branch Or Skip On Condition (BSC or BOSC)
48*X 4C*XXXXX 4D*XXXXX 4E*XXXXX 4F*XXXXX 4C*XXXXX 4D*XXXXXX 4E*XXXXXX 4F*XXXXXX	Skip the next one—word instruction if ANY condition is sensed Branch to CSL at EA (Addr) on NO condition Branch to CSL at EA (Addr+XR1) on NO condition Branch to CSL at EA (Addr+XR2) on NO condition Branch to CSL at EA (Addr+XR3) on NO condition Branch to CSL at EA (V in CSL at Addr) on NO condition Branch to CSL at EA (V in CSL at "Addr+XR1") on NO condition Branch to CSL at EA (V in CSL at "Addr+XR1") on NO condition Branch to CSL at EA (V in CSL at "Addr+XR2") on NO condition Branch to CSL at EA (V in CSL at "Addr+XR3") on NO condition Branch to CSL at EA (V in CSL at "Addr+XR3") on NO condition
40XX	Store next sequential address in CSL at EA (I+DISP) and Branch
41XX	to EA+1  Store next sequential address in CSL at EA (XR1+DISP) and Branch
42XX	to EA+1  Store next sequential address in CSL at EA (XR2+DISP) and Branch
43XX	to EA+1 Store next sequential address in CSL at EA (XR2-DISP) and Branch
44*XXXXX	to EA+1  If NO condition is true, store next sequential address in CSL at
45*XXXXX	EA (Addr) and Branch to EA+1  If NO condition is true, store next sequential address in CSL at  EA (Addr+XRI) and Branch to EA+1
46*XXXXX	If NO condition is true, store next sequential address in CSL at EA (Addr+XR2) and Branch to EA+1
47*XXXXX	If NO condition is true, store nextsequential address in CSL at EA (Addr+XR3) and Branch to EA+1
44*XXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at Addr) and Branch to EA+1
45*XXXXX 46*XXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at "Addr+XR1") and Branch to EA+1 If NO condition is true, store next sequential address in CSL at
47*XXXXX	EA (V in CSL at "Addr+XR2") and Branch to EA+1  If NO condition is true, store next sequential address in CSL at EA (V in CSL at "Addr+XR3") and Branch to EA+1
	Modify Index and Skip (MDX)
70XX 71XX 72XX 73XX 74XXXXXX 7500XXXX 7600XXXX 7700XXXX 74XXXXXX 7580XXXX 7680XXXX 7780XXXX	ADD expanded DISP to I (no skip can occur) ADD expanded DISP to XR1 ADD expanded DISP to XR2 ADD expanded DISP to XR3 Add expanded DISP to XR3 Add expanded positive DISP to CSL at Addr (Add to memory) Add Addr to XR1 Add Addr to XR2 Add Addr to XR3 Add expanded negative DISP to CSL at Addr (Add to Memory) Add V in CSL at Addr to XR1 Add V in CSL at Addr to XR1 Add V in CSL at Addr to XR2 Add V in CSL at Addr to XR3
	Wait (WAIT)
3000	WAIT until manual start or until completion of an interrupt subroutine
	Compare (CMP)
B0XX B1 XX B2XX B3XX B400XXXX B500XXXX B600XXXX B700XXXX B400XXX B400XXX B50XXXX B600XXXX B600XXXX	Compare A with contents of CSL at EA (I+DISP) Compare A with contents of CSL at EA (XR1+DISP) Compare A with contents of CSL at EA (XR2+DISP) Compare A with contents of CSL at EA (XR3+DISP) Compare A with contents of CSL at EA (Addr) Compare A with contents of CSL at EA (Addr+XR1) Compare A with contents of CSL at EA (Addr+XR2) Compare A with contents of CSL at EA (Addr+XR2) Compare A with contents of CSL at EA (Addr+XR2) Compare A with contents of CSL at EA (V in CSL at Addr) Compare A with contents of CSL at EA (V in CSL at "Addr+XR1") Compare A with contents of CSL at EA (V in CSL at "Addr+XR2") Compare A with contents of CSL at EA (V in CSL at "Addr+XR2")
	Double Compare (DCM)
B8XX B9XX	Compare A and Q with contents of CSL at EA (I+DISP) and EA+1 Compare A and Q with contents of CSL at EA (XR1+DISP) and
BAXX	EA+1 Compare A and Q with contents of CSL at EA (XR2+DISP) and EA+1
BBXX	Compare A and Q with contents of CSL at EA (XR3+DISP) and EA+1
BC00XXXX BD00XXXX	Compare A and Q with contents of CSL at EA (Addr) and EA+1 Compare A and Q with contents of CSL at EA (Addr+XR1) and EA+1

# Input/Output Control Commands

		IOCC		
Device/Function	Address Word	Area, Func	tion, an	d Modifier Word
	Hex.		Hex.	
1816/1053				
Write	xxxx	1st -4th Printers-	09	
*******	(Core Storage Addr)		79	
			02	-1st or 5th Printer -2nd or 6th Printer
			08 10	-3rd or 7th Printer -4th or 8th Printer
Sense Device	0000	1st -4th Printers- 5th-8th Printers-	0 F 7 F	
			02 04	-1st or 5th (03 if reset)
·			08	-2nd or 6th (05 if reset) -3rd or 7th (09 if reset)
			10	-4th or 8th (11 if reset)
1816				
Read	XXXX	1st 1816-	0B02	Enter Input Character from Keyboard
	(Core Storage Addr)	2nd 1816-		
Control	0000	1st 1816- 2nd 1816-	0 C0 2	>Place Keyboard in
		210 1010-	7 002	Proceed Status
1054/1055				
Read	XXXX (Core Storage Addr)	Read to Core-	1 A00	
Write	XXXX (Core Storage Addr)	Punch from Core-	1900	
Control		Read to Buffer-	1C10	-Initiate Reader Service
Confroi	0000	Redd to buffer-	ICIO	Response Interrupt
Sense Device	0000	1054/1055-	1 E00	
55.150 201100		100 % 100	01	-Reset Indicators
1442				
Initialize	xxxx	1st 1442-	16	
Read	(Table Addr)	2nd 1442-	8 D	
			00	-Card Image -Packed Mode
Initialize Write	XXXX (Table Addr)	1st 1442- 2nd 1442-	1500 8D00	>Punch Core Image I to Card Columns
Control	0000	1st 1442- 2nd 1442-	14 8C	
		2.10 1442	02	-Feed Cycle
			80	-Stacker Select -Feed Cycle &
				Stacker Select
Sense Device	0000	1st 1442-	1700	
		2nd 1442-	8F00	-Reset Indicators
1443				
initialize Write	XXXX (Table Áddr)		3500	+Suppress Space After
				Print
Control	XX00	Carriage Control-	3400	
	(Carriage Control Character)		l	
Sense Device			3700	
pense Device	0000	1443-	01	-Reset Indicators
1627				
		1627-	2900	
Write	XXXX (Core Storage Addr)	162/-	2700	
Sense Device	0000	1627-	2F00	
Jense Device			01	-Reset Indicators
1810				
Control	00XX	1st drive-	24	
"A" Models	(Number of Cylinder	2nd drive- 3rd drive-	44 4C	
	Movements)	Sid dilive-	00	-Carriage Forward
			04	-Carriage Backward
Control	00XX	1st drive-	24	
"B" Models	(Cylinder Addr)	2nd drive- 3rd drive-	4C	
			00	-Seek Specified Addr -Restore to Home
			"	Position
Initialize	xxxx	lst drive-	26	
Read	(Table Addr)	2nd drive-	46	
(A or B Model)		3rd drive-	4 E 0	-Read into Core
	1	l	8	-Read Check
			×	


		1000	
Device/Function	Address Word	Area, Fund	ction, and Modifier Word
	Hex.		Hex.
1810 (Continued) Initialize Write (A or B Model)	XXXX (Table Addr)	1st drive- 2nd drive- 3rd drive-	25 45 4D 0 X - Disk Sector
Sense Device (A or B Model)	0000	1st drive- 2nd drive- 3rd drive-	2700 4700 4F00 01 -Reset Indicators
2401/2402 Initialize Read	XXXX (Toble Addr)	Tape to Core-	76XX  8 9 10 11 12 13 14 15  0 0  Parity*-0 = Odd 1 = Even 1 = Rd-while-correcting 1 = Packed Format* Density* 00 = 800 bpi 01 = 200 bpi 10 = 556 bpi 0 = Tape Unit 0, 1 = Tape Unit 1 *Ignored on 9-Track
Initialize Write	XXXX (Table Addr)	Core to Tape-	75 XX See Initialize Read (Bit 14 is not used)
Control	0000	Control-	7 4 X X
Sense Device	0000		77XX  8 9 10 11 2 13 M 15  0 0 0 0 0  1 = Reset Indicators  1 = Channel Stop  0 = Sense DSW  1 = Channel Word Count  0 = Select Tape Unit 0  1 = Select Tape Unit 1
System/360 Adapte	er		
Initialize Write	XXXX (Table Addr)	Load Control Word to Adapter Buffer	6 D0 0
Initialize Read	XXXX (Table Addr)	Load Control Word to Adapter Buffer	6E00
Sense Status	0000	Sense DSW-	6F00 1 -Reset Indicators
Word Count	0000	Present Word Count of Data Channel	6F80
Control (Reset)	0000	Generate Reset to Adapter Controls	6000
Console (Area 00	000)		
Data Entry Swit Sense		Load Content of Switches to A-register	0740
Read	XXXX (Core Storage Addr)	A-register to Core Storage	0240
Program Switche Sense	0000	Load Content of Switches to A-register	0760
Read	XXXX (Core Storage Addr)	A-register to Core Storage	0260

#### Input/Output Control Commands

				IOCC		
Device/Function	Ade	dress W	ord	Area, Fun	ction, a	nd Modifier Word
	1	Hex.			Hex.	
Console (Area 000	) (0) Ca-	tinued				
Interrupt (Conso			i			
Sense	16)	0000		Load Indicator Status to A-register	07C0 1	-Reset Indicator
Operations Mon Control	Nonitor 0000		Reset Timer	04E1		
Interval Timers Sense		0000		Load Indicator Status to A-register	0720 1	-Reset Indicator
Control	1-	X000 0 1 2 3 Timer ABC0 Start Timer Stop Timer	ner oer	Start or Stop Timer	0420	
Interrupt Mask I	Register				0.100	
Control	(Levels bits 0- 14-23 1-bit =	XXXX 0-13 u 13, Lev use bits mask unmask	els 0-9)	Levels 0-13- Levels 14-23-	0480 0481	-
Program Interru Control	(Gener with 1- 0-13 u	XXXX rate Into -bit. L se bits ( 14–23 ( 9 .)	evels 0-13,	Levels 0-13- Levels 14-23-	04A0 04A1	
Digital Input						
Direct Program	Control	xxxx		DI or PI Group	5 A	
Read		dr to St		to Core Storage		-DI Addr 40 thru 7F or PI Addr 02 thru 19 
Sense Device	0000		DSW, DI, or PISW A-register	5F 00 01 XX	-DSW -DSW, Reset Indicators -DI Addr 40 thru 7F or PISW Addr 02 thru 15	
Control		0000		Generate Reset to DI Controls	5C20	
Data Channel C	ontrol	xxxx		Set up DC	5 E	
Initialize Read	(Addr	of Data	Table)	Set up DC Controls for Transfer of Data	° ™	8 9 10 11  O = Read Random  O = Read Sequential  10 = Read Single  1 = Ex. Sync.
Analog Input						
Direct Program Write	1	XXXX ddir Loc	cation)	Al- AlE-	81×   ××   - ××	Analog Input to ADC  12345  000  0011-bit res. 01-14-bit res. 10-5-bit res.
					L <sub>1=Ex</sub>	. Sync.
Read	(Ad	XXXX dr to St C Readi		AI- AIE-	52 82 00 80	ADC to Core  -Sequential Programmed Operation
Control		0000		AI- AIE-	5400 8400	Reset Controls and Registers
Sense Device		0000		AI- AIE-	57 87 0 8	-AI -Comparator -Reset Indicators

		locc			
Device/Function	Address Word	Area, Fund	ction, and Modifier Word		
	Hex.		Hex.		
Analog Input Cont  Data Channel C Initialize Write  Initialize Read		Al- AlE- — — — — — — Al- AIE-	.0.	(Set up DC for Transfer of Mpx Addr and Limit Words)  23 14 15  00 0  00 = 11 - bit res. 10 = 8 - bit res. 11 DC Operation 2 DC Operation	
Digital and Analo Direct Program Write	<del></del>	Core Storage to DAO Device	61 XX		
Control	0000		64 20 40 80	-Reset DAO Controls -Initiate Simultaneous Transfer from Registers -Start Pulse Output Timer	
Sense Device	0000	DSW to A A-register	6700 01	-Reset Indicators	
Data Channel C Initialize Write	Centrol XXXX  (Addr of Data Table)	Set up DC Controls to Transfer Data	65 X0 [	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	

### **IOCC Format**



### Interrupts

Interrupt	Priority	Core Storag	e Location		LSW
menopi	Level	Decimal	Hex.	'	W**
Internal	1	8	8	Yes )	
Trace	26	9	9	No	
** CE	27	10	A	No	
*External 0	2	11	В	Yes	
1	3	12	c	Yes	
2	4	13	D	Yes	
3	5	14	Ε	Yes	
4	5 6 7	15	F	Yes >	Basic
5	7	16	10	Yes	
6	8	17	11	Yes	
2 3 4 5 6 7	9	18	12	Yes	
8	10	19	13	Yes	
9	11	20	14	Yes	
10	12	21	15	Yes	
11	13	22	16	Yes	
12	14	23	17	Yes )	
13	15	24	18	Yes	
14	16	25	19	Yes	Special
15	17	26	1A	Yes	Feature
16	18	27	1 18	Yes	Group 1
17	19	28	IC	Yes	
18	20	29	10	Yes	
19	21	30	16	Yes	Special
20	22	31	l IF	Yes	Feature
21	23	32	20	Yes	Group 2
22	24	33	21	Yes	
23	25	34	22	Yes	

<sup>\*</sup> External Interrupt cannot occur at the end of an XIO or BSI instruction.

<sup>\*\*</sup> A CE Interrupt Stores the return link in core location 10 (decimal) and starts execution at core location 0001, Interrupts are prevented in the same manner as for the standard forced BS1.

#### Instruction Set

Hexadecimal	Branch Instructions	Symbol	Meaning		
BEOOXXXX BF8OXXXX BC8OXXXX BD8OXXXX BE8OXXXX	Compare A and Q with contents of CSL at EA (Addr+XR2) and EA+1 Compare A and Q with contents of CSL at EA (Addr+XR3) and EA+1 Compare A and Q with contents of CSL at EA (V in CSL at Addr) and EA+1 Compare A and Q with contents of CSL at EA (V in CSL at "Addr+XR1") and EA+1 Compare A and Q with contents of CSL at EA (V in CSL at "Addr+XR2") and EA+1 Compare A and Q with contents of CSL at EA (V in CSL at "Addr+XR2") and EA+1	A Accumulator Q Accumulator Extension Addr Contents of the address portion of a two-word instructive CSL Core storage location DISP Contents of the displacement portion of a one-word in EA = Effective address (See Figure 1- ) EA + 1 Next higher address from the effective address 1 Contents of the instruction Register V Value XR1 Contents of Index Register 1 XR2 Contents of Index Register 2 XR3 Contents of Index Register 3 X Hexadecimal value can be 0-F			
	— I/O Instructions —	¥	Used for hexadecimal value	s that have limits	
08XX 09XX	Execute I/O (XIO)  Execute IOCC in CSL at EA (I+DISP) and EA+1  Execute IOCC in CSL at EA (XR1+DISP) and EA+1		Effect	ive Address Co	omputatio
OAXX OBXX OCOOXXXX	Execute IOCC In CSL at EA (XR2+DISP) and EA+1 Execute IOCC In CSL at EA (XR3+DISP) and EA+1 Execute IOCC in CSL at EA (Addr)and EA+1		Tag Bits	F = 0 (Direct Addressing)	F = 1, IA = 0 (Direct Addre
0D00XXXX 0E00XXXX	Execute IOCC in CSL at EA (Addr+XR1) and EA+1 Execute IOCC in CSL at EA (Addr+XR2) and EA+1			EA = I + Disp	EA = Address
0F00XXXX 0C80XXXX 0D80XXXX	Execute IOCC in CSL at EA (Addr+XR3) and EA+1 Execute IOCC in CSL at EA (V in CSL at Addr) and EA+1 Execute IOCC in CSL at EA (V in CSL at "Addr+XR1") and EA+1			EA = XR1 + Disp	EA = Address EA = Address
0E80XXXX 0F80XXXX	Execute IOCC in CSL at EA (V in CSL at "Addr+XR2") and EA+1 Execute IOCC in CSL at EA (V in CSL at "Addr+XR3") and EA+1	i		EA = XR2 + Disp EA = XR3 + Disp	EA = Address  EA = Address

#### on

Tag Bits	F = 0 (Direct Addressing)	F = 1, IA = 0 (Direct Addressing)	F = 1, IA = 1 (Indirect Addressing)					
T = 00	EA = I + Disp	EA = Address	EA = C (Address)					
T = 01	EA = XR1 + Disp	EA = Address + XR1	EA = C (Address + XR1)					
T = 10	EA = XR2 + Disp	EA = Address + XR2	EA = C (Address + XR2)					
T = 11	EA = XR3 + Disp	EA = Address + XR3	EA = C (Address + XR3)					
<u> </u>								

 $\begin{array}{l} \text{Disp} = \text{Contents of Displacement field of instruction} \\ \text{C} = \text{Contents of location specified by Address or Address} + \text{XR1} \,, \, 2 \, \text{or} \,\, 3 \end{array}$ 

#### Internal Interrupt ILSW

REA	FEATURE	0	1	2	<u>`</u>		1	2		3	3	9	10	11	12	13	14	15
NEA .	Console Interrupt				Invali Op Co		Parity Error	Stora Prote Viola	ct Chec	k used	d.)							
0	Interval Timers	* Timer A	* Timer B	Timer C	<b>~</b>						Ĭ_							
U	Data Entry Switches	0	1	2	3	4		5	6	7	8	9	10	11	12	13	14	15
	Sense Switches	0	Sen	se2	3	4		Pro	6	7	8	9	10	11 CE S	ense 12	13	14	15
1- 15-	1816 Printer-Keyboard 1053 Printer -In First Group -In Second Group	* Printer Service Response	* Keyboard Service Response (1816)	* Keyboard Request (1816)		Printer Busy		inter ot ady	Keyboard Not Ready	Storage Protect Violation (1816)	Keyboard Parity Error (1816)	Printer Parity Error			<sup>†</sup> CE Busy	<sup>†</sup> CE Not Ready		
2- 17-	1442 Card Read Punch -First -Second			Error	Last Card	* Operat Comple	te Err		Storage Protect Violation	Feed Check Read Station					†CE Busy	†CE Not Ready	Busy	Not Ready
3	1054/1055 Paper Tape Reader/Punch	PT Reader Any Error	* PT Reader Service Request	PT Punch Parity Error	* PT Punch Service Request	PT Reader Busy	No	ader	PT Punch Busy	PT Punch Not Ready	PT Reader Parity Error	PT Reader Storage Protect	<sup>†</sup> CE PT Reader Busy	<sup>†</sup> CE PT Reader Not Rdy	<sup>†</sup> CE PT Punch Busy	<sup>†</sup> CE PT Punch Not Rdy		
4- 8- 9-	1810 Disk Storage "A" First Drive Second Drive Third Drive	Any Error	* Operation Complete	Disk Not Ready	Disk Busy (R/WorCtrl)	Carria Home		rity ror	Storage Protect Error	Data Error	Write Select Error	Data Overrun		<sup>†</sup> CE Not Ready	†CE Busy		Sector Count High	Sector Count Low
4- 8- 9-	1810 Disk Storage "B" First Drive Second Drive Third Drive	Any Error	* Operation Complete	Disk Not Ready	Disk Busy (R/W orCtrl)	Carria Home		rity	Storage Protect Error	Data Error	Write Select Error	Data Overrun	Seek Error	<sup>†</sup> CE Not Ready	<sup>†</sup> CE Busy	"C" Model Access	Sector Count High	Sector Count Low
5	1627 Plotter	* Service Response	Parity Error												†CE Busy	<sup>†</sup> CE Not Ready	Busy	Not Ready
6	1443 Printer	* Transfer Complete	Error	* Printer Complete	Channel 9	Chann 12	el Ch	nannel 1	Parity				<sup>†</sup> CE Carriage Busy	<sup>†</sup> CE Printer Busy	<sup>†</sup> CE Printer Not Ready	Carriage Busy	Printer Busy	Printer Not Ready
10- 16-	Analog Input -Basic -Expander	t End of Table	DPC SS Conv Complete	DPC Rly Conv Complete	* Storage Protect Violation	* Parity Contro Error	l Do	rity ata ror	* Overload	• Overlap Conflict	Cyc Steal SS,AMAR Busy	DPC Relay Busy						Any Error
10- 16-	Comparator -Al Basic -Al Expander	* High Out of Limit	Low Out of Limit	* Overload	AMAR SS MPX				AMAR 512	AMAR 256	AMAR 128	AMAR 64	AMAR 32	AMAR 16	AMAR 8	AMAR 4	AMAR 2	AMAR 1
11	Digital Input	* Parity Error	Storage Protect Violation	* DI Scan Complete	* Command Reject						T. Company							DI Busy
	PISW	-	1	1	1				Process Inte	rrupt Points	T Customer As	i signed Group I	s) ———		1	I I	<del> </del>	-
12	Digital and Analog Output	* Parity Error	Pulse Output Timer	D & A Out Scan Complete	* Command Reject	Data Chann Activ												D/AO Busy
	5/360 Adapter	* Command Reject	1800 Command Stored	360 Command Stored	• Halt	Data Check	Pr	orage otect iolation	• Transfer End	* End of Table	-			360 Comman	d Byte			-
13	Adapter Word Counter			-	1				Wo	d Count (1's	Complement	)	1				1	<del> </del>
14	Tape Control Unit		Tape Unit 1 Select	* Command Reject	End of	Chair Stop	Pr Vi	orage otect iolation	Tape Data Error	Data Bus Out or P-C Parity Error	Data Overrun Error	* Operation Complete	CE Diagnostic Indicator	Wrong Length Record	At Load Point	Tape Indicator or Mark	Tape Busy or Rewind	Tape Busy or Not Read
	TCU Word Counter	00 = True (		-						<u> </u>	Word	Count —						1