B, // Meel





Systems Reference Library

IBM 1800 Functional Characteristics

This manual provides basic programming and operating information for the IBM 1800 System. The manual includes typical application areas, Processor-Controller instruction set, digital and analog input/output, and System/360 interface. The Appendixes provide hexadecimal to decimal conversion, summary tables of the instruction set and instruction execution times.



PREFACE

This manual provides the basic programming and operating information for the IBM 1800 System.

Reference Publications

The following Systems Reference Library publications provide additional information about the 1800 System.

IBM 1800 Data Acquisition and Control System:

- 1. System Summary (Form A26-5920)
- 2. Data Processing I/O Units (Form A26-5969)
- 3. Installation Manual Physical Planning (Form A26-5922)
- 4. Configurator (Form A26-5919)

This publication (Form A26-5918-5) is a major revision of and makes obsolete the previous edition: Form A26-5918-4 with Technical Newsletter N26-0170. Significant changes have been made throughout this publication. These changes are indicated by vertical lines in the margin to the left of the change. Changed illustrations are indicated by a bullet (•) to the left of the illustration title.

Copies of this and other IBM publications can be obtained through IBM Branch Offices.

This manual was prepared by the IBM Systems Development Division, Product Publications, Dept. 455, Bldg. 014, San Jose, California 95114. Send comments concerning the contents of this manual to this address.

© International Business Machines Corporation, 1966

CONTENTS

INTRODUCTION	1	Execute I/O (XIO)	
APPLICATIONS	1	Area Code Zero	
Process Control	1	INTERVAL TIMERS	42
High Speed Data Acquisition · · · · · · · · · · · · · · · · · · ·	2		
Other Acquisition and Control	2	STORAGE PROTECTION	43
SYSTEM DESCRIPTION	3		
Processor-Controller (P-C) · · · · · · · ·	3	PARITY	44
Process Input/Output Features	3		
Data Processing I/O Units	4	OPERATIONS MONITOR	45
System Data Flow	4	POWER FAILURE PROTECT	45
1800 SYSTEM UNITS AND FEATURES	C	PROCESSOR-CONTROLLER CONSOLE	10
PROCESSOR-CONTROLLERS	6	Push-Button Switches and Lights	
	6	Emergency Pull Switch	
Core Storage	6	- · ·	
Instruction Formats	8	Toggle Switches	
P-C Registers	9	Console Indicators	
P-C Data Flow	10	Data Flow Displays	
Data Flow Examples	11	Display Procedures	
NUMBER SYSTEMS	13	Program Failure - Restart	54
INSTRUCTION SET	15	I/O CONTROL	55
Load and Store Instructions	17 -	On-Line Servicing Considerations	
Load Accumulator (LD)	17	Direct Program Control Operation	
Double Load (LDD)	17	Data Channel (DC)	
Store Accumulator (STO)	18	Data Channel Operation	
Double Store (STD)	18		
Load Index (LDX)	19	INTERRUPT	62
Store Index (STX)	20	Interrupt Levels	
Store Status (STS)	20	Status Words	
Load Status (LDS)		Programmed Operation	
Arithmetic Instructions	21	110grammed Operation	01
	23	ANALOG INPUT	71
Add (A)	23	Analog Input Units and Features	
Double Add (AD)	23		
Subtract (S)	24	1851 Multiplexer Terminal	
Double Subtract (SD)	25	Multiplexer/R	
Multiply (M)	26	Multiplexer/S (HLSE)	
Divide (D)	26	Signal Conditioning Elements	
Logical AND (AND)	27	Differential Amplifier	
Logical OR (OR)	27	Analog-Digital Converter (ADC)	
Logical Exclusive OR (EOR)	28	Comparator	
Shift Instructions	29	Analog Input Expander	
Shift Left Logical A (SLA)	29	Programmed Operation	78
Shift Left Logical A & Q (SLT)	29	I/O CONTROL COMMANDS - ANALOG	
Shift Left and Count A (SLCA)	29	INPUT	81
Shift Left and Count A & Q (SLC)	30	Direct Program Control	81
Shift Right Logical A (SRA)	31	Data Channel	81
Shift Right A & Q (SRT)	31	ANALOG INPUT EXECUTION TIMES	84
Rotate Right A & Q (RTE)	31	Direct Program Control Operations	84
Branch Instructions	32	Data Channel Operations	84
Branch or Skip on Condition (BSC or BOSC)	32	Thermocouple Operation	
Branch and Store Instruction Register (BSI)	33		
Modify Index and Skip (MDX)	34	DIGITAL INPUT	89
Wait (WAIT)	35	1826 Data Adapter Unit	
Compare (CMP) · · · · · · · · · · · · · · · · · · ·	35	Digital Input Units and Features	
Double Compare (DCM)	36	Digital Input Data Channel Adapter	

Digital Input	91	PROGRAM	MED OPERATION	114
Pulse Counter	92	Control (Sy	stem/360)	115
Process Interrupt	92	Sense (Syst	em/360)	115
Digital Input Addressing	93	Read or Re	ad Backward (System/360)	115
Programmed Operation	93		em/360)	116
I/O CONTROL COMMANDS - DIGITAL	• -		ystem/360)	117
INPUT.	94		on (System/360)	117
Direct Program Control	94	-	ystem/360)	117
Data Channel	94))	118
Dava Chamer VIVIII	0.2	,	ead (1800)	118
DIGITAL AND ANALOG OUTPUT	97		rite (1800)	119
DIGITAL OUTPUT	99		00)	119
ANALOG OUTPUT	99	•	•	
Digital-to-Analog Conversion · · · · · · ·	99	APPENDIX A.	HEXADECIMAL-DECIMAL	
DAO PROGRAMMED OPERATION · · · · ·	100		CONVERSION	121
I/O CONTROL COMMANDS - DIGITAL				
AND ANALOG OUTPUT	100	APPENDIX B.	1800 INSTRUCTION SET	126
Direct Program Control	100			
Data Channel		APPENDIX C.	INSTRUCTION EXECUTION	
DATA TABLE FORMATS	101		TIMES	129
Data Table Layouts				
ADDRESS ASSIGNMENT		APPENDIX D.	I/O DEVICE ADDRESSING	132
Fixed Assignment				
Additional Assignments		APPENDIX E.	DEVICE STATUS WORDS	138
		ADDENDEZ E	DOWERS OF TWO TARLE	1 00
SYSTEM/360 ADAPTER		APPENDIX F.	POWERS OF TWO TABLE	139
Commands		TAIDEN		1 4 1
Device Status	113	INDEX		141

The ever increasing pace of technology, industry, and business continues to demand more and more reliable, up to date information. History is a good teacher, true, but its compression within the past few decades of progress has taught us that today's problems require real-time answers, not a history of past performances. Data of almost every conceivable nature—available from a myriad of sources—must be collected, analyzed, and translated into terms that can be used to optimize today's performance.

IBM's answer to the demand for real-time data acquisition, analysis, and control is the IBM 1800 Data Acquisition and Control System. The 1800 System is designed to handle a wide variety of realtime applications, process control, and high-speed data acquisition. Each system is individually tailored with modular building blocks that are easily integrated to meet specific system requirements. A large family of real-time process input/output (I/O) devices is included, such as analog input, analog output, digital input, digital output; as well as data processing I/O units, such as magnetic tape, disk storage, line printer, graph plotter, card and paper tape input and output. Data is received and transmitted on either a high-speed cycle-steal basis or under program control, depending on the intrinsic data rate of the I/O device. These capabilities not only meet today's requirements, but those of the future as well.

The 1800's Processor-Controller (P-C) can be used for editing, supervisory control, direct control, or data analysis. A control and data path provides for the attachment of the IBM System/360 where more powerful supervision is required. For example, the System/360 may be used to integrate the commercial aspects of an application with the controlling operations exercised by the 1800. This multiprocessor system's capability enables the handling of real-time applications of any size or complexity.

APPLICATIONS

The 1800 is capable of accepting electrical signals, both analog and digital, from such devices as thermocouples, pressure and temperature transducers, flow meters, analytical instruments, and contacts.

It provides electrical on/off and analog control signals for the customer's controlling devices. Typical applications exist in the area of process control and high speed data acquisition.

PROCESS CONTROL

Industrial processing applications are wide and varied, as are the degrees of control that individual processes may require. Some general process control application areas are:

Primary Metals Production
Primary Metals Finishing
Power Generation
Power Dispatching
Pipeline Transmission
Paper Production
Glass Production
Cement Production
Environmental Control
Pilot Plants
Chemical Processes
Petroleum Refining

The IBM 1800 Data Acquisition and Control System provides maximum flexibility in the types of process data that it can accept and the variety of output signals and data format that it can produce. Some of the degrees of control that an 1800 may exercise follow in order of increasing complexity:

Data Gathering. Process data is gathered by the 1800 System, converted into digital information, and printed to provide: (a) operating records for accounting and supervisory purposes; or (b) a record of experimental data in process research.

Data Collection and Analysis. Process data is collected by the P-C for mathematical analysis. Current performance figures are compared with those obtained in the past, and the results are printed for process operator and management evaluation.

Data Evaluation and Operator Guidance. Process data is collected, analyzed, and evaluated with respect to previously stored guidance charts. Control instructions are then typed out for the process and control room operator, and messages and log sheets are provided for management review.

Process Study: The P-C rapidly collects the process data that is necessary for the development of a model of the process. The model is developed by using a combination of empirical techniques and observing past methods of running the process. When a more complete and more precise description of the process is required, a model is constructed by using such mathematical techniques as correlation analysis and regression analysis. The process control program is then tested on the mathematical model prior to its use on the process. Extensive operator guide information is obtained. In addition, the model represents considerable progress toward complete supervisory control.

Process Optimization: An extensive P-C program, based on the model of the process, directs the 1800 System. Process data is continuously collected and analyzed for computation of optimum operating instructions. These instructions are given to the process operator via an on-line printer.

Supervisory Control: The P-C communicates messages and commands to the operator and, if desired, directly to the process equipment and instrumentation. The sensors that measure process conditions are continuously monitored by the P-C. The P-C program analyzes this information and then generates the required output information.

Messages from the P-C to the operator may be displayed by several methods in the operator's working area. These messages guide the operator in adjusting the status of instruments located at the point of control. Data messages based upon visual observation of the process and its instrumentation are sent back to the P-C or the process operator. These messages are evaluated by the P-C to provide additional output, if required, for continued process operator guidance. Communication between the control room operator and the process is maintained through the P-C.

When the P-C supervisory program computes new set point values, it may—at the discretion of the operator—automatically adjust the set points of the controlling instrumentation to the new values.

HIGH SPEED DATA ACQUISITION

A High Speed Data Acquisition (HSDA) System may be thought of as a monitoring and controlling facility that is used to acquire, evaluate, and record data developed during the testing of a system (or assembly, subassembly, or component). The system here

refers to anything from an anesthetized rodent in the research laboratory to a Saturn V booster on its test stand.

Many types of HSDA Systems are used. Some merely stream data directly from instrumentation to magnetic tape with a minimum of "quick look" information and data editing or checking. However, as experimental work on large systems has become more complex and time consuming, a trend has been observed toward HSDA Systems with more sophisticated data reduction and real-time display requirements. HSDA Systems most readily meet these requirements when the system design is based on a digital computer.

Many aerospace applications, for example, now require control signals to modify the test as a result of out-of-limit conditions or evaluation of sample test data. Thus we find a direct parallel with the historical development of process control systems. They began with data gatherings; progressed to operator guide control; and where the applications required it, automatically applied system output commands directly to the process equipment.

The following are typical HSDA application areas for the 1800 System: $\,$

Missile Check Out
Wind Tunnels
Static Test Stands
Missile Telemetery
Nuclear Reactor Research
Particle Physics Control and Acquisition
Environmental Chambers
Flight Simulators
Hybrid Systems
Medical Research
Medical Analysis—Clinical

OTHER ACQUISITION AND CONTROL

The 1800 System has been designed to handle widely divergent applications which involve real-time processing abilities. Inputs may include signals from only digital sources or from both digital and analog sources If desired, the results of analyzing the required data may be displayed in analog or digital form, or used to cause direct functions.

These applications cover a wide range, including the following areas:

General Research
Traffic Control (vehicle, railways, etc.)
Engine Testing

Component Testing Quality Control Information Display Material Dispatching Marine Operating Systems

SYSTEM DESCRIPTION

Components of the IBM 1800 Data Acquisition and Control System can be used in three basic configurations:

- 1. The 1800 System process I/O equipment attached to the Processor-Controller, with any necessary data-processing I/O units. The minimum system will satisfy initial control and analysis needs and can be expanded to support mediumscale applications.
- The 1800 System process I/O equipment attached directly to an IBM System/360, Model 30, 40, 44, or 50. This configuration is well suited to medium-scale, real-time applications involving substantial data processing loads.
- 3. One or more 1800 Systems (Processor-Controllers, each with appropriate process I/O equipment) attached via channel adapters to a System/360. This configuration is suited to large-scale, real-time applications, and can be expanded to supply almost any combination of data processing capability and real-time input/output channel capacity.

PROCESSOR-CONTROLLER (P-C)

- Central Processing Unit provides arithmetic, logic, and control functions for the 1800 System.
- Stored program controls input/output and processing.
- Standard features include three Index Registers, 12 levels of Priority Interrupt, three Data Channels, three Interval Timers, an Operations Monitor, and an Operator's Console.
- Design includes basic circuitry and controls for attachment of process input/output equipment.

The Processor-Controller contains a binary storedprogram Central Processing Unit (CPU). Within its basic design, it has interrupt and cycle-stealing capabilities which are used in controlling the various I/O devices to be attached to the using system. Index Registers and Indirect Addressing are provided to facilitate address modification and programming.

A complete instruction set with powerful options gives the computer very high performance for tasks normally encountered in data acquisition and control applications.

Two Processor-Controllers are available: the IBM 1801 and the IBM 1802. Each has eight models based on speed and size of the core storage. The 1801 has no provision for magnetic tape, while the 1802 includes the Tape Control Unit for the IBM 2401 and IBM 2402 Magnetic Tape Units.

The System/360 Adapter is available as a special feature of the Processor-Controller to link together the 1800 System and the System/360 Model 30, 40, 44, or 50. With this feature, data can be transferred from one system to the other on a channel-to-channel basis.

PROCESS INPUT/OUTPUT FEATURES

- Modular features are available to match the 1800 System with the process requirements.
- Analog Input converts bipolar voltage or current signals to digital values for use by the computer.
- Digital Input accepts binary information represented by contact closures or voltage levels.
- Analog Output converts digital values to precise voltage levels for operating process devices.
- Digital Output provides binary data to the process in the form of "contact" closures or voltage levels.

Analog Input features include analog-to-digital converters, multiplexers, amplifiers, and signal conditioning equipment to handle all types of process analog and input signals. System conversion rates to 20,000 samples per second are provided, with program selectable resolution and external synchronization. Analog input capacities are 1,024 relay multiplexer points and 256 solid-state (high-speed) multiplexer points. A second analog-to-digital converter can be added to double system analog input performance and capacity.

The Digital Input features provide up to 384 process interrupt points; up to 1,024 bits of contact sense, digital input, high-speed parallel register input; or 128 high-speed pulse counters.

Analog Output features provide up to 128 analog output points for individual or simultaneous operation of a wide range of customer devices.

The Digital Output features provide up to 2,048 bits of pulse output, electronic "contact" operate, and high-speed register output.

DATA PROCESSING I/O UNITS

 Adapters and controls are available for attaching a wide variety of Data Processing I/O Units.

Data Processing I/O Units function with an external document such as a punched card or a reel of magnetic tape. To provide the logical and buffering capabilities necessary for operation on the 1800 System, a control (adapter) feature is available for each I/O Unit.

The following I/O Units can be attached to the 1800 System via the Data Processing I/O attachment features:

1816 Printer-Keyboard (Modified SELECTRIC®)

1053 Printer

1442 Card Read Punch

1054 Paper Tape Reader

1055 Paper Tape Punch

1443 Printer

1627 Plotter

2310 Disk Storage

2401/2402 Magnetic Tape Unit

SYSTEM DATA FLOW

- Data is stored and processed in fixed-length 18bit words for fast parallel manipulation of data.
- The I/O devices are linked to the Processor-Controller via a standard I/O interface.
- Adapter circuitry at each I/O device performs the necessary conversion, buffering, and control functions.
- Cycle-stealing capability permits high-speed transfer of data.


A standard I/O interface is used between the Processor-Controller (P-C) and all input/output devices. Adapter circuitry to accommodate each

type of I/O device is installed in the 1800 System as required. The adapters provide the necessary buffer registers and controls to permit operation on the system.

Configuration 1 shows the data flow between the P-C and the various I/O devices. In a closed-loop system, process conditions are monitored and analyzed continuously, and controlling signals are sent to the devices that control the process. Input data is obtained directly from measuring devices in the process area without the need for off-line conversion equipment. Electrical signals are accepted in analog or digital form from such devices as thermocouples, pressure transducers, digital voltmeters, and contacts. Signal conditioning, multiplexing, and conversion functions are performed by the input circuits. The input data, in 1800 System format, is held in registers until called for entry into core storage.

After the input data has been read and analyzed by the Processor-Controller, the program may select a process control function. Both digital and analog output data can be generated for controlling equipment such as set-point positioners, displays, and telemetry systems. Data processing information can be entered and retrieved in a variety of forms through the DP I/O units and their adapter circuitry.

When a Process I/O device or a DP I/O device is ready to send or receive data, it can notify the Processor-Controller by issuing an interrupt request. The program identifies the source of the interrupt by sensing the status of indicators associated with each I/O device. The program responds to the interrupt by sending the appropriate I/O command to the device. Each I/O command always places a control word on the Out-Bus to specify the input/ output device and the function to be performed. Depending on the intrinsic data rate of the I/O device receiving the control word, the transfer of data between core storage and the device can take place under direct program control, or on a Data Channel operation. A Data Channel transfers data on a high-speed cycle-steal basis, using a data table in core storage for flexibility of scanning rates and patterns. The cycle-stealing capability makes it possible to delay the program for one machine cycle and to use this cycle to transfer the data word between P-C storage and the I/O device. Cycle-stealing and interrupt servicing are conducted by the P-C on a priority basis. This makes it possible to simultaneously control combinations of real-time input/output devices.



Configuration 1. IBM 1800 Data Acquisition and Control System

Note: The illustrations in this manual have a code number in the lower corner, This is a publishing control number and is unrelated to the subject matter.


A brief description of 1800 features and units follows. This description will facilitate an understanding of the P-C instruction set. More detailed descriptions are provided at appropriate sections of the manual. The data processing I/O units (card, paper tape, etc.) are described in the Systems Reference Library publication IBM 1800 Data Acquisition and Control System, Data Processing I/O Units.

PROCESSOR-CONTROLLERS

The Processor-Controllers (1801 and 1802 models), are fixed-word-length, binary computers. Four memory sizes are available-4, 8, 16, or 32K words of 18 bits each—with memory cycle times of 2 or 4 microseconds (usec). Two of the 18 bits are used for (1) storage protection and (2) parity check. There are 16 data bits in each word. A repertoire of instructions (many of which serve multiple functions) includes arithmetic instructions that manipulate both 16-bit and 32bit words (16 data bits are handled in parallel). The 2 µsec system can perform high-speed I/O operations during cycle steal operations via Data Channels at rates up to 500,000 words (or 8,000,000 bits) per second in burst mode. Both indirect addressing and index registers (3) are provided for address modification. Other P-C features include a multi-level interrupt system, three high-resolution interval timers, storage protection, an auxiliary storage for on-line diagnostics, operations monitor, and an operator's console.

Data Representation

The standard or single precision data word is 16 bits in length.



Positive numbers are always in true binary form, whereas negative numbers are in two's complement form. The sign bit (position 0) is always 0 for positive numbers and 1 for negative numbers. The 2's complement of a binary number is defined as its 1's complement increased by one. The 1's complement of a binary number is that number that results by


Decimal	Binary	1's Comp	2's Comp
15	01111	10000	10001
9	01001	10110	10111
3	00011	11100	11101
			17 143

Figure 1. Binary 1's and 2's Complement

replacing each 1 in the number with a 0 and each 0 with a 1. The decimal numbers are shown in Figure 1 with their binary equivalents and 1's and 2's complements:

Bit positions 1 through 15 represent decimal values of 2^{14} through 2^0 respectively. Thus the largest single precision positive number that can be represented is $2^{15}-1$ or 32,767 (a sign bit of 0 and 1's in all other bit positions). The largest negative number is -2^{15} or -32,768 (a sign bit of 1 and 0's in all bit positions). The number zero is represented by all bits being zero. There is no negative zero.

A double precision number of 32 bits can be used to give a number range from +2,147,483,647 to -2,147,483,648 ($2^{31}-1$ to -2^{31}). Two adjacent words must be used in memory with the left-most word at an even address and the right-most word at the next higher odd address.



CORE STORAGE

Core storage sizes of 4096; 8192; 16,384; or 32,768 words are available. Storage cycle times — that is, the time required to transfer a word to or from a memory address — of 4 or $2 \mu sec$ are available.

Each word consists of 18 bits: 16 are data bits which can be either data or instructions; one bit is used for the Storage Protect feature; one bit is used for odd bit parity. Parity includes the 16 data bits and the Storage Protect bit. The parity bit cannot be affected by the program. Detection of a parity check causes an interrupt to the internal interrupt level. See Interrupt section.

Core storage addresses 0001 and 0002 are reserved for CE Interrupt; addresses 0004, 0005, and 0006 are reserved for the Interval Timers; addresses 0008 through 0034 are reserved for interrupt addresses.

Addressing

Core storage addresses begin at 0000 and end at 4095; 8191; 16,383; or 32,767 depending on storage size. Storage wrap around exists; that is, the next sequential address above the highest numbered address is always 0000.

Although core storage addresses have been expressed in decimal (base 10) form up to now, the 1800 P-C uses a binary (base 2) form. Internal addressing and console displays are in 16-bit binary form. For example.

4095 10	equals	00001111111111111_2
8191 ₁₀	equals	000111111111111112
16,383 ₁₀	equals	001111111111111111111111111111111111111
32,767	equals	011111111111111111111111111111111111111

Greater ease of operation is realized when hexadecimal (base 16) representation is used. Programming Systems for the 1800 make use of this notation. A description of binary and hexadecimal number systems is provided in the <u>Number Systems</u> section.

NOTE: When an instruction is excuted, the instruction register (I) contains the address of the <u>next</u> sequential instruction.

<u>Arithmetic</u>

The arithmetic operations of the P-C include add, subtract, multiply, and divide. Negative data is always stored and operated upon in 2's complement form. Addition and subtraction can be done in single or double precision. Multiplication operates on two single precision words to provide a double length product. Division allows the dividend to be double length and uses a single precision divisor to provide a single precision quotient and a single precision remainder.

Overflow and Carry Indicators

The two indicators associated with the Accumulator are Overflow and Carry. The Overflow indicator can be turned on by add, subtract, or divide, and indicates a result larger than can be represented in the Accumulator. The Overflow indicator can also be turned ON by a Load Status instruction. Once Overflow is on, it will not be changed except by testing the indicator, or by a Load Status or Store Status instruction. The Carry indicator provides the information that a carry (or borrow) from the high order position of the Accumulator has occurred.

The Carry indicator is dynamic and changes with each add or subtract operation. The Carry indicator is also affected by Shift Left, Load Status, Store Status, and Compare instructions.

Indirect Addressing

Indirect addressing is a standard feature of the 1800. One level of indirect addressing is provided. Indirect addressing cannot be used with one word instructions. The instructions that can be modified by indirect addressing are indicated in the Instruction Set section. The recognition in the instruction of an Indirect Address control bit (position 8, two-word instruction only) causes the address portion to be treated as an indirect address. The address after indexing (if specified) gives the location of the effective address. An additional memory cycle is required for indirect addressing.

Index Registers

Three index registers (XR) are standard features. The XRs are addressed by the TAG (positions 6 and 7 in the instruction), as follows:

Bits 6 & 7	XR
01	1
10	2
11	3

Operations on the XR, such as load, store, modify and skip, are accomplished through instructions in the basic instruction set. The contents of an Index Register or the Instruction Register are usually used to perform address arithmetic.

Data Channels

Data Channels give the P-C the ability to delay the execution of a program while an I/O device communicates with core storage. For example, if an input unit requires a memory cycle to store data that it has collected, the data channel with its "cycle stealing" capability makes it possible to delay the program during execution of an instruction and store the data word without changing the logical condition of the P-C. After the data is stored, the P-C continues executing the program which was delayed by the "cycle-stealing." This capability should not be confused with interrupt which changes the contents of the Instruction Register.

Cycle stealing by the Data Channels can occur at the end of any core storage cycle. Maximum delay before cycle stealing can occur is 2.25 μ s for the 2 μ s system and 4.5 μ s for the 4 μ s system.

A WAIT instruction, which halts the P-C, will not stop the operations of Data Channels.

Interrupt

The interrupt facility provides an automatic branch in the normal program sequence based upon external conditions (those in the process) or internal conditions (those within 1800). Examples of such conditions are:

- The detection of an external process condition that requires immediate attention.
- A P-C Interval Timer has concluded the recording of a preset time interval.
- A magnetic tape drive has completed a data transfer previously requested and is ready for another request.
- An operator has initiated an interrupt from the P-C console.

These devices and conditions are assigned priority levels by the user. An interrupt request is not honored while the level of the request itself or any higher level is being serviced or if the level requested is masked. A request is honored if the level is not masked and no interrupt is being serviced or if any lower level than that of the request is being serviced. A Wait instruction does not prevent interrupts from being serviced.

INSTRUCTION FORMATS

Two basic instruction word formats are used (Figures 2 and 3). The bits within the instruction words are used in the following manner:

OP	These five bits define which
	operation is to be performed by
	the P-C.
\mathbf{F}	This format bit controls the in-
	struction format. A "zero"
	indicates a single word instruc-
	tion and a "one" indicates a two
	word instruction.
\mathbf{T}	These two Index Tag bits specify
	the base register (XR, I or
	ADDRESS) used in address
	modification or the location
	(XR or DISP) of the shift count.









Figure 2. One-Word Instruction Format














Figure 3. Two-Word Instruction Format

ADDRESS

Table 1. Determining Effective Addresses


	F = 0	F = 1, IA = 0	F = 1, IA = 1
	(Direct Addressing)	(Direct Addressing)	(Indirect Addressing)
T = 00 T = 01 T = 10 T = 11	EA = I+Disp EA = XR1+Disp EA = XR2+Disp EA = XR3+Disp	EA = Address EA = Address+XR1 EA = Address+XR2 EA = Address +XR3	(3) EA = C (Address) EA = C (Address+XR1) EA = C (Address+XR2) EA = C (Address+XR3)

- Contents Of Instruction Register Or Index Register.
- 2 May Be True Positive Quantity Or Negative 2's Complement Quantity.
- 3 C Specifies "Contents" At Location Specified By Address or Address +XR1, 2, or 3.

17 149

Effective Address Generation

The effective address (EA) is developed as shown in Table 1 for most instructions. (Exceptions are noted in the Instructions section.)



P-C REGISTERS

The following registers are used in the manipulation of data within the P-C and may be displayed on the P-C console.

Storage Address Register (SAR)

All P-C program references to storage are under direct control of this 16-bit register. Data Channel (DC) references to storage use the Channel Address Register (CAR) of the active DC. See Data Channel section.

Instruction Register (I)

This 16-bit counter register holds the address of the next sequential instruction. It is automatically incremented for sequential operation of instructions.

Storage Buffer Register (B)

This 16-bit register is used for buffering all word transfers with core storage.

Arithmetic Factor Register (D)

This 16-bit register is used to hold one operand for arithmetic and logical operations. The Accumulator provides the other factor.

Accumulator (A)

This 16-bit register contains the results of any arithmetic operation. It can be loaded from or stored into core storage, shifted right or left, and otherwise manipulated by specific arithmetic and logical instructions.

Accumulator Extension (Q)

This register is a 16-bit low order extension of the Accumulator. It is used during multiply, divide, shifting, and double precision arithmetic.

Shift Control Counter (SC)

This six-bit counter is used primarily to control shift operations.

OP Register (OP)

This five-bit register is used to hold the operation code portion of an instruction.

NOTE: The above registers are also used uniquely in specific operations described later.

P-C DATA FLOW

As shown in the simplified P-C Data Flow block diagram (Figure 4), all instructions and data entering and leaving core storage do so via the B-register. Input devices send data and instructions to the B-register via the In-Bus. Output devices receive data from the B-register via the Out-Bus. As each stored program instruction is selected, its various parts (op code, format bit, etc.) are directed to the Control registers via the B-register and the Out-Bus. The Control registers decode and interpret each instruction before the instruction is executed.


Except for Data Channel operations (see I/O Control section), all instructions and data must first be addressed by the Storage Address Register (SAR)

before leaving core storage. SAR obtains the core storage address from the I-register or the A-register. The contents of the I-register are developed by one of the following means, depending on the P-C operation:

- 1. The I-register is incremented for each instruction during sequential operation of the stored program instructions.
- 2. The effective address of each instruction is developed in the accumulator (A-register) and then transferred to SAR. The contents of the accumulator are saved in an auxiliary (U) register during effective address computation. If the instruction was a branch, the contents of SAR is transferred to the I-register.

Data Transfer, 18 Bits


Each word in core storage comprises 18 bits: 16 data bits, a parity bit (P), and a storage protect bit (S). During P-C operation, the P bit is automatically added or removed to maintain odd parity. The S bit is added or removed by the Store Status instruction, depending on whether a "read only" condition is desired. The 16 data bits enter or leave core storage via the B-register. The P and S bits do so via



individual latches. The latches and the B-register together enable the transfer of 18 bits to and from core storage. The In-Bus and the Out-Bus contain 16 data lines and 2 parity lines. Thus, 18 bits can be transferred between the P-C and the magnetic tape units. (See "Data Formats" in the magnetic tape units section of the 1800 I/O manual.)

DATA FLOW EXAMPLES

The following three examples illustrate the data flow for the Load Accumulator (LD) instruction including an example for each type of addressing (one-word format; two-word format, Direct and Indirect addressing). Circled numbers in each illustration correspond to the numbered items included for that illustration.



One-Word Instruction


Instruction Cycle

- 1. A-register transfers to U-register.
- 2. I-register transfers to SAR (I-register is then incremented).

- 3. SAR addresses the core-storage location containing the instruction.
- 4. Core-storage location transfers to the B-register and out-bus.
- 5. Control registers store various parts of the instruction (op-code, format, and tag).
- 6. Displacement is stored in the D-register.
- a. If tag = 00, I register transfers to Aregister.
 - b. If tag ≠00, the specified XR transfers to A-register.
- 8. Displacement (D-register) is added to A-register.

Execute Cycle

- 9. A-register transfers to SAR (effective address).
- 10. U-register transfers to A-register.
- 11. SAR addresses data word.
- 12. Data word transfers to B-register.
- 13. B-register loads into A-register (through D-register).



Two-Word Instruction, Direct Addressing

Instruction Cycle 1


- 1. A-register transfers to U-register.
- 2. I-register transfers to SAR (I-register is then incremented).
- 3. SAR addresses the core-storage location containing the instruction (1st word).
- 4. Core-storage location transfers to B-register and out-bus.
- 5. Control registers store various parts of the instruction (op code, format, and tag).
- 6. If tag \neq 00, the specified XR transfers to Aregister.

Instruction Cycle 2

- 7. I-register transfers to SAR (I-register is then incremented).
- 8. SAR addresses second word of instruction.
- 9. Second word of instruction (address) is read into B-register.
- 10. Address (from B-register) is stored in D-register.
- 11. a. If tag = 00, D-register transfers to A-register.
 - b. If $tag \neq 00$, D-register is added to A-register (A-register contains contents of XR).

Execute Cycle

- 12. A-register transfers to SAR (effective address).
- 13. U-register transfers to A-register.
- 14. SAR addresses core-storage at effective address (data word).
- 15. Data word transfers to B-register.
- 16. B-register loads into A-register (through D-register).



Two-Word Instruction, Indirect Addressing

Instruction Cycle 1

- 1. A-register transfers to U-register.
- 2. I-register transfers to SAR (I-register is then incremented).
- 3. SAR addresses core-storage location containing the instruction (1st word).
- 4. Core-storage location transfers to B-register and out-bus.
- 5. Control registers store the various parts of the instruction (op-code, format, and tag).
- 6. If tag ≠00, the specified XR transfers to Aregister.

Instruction Cycle 2

- 7. I-register transfers to SAR (I-register is then incremented).
- 8. SAR addresses second word of the instruction.
- 9. Second word of the instruction (address) is read into B-register.
- Address (from B-register) is stored in Dregister.
- 11. a. If tag = 00, D-register transfers to A-register.
 - b. If tag ≠00, D-register is added to A-register. (A-register contains contents of XR.)

Indirect Addressing Cycle

- 12. A-register transfers to SAR.
- 13. SAR addresses core-storage location at address (or address +XR).
- 14. Core-storage location transfers to B-register.
- 15. B-register transfers to A-register (through D-register).

Execute Cycle

- 16. A-register transfers to SAR.
- 17. U-register transfers to A-register.
- 18. SAR addresses core storage at effective address (data word).
- 19. Data word transfers to B-register.
- 20. B-register loads into A-register (through D-register).

NUMBER SYSTEMS

This section is provided for those unfamiliar with binary and hexadecimal number systems. By way of review, it is well to remember that in any number system no single integer can exceed the value of the number system base minus one. For example, nine is the largest integer that can exist in any decimal (base 10) number; one is the largest integer that can exist in any binary (base 2) number; and the integer representing 15 (F) is the largest value integer that can exist in any hexadecimal (base 16) number.

It is also well to remember that any number can be expressed in powers of its base number. For example, 1375₁₀ can be expanded or expressed as

$$1 \times 10^{3} + 3 \times 10^{2} + 7 \times 10^{1} + 5 \times 10^{0}$$

or

$$1000 + 300 + 70 + 5$$

(Any number to the zero power equals one.)

Binary

Binary data consists of two digits: zero and one. Thus, the decimal digits 0 through 9 are expressed in binary form:

DECIMAL	BINARY	DECIMAL	BINARY
0	0000	5	0101
1	0001	6	0110
2	0010	7	0111
3	0011	8	1000
4	0100	9	1001

Note that a one in the rightmost position of the binary number is equivalent to a decimal one; a one in the second position is equivalent to decimal 2; a one in the third position, to 4; a one in the fourth position, 8; if there were a fifth position, a one in that position would be equivalent to 16; a one in the sixth, 32, and so on. The decimal equivalent of each position is twice that of the position to its right. See Appendix F for Powers of Two Table.

Hexadecimal

Hexadecimal data is expressed to the base 16 and is related to decimal numbers:

Thus, hexadecimal numbers proceed from 0 through F (0 through 15 decimal), 10 through 1F (16 through 31 decimal), 20 through 2F (32 through 47 decimal), etc.


Binary to Hexadecimal Conversion

Binary numbers can be separated into four-position groups for conversion to hexadecimal. For example, the binary number 010101011111 can be separated as follows:

$$\frac{0101}{5}$$
 $\frac{0101}{5}$ $\frac{1111}{F}$

Thus,

$$0101010111111_2 = 55F_{16}$$



17150 A

Figure 5. Hexadecimal - Decimal Conversion

Hexadecimal to Decimal Conversion

Hexadecimal numbers can be converted to decimal numbers by expanding each position in the manner previously shown. For example,

$$55F_{16} = 5 \times 16^{2} + 5 \times 16^{1} + 15 \times 16^{0}$$

$$= 5 \times 256 + 5 \times 16 + 15 \times 1$$

$$= 1280 + 80 + 15$$

$$= 1375_{10}$$

Appendix A is a table for the conversion of hexadecimal to decimal and vice versa. It is partly reproduced here (Figure 5) for explanatory purposes. Note that the decimal number 0489 is boxed in the table and that the two high-order significant hexadecimal numbers found to the extreme left are 1E. The low-order-hexadecimal number (9) is found above $(0489_{10} = 1E9_{16})$. Note also that the binary repretation is shown above the table as it would appear in a console register (0000000111101001).

Thus, from the table in Figure 5, it can be seen that the hexadecimal numbers 1F0 and 1FF equal the decimal numbers 496 and 511. Or, starting from inside the table again, the decimal numbers 50 and 63 equal the hexadecimal numbers 32 and 3F.

The 1800 instruction set is shown in Table 2. An invalid code (0000) enables the programmer to detect an inadvertent branch to a blank area of core storage. Each instruction falls into one of five classes. Note that the instructions which may be used with indirect addressing are indicated in the Indirect Addressing column. Some instructions perform multiple uses, as specified by their control bits. A more complete breakdown of instructions, including hexadecimal representations, is found in sections for each instruction and in Appendix B. Execution times are provided in Appendix C.


Table 2. Instruction Set


Class	Instruction	Indirect Addressing	Mnemonic
Load and	Load Accumulator	Yes	LD
Store	Double Load .	Yes	LDD
	Store Accumulator	Yes	STO
i	Double Store	Yeş	STD
l	Load Index	**	LDX
	Store Index	Yes	STX
· ·	Load Status	No	LDS
	Store Status	Yes	STS
Arithmetic	Add	Yes	A
ĺ	Double Add	Yes	AD
	Subtract	Yes	S
	Double Subtract	Yes	SD
	Multiply	Yes	М
1	Divide	Yes	D
	And	Yes	AND
	Or	Yes	OR
	Exclusive Or	Yes	EOR
Shift	Shift Left Instructions		
	Shift Left Logical (A) *	No	SLA
	Shift Left Logical (AQ)*	No	SLT
	Shift Left and Count (AQ)*	No	SLC
	Shift Left and Count (A) *	No	SLCA
	Shift Right Instructions		
	Shift Right Logical (A)*	No	SRA
	Shift Right Arithmetically (AQ)*	No	SRT
	Rotate Right (AQ)*	No	RTE
Branch	Branch and Store I	Yes	BSI
	Branch or Skip on Condition	Yes	BSC(BOSC)
	Modify Index and Skip	**	MDX
l	Wait	No	WAIT
	Compare	Yes	CMP
	Double Compare	Yes	DCM
1/0	Execute I/O	Yes	XIO

^{*} Letters in parentheses indicate registers involved in shift operations.

17151 D

Hexadecimal Representation





The hexadecimal version(s) of each instruction is provided with its description. The hexadecimal number is derived by dividing each word into groups of four bits each and assigning a hexadecimal value corresponding to the decimal (BCD) value of each group. See Numbering Systems section for hexadecimal values and their corresponding decimal (BCD) values. The above illustration shows a hexadecimal value for each group of four binary bits. Conversion from hexadecimal to decimal can be obtained from Appendix A. For example, the decimal value of the Displacement (45) in the one-word instruction is 69.

Instruction Format and Operation Symbology

The following descriptions of 1800 P-C instructions include the instruction format(s) that can be used with each instruction, the effect of the instruction on the carry and overflow indicators, and the hexadecimal representations of each instruction. Symbols are used to describe the objective of each hexadecimal representation of instructions. The symbols and their meanings are:


Symbol	Meaning
A	Accumulator
Q	Accumulator Extension
ADDRESS	Contents of the Address portion
or	of a two-word instruction.
Addr	
CSL	Core Storage Location
DISP	Contents of the Displacement
	portion of a one-word instruction.
EA	Effective Address (see Table 1)
EA +1	Next higher address from the
	Effective Address


^{**} See the section for the individual instruction (MDX and LDX)

I Contents of the Instruction Register V Value XR1 Contents of Index Register 1 XR2 Contents of Index Register 2 XR3 Contents of Index Register 3	X *	Hexadecimal value can be 0-F. Used for hexadecimal values that have limits. The limits are given below each group of hexadecimal instructions.
---	--------	--

17154 A

LOAD AND STORE INSTRUCTIONS





<u>Description:</u> The contents of the core storage location specified by the effective address (EA) of the instruction replace the contents of the Accumulator (A). The contents of the core storage location are unchanged.

<u>Indicators</u>: The Carry and Overflow indicators are not changed by this instruction.

Hexadecimal Representation

One-Word Instruction


C0XX	Contents of CSL at EA (I+DISP) are
	loaded into A
C1XX	Contents of CSL at EA (XR1+DISP)
	are loaded into A
C2XX	Contents of CSL at EA (XR2+DISP)
	are loaded into A
C3XX	Contents of CSL at EA (XR3+DISP)
	are loaded into A

Two-Word Instruction, Direct Addressing

C400XXXX	Contents of CSL at EA (Addr) are
	loaded into A
C500XXXX	Contents of CSL at EA (Addr +XR1)
	are loaded into A
C600XXXX	Contents of CSL at EA (Addr +XR2)
ř.	are loaded into A
C700XXXX	Contents of CSL at EA (Addr +XR3)
	are loaded into A

Two-Word Instruction, Indirect Addressing

C480XXXX	Contents of CSL at EA (V in CSL at
	Addr) are loaded into A



<u>Description</u>: The contents of the core storage location specified by the instruction (EA) and the next higher core storage location (EA+1) are loaded into the Accumulator (A) and its extension (Q), respectively. This provides double precision load for use with the double precision arithmetic. The EA of the instruction must be an even address for correct operation. If the EA is odd, the contents of that location are entered into both the Accumulator and its extension. The contents of core storage remain unchanged.

 $\underline{\underline{Indicators:}}$ The Carry and Overflow indicators are not changed by this instruction.

Hexadecimal Representation

One-Word Instruction

$\mathbf{C}8\mathbf{X}\mathbf{X}$	Contents of CSL at EA $(I + DISP)$
	and EA $+1$ are loaded into A and Q
C9XX	Contents of CSL at EA (XR1 + DISP)
	and EA+1 are loaded into A and Q
CAXX	Contents of CSL at EA (XR2 + DISP)
	and EA+1 are loaded into A and Q
CBXX	Contents of CSL at EA (XR3 + DISP)
	and EA+1 are loaded into A and Q

Two-Word Instruction, Direct Addressing

CC00XXXX	Contents of CSL at EA (Addr) and
	EA+1 are loaded into A and Q
CD00XXXX	Contents of CSL at EA (Addr +XR1)
	and EA+1 are loaded into A and Q

CE00XXXX Contents of CSL at EA (Addr +XR2)

and EA+1 are loaded into A and Q

CF00XXXX Contents of CSL at EA (Addr +XR3)

and EA+1 are loaded into A and Q

Two-Word Instruction, Indirect Addressing

 $\textsc{CC80}\xspace\xspa$

EA+1 are loaded into A and Q

CD80XXXX CSL at EA (V in CSL at "Addr

+XR1") and EA+1 are loaded into

A and Q

CE80XXXX CSL at EA (V in CSL at "Addr

+XR2") and EA+1 are loaded into


A and Q


CF80XXXX CSL at EA (V in CSL at "Addr

+XR3") and EA+1 are loaded into

A and Q

STORE ACCUMULATOR (STO)





<u>Description</u>: The contents of the Accumulator replace the contents of the core storage location specified by the effective address. The contents of the Accumulator are unchanged.

<u>Indicators</u>: The Carry and Overflow indicators are not changed by this instruction.

Hexadecimal Representations

One-Word Instruction

D0XX	Contents of A are stored in CSL
	at EA (I+DISP)
D1XX	Contents of A are stored in CSL
	at EA (XR1+DISP)
D2XX	Contents of A are stored in CSL
	at EA (XR2+DISP)
D3XX	Contents of A are stored in CSL

at EA (XR3+DISP)

Two-Word Instruction, Direct Addressing


D400XXXX	Contents of A are stored in CSL
	at EA (Addr)
D500XXXX	Contents of A are stored in CSL
	at EA (Addr +XR1)
D600XXXX	Contents of A are stored in CSL
	at EA (Addr +XR2)


D700XXXX Contents of A are stored in CSL at EA (Addr +XR3)


Two-Word Instruction, Indirect Addressing

D480XXXX	Contents of A are stored in CSL
	at EA (V in CSL at Addr)
D580XXXX	Contents of A are stored in CSL
	at EA (V in CSL at "Addr +XR1")
D680XXXX	Contents of A are stored in CSL
	at EA (V in CSL at "Addr +XR2")
D780XXXX	Contents of A are stored in CSL

at EA (V in CSL at "Addr +XR3")







Description: The contents of the Accumulator (A) and its extension (Q) are stored at the core storage locations specified by the effective address (EA) and the EA+1. This provides double precision store for use with the double precision arithmetic. The EA of the instruction must be an even address for correct operation. If the EA is odd, the contents of the Accumulator are stored at the EA and the contents of the Accumulator Extension (Q) will not appear in core storage. The contents of A and Q remain unchanged.

<u>Indicators:</u> The Carry and Overflow indicators are not changed by this instruction.

Hexadecimal Representation

One-Word Instruction


D8XX	Contents of A and Q are stored in
	CSL at EA (I+DISP) and EA+1
D9XX	Contents of A and Q are stored in
	CSL at EA (XR1 +DISP) and EA+1
DAXX	Contents of A and Q are stored in
	CSL at EA (XR2 +DISP) and EA+1
DBXX	Contents of A and Q are stored in
	CSL at EA (XR3 +DISP) and EA+1


Two-Word Instruction, Direct Addressing


DC00XXXX	Contents of A and Q are stored in
	CSL at EA (Addr) and EA+1
DD00XXXX	Contents of A and Q are stored in
	CSL at EA (Addr +XR1) and EA +1
DE00XXXX	Contents of A and Q are stored in
	CSL at EA (Addr +XR2) and EA+1
DF00XXXX	Contents of A and Q are stored in
	CSL at EA (Addr +XR3) and EA+1

Two-Word Instruction, Indirect Addressing

DC80XXXX	Contents of A and Q are stored in
	CSL at EA (V in CSL at Addr) and
	EA+1
DD80XXXX	Contents of A and Q are stored in
	CSL at EA (V in CSL at "Addr
	+XR1") and EA +1
DE80XXXX	Contents of A and Q are stored in
	CSL at EA (V in CSL at "Addr
	+XR2'') and EA +1
DF80XXXX	Contents of A and Q are stored in
	CSL at EA (V in CSL at "Addr







IA = 0 - Load Immediate
IA = 1 - Load Direct

17157 A

<u>Description</u>: An Index Register (XR) or the Instruction Register (I) is loaded by the DISPLACEMENT, the ADDRESS, or the contents of the location specified by the ADDRESS. The T bits indicate which Register is loaded and the F and IA (2-word instruction only) bits determine the source of data.

If the F bit is 0, the register specified by T is loaded with the DISPLACEMENT. The eight high-order positions of the specified register are filled with the value of the sign bit (bit position 8 of instruction) to complete the 16-bit word.

If, however, the F bit is 1, the loading of the register is dependent on the IA bit of the instruction. If the IA bit is 1, the register is loaded with the contents of the word specified by the ADDRESS; if 0, the register is loaded with the ADDRESS portion of the instruction.

<u>Indicators</u>: The Carry and Overflow indicators are not changed by this instruction.

Hexadecimal Representation

One-Word Instructions

on
er 1
er 2
er 3


Two-Word Instruction, Direct Addressing


6400XXXX	Load Addr into the Instruction
	Register
6500XXXX	Load Addr into Index Register 1
6600XXXX	Load Addr into Index Register 2
6700XXXX	Load Addr into Index Register 3

Two-Word Instruction, Indirect Addressing

6480XXXX	Load contents of CSL at Addr into
	Instruction Register
6580XXXX	Load contents of CSL at Addr into
	Index Register 1
6680XXXX	Load contents of CSL at Addr into
	Index Register 2
6780XXXX	Load contents of CSL at Addr into
	Index Register 3







Description: An Index Register, or the Instruction Register, is stored in core storage at the Effective Address (EA). The T bits specify which register is stored and bits 5 (F bit) and 8 (IA) govern the generation of the Effective Address.

<u>Indicators:</u> The Carry and Overflow indicators are not affected.

Hexadecimal Representation

One-Word Instruction

68XX	Store I in CSL at EA (I+DISP)
69XX	Store XR1 in CSL at EA (I+DISP)
6AXX	Store XR2 in CSL at EA (I+DISP)
6BXX	Store XR3 in CSL at EA (I+DISP)

Two-Word Instruction, Direct Addressing

6C00XXXX	Store I in CSL at EA (Addr)
6D00XXXX	Store XR1 in CSL at EA (Addr)
6E00XXXX	Store XR2 in CSL at EA (Addr)
6F00YYYY	Store XB3 in CSL at EA (Addr)


Two-Word Instruction, Indirect Addressing


6C80XXXX	Store I in CSL at EA (value in CSL
	at Addr)
6D80XXXX	Store XR1 in CSL at EA (value in
	CSL at Addr)
6E80XXXX	Store XR2 in CSL at EA (value in
	CSL at Addr)
6F80XXXX	Store XR3 in CSL at EA (value in
	CSL at Addr)

STORE STATUS (STS)

Description: Depending on bit 9 (BO), the Store Status instruction is used in either of two operations:


1. Store the status of the Carry and Overflow indicators.





Bit 9 (BO) in the two word instruction must equal zero. The conditions of the Carry and Overflow indicators are stored in the low-order bits of the word specified by the effective address: Carry indicator at bit 14 and the Overflow indicator at bit 15.

Bits 0 through 7 of the word at the effective address remain unchanged and bits 8 through 13 are reset to zero. The indicators are reset. An ON status stores a one bit; and OFF status a zero bit.



• Indicators: The Carry and Overflow indicators are reset as they are stored.

Hexadecimal Representation

One-Word Instruction

28XX	Store status of indicators in CSL at
	EA (I+DISP)
29XX	Store status of indicators in CSL at
	EA (XR1+DISP)
2AXX	Store status of indicators in CSL at
	EA (XR2+DISP)
2BXX	Store status of indicators in CSL at
	EA (XR3+DISP)

Two-Word Instruction, Direct Addressing

2C00XXXX Store status of indicators in CSL at EA (Addr)
2D00XXXX Store status of indicators in CSL at EA (Addr+XR1)
2E00XXXX Store status of indicators in CSL at

EA (Addr+XR2)

2F00XXXX Store status of indicators in CSL at EA (Addr+XR3)

Two-Word Instruction, Indirect Addressing


2C80XXXX Store status of indicators in CSL at EA (V in CSL at Addr)
2D80XXXX Store status of indicators in CSL at

EA (V in CSL at "Addr +XR1")

2E80XXXX Store status of indicators in CSL at EA (V in CSL at "Addr +XR2")

2F80XXXX Store status of indicators in CSL at EA (V in CSL at "Addr +XR3")

2. Write or clear the storage protect bit from the core storage address specified by the instruction.



The following conditions must exist:

- A two word instruction (F bit equals 1) must be used.
- 2. Bit 9 (BO) must equal 1.
- 3. The Write Storage Protection Bit switch must be on to change storage protection bits.

Then, bit 15 determines whether the storage protect bit for the word specified by the effective address of the instruction is written or cleared:

B15 is zero -- Storage protect bit is cleared. B15 is one -- Storage protect bit is written.

As long as the Write Storage Protection Bit switch remains in the on position the program continues to have the ability to write or clear storage protection bits. If the switch is off this instruction performs as a NO-OP (No-Operation).

Hexadecimal Representation

Two-Word Instruction, Direct Addressing

2C40XXXX Clear storage protect bit in CSL at EA (Addr)

XID THST CYCLE STEAL


OTHER THAN XIO

2C41XXXX	Write storage protect bit in CSL at
	EA (Addr)
2D40XXXX	Clear storage protect bit in CSL at
	EA (Addr +XR1)
2D41XXXX	Write storage protect bit in CSL at
	EA (Addr +XR1)
2E40XXXX	Clear storage protect bit in CSL at
	EA (Addr +XR2)
2E41XXXX	Write storage protect bit in CSL at
	EA (Addr +XR2)
2F40XXXX	Clear storage protect bit in CSL at
	EA (Addr +XR3)
2F41XXXX	Write storage protect bit in CSL at
	EA (Addr +XR3)

Two-Word Instruction, Indirect Addressing

2CC0XXXX	Clear storage protect bit in CSL at
	EA (V in CSL at Addr)
2CC1XXXX	Write storage protect bit in CSL at
	EA (V in CSL at Addr)
2DC0XXXX	Clear storage protect bit in CSL at
	EA (V in CSL at ''Addr +XR1'')
2DC1XXXX	Write storage protect bit in CSL at
	EA (V in CSL at ''Addr +XR1'')
2EC0XXXX	Clear storage protect bit in CSL at
	EA (V in CSL at ''Addr +XR2'')
2EC1XXXX	Write storage protect bit in CSL at
	EA (V in CSL at ''Addr +XR2'')
2FC0XXXX	Clear storage protect bit in CSL at
	EA (V in CSL at ''Addr +XR3'')
2FC1XXXX	Write storage protect bit in CSL at

EA (V in CSL at "Addr +XR3")



Description: This instruction applies to the single word format only. The Carry and Overflow indicators are loaded with the status of the bits in positions 14 (Carry) and 15 (Overflow) of the instruction. Normally this status was stored into this instruction by a previous Store Status instruction. Core Storage remains unchanged. A one bit causes an indicator ON condition and a zero bit an indicator OFF condition.


BIT 2 OF 1/0 DSW 5 SET TO 1
NO INTERPORT OCCURS


21
INTERNAL INTERPORT OCCURS

IF CHECK STOP ON MACHINE STOPS

<u>Indicators:</u> The Carry and Overflow indicators are set according to the bits at positions 14 and 15.		2001	Set OVERFLOW ON and CARRY OFF
Hexadecimal Representation One-Word Instruction (only)		2002	Set OVERFLOW OFF and CARRY ON
2000	Set CARRY and OVERFLOW indicators OFF	2003	Set CARRY and OVERFLOW indicator ON

ARITHMETIC INSTRUCTIONS





<u>Description</u>: The contents of the core storage location specified by the instruction are added to the contents of the accumulator. Two's complement arithmetic is used; that is, both negative operands and sums are in two's complement form. The contents of the core storage remains unchanged. See Appendix C for details of "data addition."

Indicators: The Overflow indicator is turned ON if the magnitude of the sum is too large to be represented in the Accumulator; that is, greater than $+2^{15}-1$ or less than -2^{15} (this is detected by a resultant carry out of one and only one of the two high-order bit positions of the accumulator). If overflow was previously ON, it is not changed. (Overflow can be reset by testing, or a Load Status or Store Status instruction. See Branch or Skip on Condition instruction.) The Carry indicator is set by a carry out of the high-order bit position of the accumulator.

Hexadecimal Representation

One-Word Instruction

80XX	Add contents of CSL at EA (I+DISP)
81XX	to A
OIAA	Add contents of CSL at EA (XR1+DISP) to A
82XX	Add contents of CSL at EA (XR2+DISP)
	to A
83XX	Add contents of CSL at EA (XR3+DISP)
	to A

Two-Word Instruction, Direct Addressing

8400XXXX Add contents of CSL at EA (Addr) to A

8500XXXX Add contents of CSL at EA (Addr+XR1) to A

8600XXXX Add contents of CSL at EA (Addr+XR2) to A

8700XXXX Add contents of CSL at EA (Addr+XR3) to A


Two-Word Instruction, Indirect Addressing


8480XXXX Add contents of CSL at EA (V in CSL at Addr) to A

8580XXXX Add contents of CSL at EA (V in CSL at "Addr+XR1") to A

8680XXXX Add contents of CSL at EA (V in CSL at "Addr+XR2") to A

8780XXXX Add contents of CSL at EA (V in CSL at "Addr+XR3") to A





Description: The contents of the core storage location specified by the instruction and the next higher addressed location are added to the contents of the Accumulator (A) and its extension (Q). This provides double precision addition where the Accumulator and its extension are considered as one 32 bit accumulator. The sum replaces the contents of A and Q. Core Storage remains unchanged.

The effective address formed by the instruction must be an even address for correct operation. If the effective address is odd, the contents of the location are added to both the Accumulator and its extension, and may be added incorrectly into the Accumulator.

A. 1010 A. 1010 CARRY

A. 1010 OVERFLOW DO 1100 CARRY

A. 1010 OVERFLOW

D. FOII O OVERFLOW

D. FOII O OVERFLOW

Indicators: When the instruction is completed, the Carry indicator represents the results of this instruction — not previous instructions. The Carry indicator is set ON by detection of a Carry out of the high-order position of the Accumulator.

The Overflow indicator is turned ON by this instruction if the magnitude of the sum is greater than $+2^{31}-1$ or less than -2^{31} . If this indicator was ON before the instruction, no change occurs. If OFF, it is turned ON when the magnitude of the number is too large to be represented (this is detected by a carry out of one and only one of the two high-order bits of the Accumulator).

Hexadecimal Representation

One-Word Instruction


88XX	Add contents of CSL at EA (I+DISP) and
	EA+1 to A and Q
89XX	Add contents of CSL at EA (XR1+DISP)
	and EA+1 to A and Q
8AXX	Add contents of CSL at EA (XR2+DISP)
	and EA+1 to A and Q
8BXX	Add contents of CSL at EA (XR3+DISP)
	and EA+1 to A and Q


Two-Word Instruction, Direct Addressing


8C00XXXX	Add contents of CSL at EA (Addr)
	and EA+1 to A and Q
8D00XXXX	Add contents of CSL at EA
	(Addr+XR1) and EA+1 to A and Q
8E00XXXX	Add contents of CSL at EA
	(Addr+XR2) and EA+1 to A and Q
8F00XXXX	(Add contents of CSL at EA
	(Addr+XR3) and EA+1 to A and Q

Two-Word Instruction, Indirect Addressing

8C80XXXX	Add contents of CSL at EA (V in
	CSL at Addr) and EA+1 to A and Q
8D80XXXX	Add contents of CSL at EA (V in
	CSL at "Addr+XR1") and EA+1 to
	A and Q
8E80XXXX	Add contents of CSL at EA (V in
	CSL at ''Addr+XR2'') and EA+1 to
	A and Q
8F80XXXX	Add contents of CSL at EA (V in
	CSL at "Addr+XR3") and EA+1 to
	A and Q







Description: The contents of the core storage location specified by the instruction are subtracted from the contents of the Accumulator. The result replaces the contents of the Accumulator. Two's complement arithmetic is used; that is, both negative operands and differences are in two's complement form. Core Storage remains unchanged.

Indicators: The Overflow indicator is turned ON if the magnitude of the difference is too large to be represented in the Accumulator; that is, greater than $+2^{15}-1$ or less than -2^{15} . If Overflow was previously ON, it is not changed. (Overflow can be reset by testing or a Load or Store Status instruction. See Branch or Skip on Condition Instruction.) This is detected by a borrow from one and only one of the two high-order bit positions of the accumulator. The Carry indicator is set by a borrow from the high-order position.

Hexadecimal Representation

One-Word Instruction

90XX	Subtract contents of CSL at EA
	(I+DISP) from A
91XX	Subtract contents of CSL at EA
	(XR1+DISP) from A
92XX	Subtract contents of CSL at EA
	(XR2+DISP) from A
93XX	Subtract contents of CSL at EA
	(XR3+DISP) from A

Two-Word Instruction, Direct Addressing

9400XXXX Subtract contents of CSL at EA (Addr) from A

9500XXXX Subtract contents of CSL at EA

(Addr+XR1) from A

9600XXXX Subtract contents of CSL at EA

(Addr+XR2) from A

9700XXXX Subtract contents of CSL at EA

(Addr+XR3) from A

Two-Word Instruction, Indirect Addressing

9480XXXX Subtract contents of CSL at EA

(V in CSL at Addr) from A

9580XXXX Subtract contents of CSL at EA

(V in CSL at "Addr+XR1")

from A

9680XXXX Subtract contents of CSL at EA

(V in CSL at "Addr+XR2")


from A


9780XXXX Subtract contents of CSL at EA

(V in CSL at "Addr+XR3")

from A

DOUBLE SUBTRACT (SD)





Description: The contents of the core storage location specified by the instruction and the next higher memory location are subtracted arithmetically from the contents of the Accumulator (A) and its extension (Q). This provides double precision subtraction where the Accumulator and its extension are considered as one 32-bit accumulator. The difference replaces the contents of A and Q. Memory remains unchanged. The effective address formed by the instruction must be an even address for correct operation. If the effective address is odd, the contents of that location are subtracted from both the Accumulator and its extension, and may be incorrect in the Accumulator.

Indicators: The Overflow indicator is turned ON if the magnitude of the difference is too large to be represented in the Accumulator (A) and its extension (Q), or more specifically, greater than $+2^{31} - 1$ or less than -2^{31} . This is detected by a borrow from one and only one of the two high-order bit positions of the Accumulator. If Overflow was previously ON, it is not changed. (Overflow can be reset by testing or by a Load or Store Status instruction. See Branch or Skip on Condition instruction.) The Carry indicator is set by a borrow from the high-order position.

Hexadecimal Representation

One-Word Instruction


98XX	Subtract contents of CSL at EA (I+DISP)
	and EA+1 from A and Q
99XX	Subtract contents of CSL at EA
	(XR1+DISP) and EA+1 from A and Q
9AXX	Subtract contents of CSL at EA
	(XR2+DISP) and EA+1 from A and Q
9BXX	Subtract contents of CSL at EA
	(XR3+DISP) and EA+1 from A and Q

Two-Word Instruction, Direct Addressing

Ç
Ş
Ç

Two-Word Instruction, Indirect Addressing

9C80XXXX	Subtract contents of CSL at EA
	(V in CSL at Addr) and EA+1
	from A and Q
9D80XXXX	Subtract Contents of CSL at EA
	(V in CSL at "Addr+XR1") and
	EA+1 from A and Q
9E80XXXX	Subtract contents of CSL at EA
	(V in CSL at "Addr+XR2") and
	EA+1 from A and Q
9F80XXXX	Subtract contents of CSL at EA
	(V in CSL at "Addr+XR3") and
	EA+1 from A and Q



Description: The contents of the core storage location specified by the instruction (multiplicand) are multiplied algebraically by the contents of the Accumulator (multiplier). The 32-bit product replaces the contents of the Accumulator (A) and its extension (Q). The most significant bits of the product are in the Accumulator. Core storage remains unchanged. The product is in the double precision format.

<u>Indicators</u>: Neither the Overflow nor the Carry indicators are changed.

<u>Programming Note:</u> The largest product that can be developed is 2^{30} . This occurs when the multiplier and multiplicand are both the largest negative numbers, -2^{15} .

Hexadecimal Representation

One-Word Instruction

A0XX Multiply contents of CSL at EA (I+DISP) by A

A1XX Multiply contents of CSL at EA (XR1+DISP) by A

A2XX Multiply contents of CSL at EA (XR2+DISP) by A

A3XX Multiply contents of CSL at EA (XR3+DISP) by A

Two-Word Instruction, Direct Addressing

A400XXXX Multiply contents of CSL at EA

(Addr) by A

A500XXXX Multiply contents of CSL at EA

(Addr+XR1) by A

A600XXXX Multiply contents of CSL at EA

(Addr+XR2) by A

A700XXXX Multiply contents of CSL at EA

(Addr+XR3) by A

Two-Word Instruction, Indirect Addressing

A480XXXX Multiply contents of CSL at EA

(V in CSL at Addr) by A


A580XXXX Multiply contents of CSL at EA


(V in CSL at "Addr+XR1") by A

A680XXXX

A780XXXX

Multiply contents of CSL at EA (V in CSL at "Addr+XR2") by A Multiply contents of CSL at EA (V in CSL at "Addr+XR3") by A





<u>Description</u>: The contents of the Accumulator and its extension (a 32-bit double precision word) are divided by the contents of the core storage location specified by the instruction. The quotient and remainder replace the contents of the Accumulator and the Accumulator extension, respectively. The "sign" of the remainder is the same as the dividend.

The largest dividend that can correctly be operated upon is $2^{30} + 2^{15} - 1$ if divided by the largest negative divisor (-2^{15}) .

<u>Indicators</u>: The Overflow indicator is turned ON when division by zero is attempted or when the quotient overflow condition exists. A quotient overflow occurs when the factors are such that the quotient would exceed the range of -2^{15} to $+2^{15}-1$. An overflow causes the accumulator and its extension (Q) to be left in an undefined state. Divide by zero leaves the Accumulator and its extension unchanged.

Hexadecimal Representation

One-Word Instruction

A8XX Divide A and Q by contents of CSL at EA (I+DISP)

A9XX Divide A and Q by contents of CSL at EA (XR1+DISP)

AAXX Divide A and Q by contents of CSL at EA (XR2+DISP)

ABXX Divide A and Q by contents of CSL at EA (XR3+DISP)

Two-Word Instruction, Direct Addressing

AC00XXXX Divide A and Q by contents of CSL at EA (Addr)

AD00XXXX Divide A and Q by contents of CSL

at EA (Addr+XR1)

AE00XXXX Divide A and Q by contents of CSL

at EA (Addr+XR2)

AF00XXXX Divide A and Q by contents of CSL

at EA (Addr+XR3)

Two-Word Instruction, Indirect Addressing

AC80XXXX Divide A and Q by contents of CSL


at EA (V in CSL at Addr)


AD80XXXX Divide A and Q by contents of CSL at EA (V in CSL at "Addr+XR1")

AE80XXXX Divide A and Q by contents of CSL at EA (V in CSL at "Addr+XR2")

AF80XXXX Divide A and Q by contents of CSL at EA (V in CSL at "Addr+XR3")

LOGICAL AND (AND)





Description: The contents of the core storage location specified by the instruction are ANDed bit by bit with the contents of the Accumulator. The following table defines the AND operation.

AND				
Метогу	1	1	0	0
Accum	1	0	1	0
Result	1	0	0	0
			17	176

The result replaces the contents of the Accumulator. Core storage remains unchanged.

Indicators: The Carry and Overflow indicators are not changed by this operation.

Hexadecimal Representation

One-Word Instruction

E0XX AND contents of CSL at EA (I+DISP) with A

E1XX AND contents of CSL at EA (XR1+DISP)

AND contents of CSL at EA (XR2+DISP) E2XX

with A

E3XX AND contents of CSL at EA (XR3+DISP)

with A

Two-Word Instruction, Direct Addressing

AND contents of CSL at EA (Addr) E400XXXX

with A

AND contents of CSL at EA E500XXXX

(Addr+XR1) with A

AND contents of CSL at EA E600XXXX

(Addr+XR2) with A

E700XXXX AND contents of CSL at EA

(Addr+XR3) with A

Two-Word Instruction, Indirect Addressing

AND contents of CSL at EA (V E480XXXX

in CSL at Addr) with A


AND contents of CSL at EA (V E580XXXX

in CSL at "Addr+XR1") with A


E680XXXX AND contents of CSL at EA (V in CSL at "Addr+XR2") with A


AND contents of CSL at EA (V

in CSL at "Addr+XR3") with A




E780XXXX





Description: The contents of the core storage location specified by the instruction are ORed bit by bit with the contents of the Accumulator. The following table defines the OR operation:



The result replaces the contents of the accumulator. Core storage remains unchanged.

<u>Indicators</u>: The Carry and Overflow indicators are not changed by this operation.

Hexadecimal Representation

One-Word Instruction

E8XX OR contents of CSL at EA (I+DISP) with A

E9XX OR contents of CSL at EA (XR1+DISP)

EAXX OR contents of CSL at EA (XR2+DISP) with A

EBXX OR contents of CSL at EA (XR3+DISP) with A

Two-Word Instruction, Direct Addressing

EC00XXXX OR contents of CSL at EA (Addr)
with A

ED00XXXX OR contents of CSL at EA
(Addr+XR1) with A

EE00XXXX OR contents of CSL at EA
(Addr+XR2) with A

EF00XXXX OR contents of CSL at EA

(Addr+XR3) with A


Two-Word Instruction, Indirect Addressing


EC80XXXX OR contents of CSL at EA (V in CSL at Addr) with A

ED80XXXX OR contents of CSL at EA (V in CSL at "Addr+XR1") with A

EE80XXXX OR contents of CSL at EA (V in CSL at "Addr+XR2") with A

EF80XXXX OR contents of CSL at EA (V in CSL at "Addr+XR3") with A





<u>Description:</u> The contents of the core storage location specified by the instruction are Exclusive ORed bit by bit with the contents of the Accumulator. The following table defines the Exclusive OR operation:

Exclusive Of	₹			
Memory	1	1	0	0
Accum	1	0	1	0
Result	0	1	1	0
			17	180

The result replaces the contents of the Accumulator. Core storage remains unchanged.

<u>Indicators</u>: The Carry and Overflow indicators are not changed by this operation.

Hexadecimal Representation

One-Word Instruction

F0XX EOR contents of CSL at EA (I+DISP)
with A
F1XX EOR contents of CSL at EA
(XR1+DISP) with A
F2XX EOR contents of CSL at EA
(XR2+DISP) with A
F3XX EOR contents of CSL at EA
(XR3+DISP) with A

Two-Word Instruction, Direct Addressing

F400XXXX EOR contents of CSL at EA (Addr)
with A

F500XXXX EOR contents of CSL at EA
(Addr+XR1) with A

F600XXXX EOR contents of CSL at EA
(Addr+XR2) with A

F700XXXX EOR contents of CSL at EA
(Addr+XR3) with A

Two-Word Instruction, Indirect Addressing

F480XXXX EOR contents of CSL at EA (V in CSL at Addr) with A

F580XXXX EOR contents of CSL at EA (V in CSL at "Addr+XR1") with A

F680XXXX EOR contents of CSL at EA (V in CSL at "Addr+XR2") with A

F780XXXX EOR contents of CSL at EA (V in CSL at "Addr+XR3") with A


SHIFT INSTRUCTIONS

All shift instructions are single word format only (F=0). They are divided into subclasses as defined by bit positions 8 and 9. Those that have their shift count defined by the TAG bits shift as shown in Table 3.

Table 3. Shift Count

Tag	Shift Count Determined By:
00	Low-Order 6 Bits of Disp
01	Low-Order 6 Bits of XR1
10	Low-Order 6 Bits of XR2
11	Low-Order 6 Bits of XR3
	17 181

If the shift count is zero, the instruction performs a No-OP.



Description: The Accumulator (A) is shifted left the number of spaces specified by the Shift Count (Table 3). Vacated bit positions are set to zero. Bits leaving the high-order (bit 0 of A) position are shifted into the Carry indicator. (See Indicators below.) The Extension (Q) is not affected. Note that bit positions 8 and 9 must be 00.

<u>Indicators</u>: The Carry indicator is turned on for each one and off for each zero shifted left from the high-order position of A. The Overflow indicator is unaffected.


Hexadecimal Representation

One-Word Instructions (Only)

10*X	Contents of A shift left the number of
	shift counts in DISP
1100	Contents of A shift left the number of
	shift counts in XR1
1200	Contents of A shift left the number of
	shift counts in XR2

1300 Contents of A shift left the number of shift counts in XR3

*The third from the high order position can be 0, 1, 2, or 3, depending on the value of the shift count.



Description: The Accumulator (A) and its extension (Q) are shifted left as a 32-bit double precision register. Vacated bit positions are set to zero. Bits leaving the high-order position (bit position 0 of A) are shifted into the Carry indicator.


<u>Indicators</u>: The Carry indicator is turned on for each one and off for each zero shifted left from high-order position of A. The Overflow indicator is unaffected.

Hexadecimal Representation

One-Word Instructions (Only)

10*X	Contents of A and Q shift left the num-
	ber of shift counts in DISP
1180	Contents of A and Q shift left the num-
	ber of shift counts in XR1
1280	Contents of A and Q shift left the num-
	ber of shift counts in XR2
1380	Contents of A and Q shift left the num-
	ber of shift counts in XR3

*The third from the high-order position can be 8, 9, A, or B depending on the value of the shift count.



17186 A

Description: A TAG of 00 causes this instruction to be performed as a Shift Left A instruction. A TAG specifying one of the index registers causes the shift count to be transferred from the low-order six bits of the specified register to the shift counter. This count is decremented by one for each position that the contents of the Accumulator (A) are shifted to the left. Vacated bit positions are set to zero.

The shift terminates either when an attempt is made to shift a one from the high-order position of A (the "1" remains in the high-order position after the instruction has terminated) or when the shift count has been decremented to zero. The decremented count is then loaded back into the six low-order bit positions of the index register (bits 10-15) and bits 8 and 9 are reset to zero. Bit positions 0-7 of the index register remain unchanged at completion of the instruction. If the shift count is initially zero or if the high order position of the accumulator (Bit 0) is initially a one bit, the instruction performs as a NO-OP.

Indicators: The Carry indicator will be OFF at the end of the operation if the shift is terminated by the detection of the count reaching zero. The Carry indicator will be ON at the end of the operation if the shift is terminated by the detection of a 1 in bit 0 of the Accumulator before the shift count reaches zero. For T=0 the Carry indicator is set as in Shift Left instruction. The Overflow indicator is unaffected.

SLCA Examples: For the four examples below, assume the Index Register was previously loaded by an LDX instruction. Only the low-order bit positions (10-15) of the Index Register (XR) are shown and only the high-order bit positions (0-5) of the Accumulator (A) are shown. Those bit positions containing an X can be zero or one.

Example Number 000100 000101 000110 XR before SLCA 000011 000000 000001 000010 XR after SLCA 000000 00001X 00001X 00001X 00001X A before SLCA 01XXXX 1XXXXX 1XXXXX 1XXXXX A after SLCA Carry Indicator

after SLCA OFF* OFF* ON** ON**

*If no one bits were contained in the field defined by the Index Register (Examples 1 and 2), the program can determine the value of Accumulator bit 0 only by testing the Accumulator sign. (Carry Indicator is OFF and the Index Register is zero.)

**If a one bit was contained in the field defined by the Index Register (Examples 3 and 4), the SLCA instruction was terminated when an attempt was made to shift the one out of the high order position, leaving the Carry Indicator ON and the Index Register at a non-zero condition. (The one bit remains in the high-order position.)

Hexadecimal Representation

One-Word Instructions (Only)

10*X	Contents of A shift left the number of
	shift counts in DISP
1140	**Contents of A shift left the number of
	shift counts in XR1
1240	**Contents of A shift left the number of


shift counts in XR2

1340 **Contents of A shift left the number of shift counts in XR3

*The third from the high-order position can be 4, 5, 6, or 7, depending on the value of the shift count.

**These instructions are terminated either when an attempt is made to shift a one bit from the high-order position of the Accumulator (with a non-zero shift count remaining) or when the shift count has been decremented to zero.

SHIFT LEFT AND COUNT A & Q (SLC)



Description: This instruction is the same as the Shift Left and Count A except that both the Accumulator (A) and its Extension (Q) are shifted. Bit position 0 of Q is shifted into bit position 15 of A and vacated positions at the right of Q are set to zero.

<u>Indicators</u>: The Carry indicator will be OFF at the end of the operation if the shift is terminated by the detection of the count reaching zero. The Carry indicator will be ON at the end of the operation if the shift is terminated by the detection of a 1 in the bit zero position of the Accumulator before the shift count reaches zero. For T=0 the Carry indicator is set as in Shift Left instruction.

The Overflow indicator is unaffected.


Hexadecimal Representation

One-Word Instructions (Only)

10*X	Contents of A and Q shift left the
	number of shift counts in DISP
11C0	**Contents of A and Q shift left the
	number of shift counts in XR1
12C0	**Contents of A and Q shift left the
	number of shift counts in XR2
13C0	Contents of A and Q shift left the number
	of shift counts in XR3

SRARTE

- *The third from the high-order position can be C, D, E, or F, depending on the value of the shift count.
- **These instructions are terminated either when an attempt is made to shift a one bit from the high-order position of the Accumulator (with a non-zero shift count remaining) or when the shift count has been decremented to zero.



<u>Description</u>: The Accumulator (A) is shifted right the number of places indicated by the Shift Count. Zeros are entered in all vacated spaces. The Extension (Q) is undisturbed. Low-order bits of A are lost.


<u>Indicators</u>: The Carry and Overflow indicators are not affected.

Hexadecimal Representation

One-Word Instructions (Only)

- 18*X Contents of A shift right the number of shift counts in DISP
- 1900 Contents of A shift right the number of shift counts in XR1
- 1A00 Contents of A shift right the number of shift counts in XR2
- 1B00 Contents of A shift right the number of shift counts in XR3

*The third from the high-order position can be 0, 1, 2, or 3, depending on the value of the shift count.



<u>Description:</u> The Accumulator (A) and Extension (Q) are shifted right as a 32-bit double precision register. The value of the Sign (bit position 0 and A) is entered

in all vacated spaces. Low-order bits of Q are lost


Indicators: The Carry and Overflow indicators are not changed.

Hexadecimal Representation

One Word Instruction (Only)

- 18*X Contents of A and Q shift right the number of shift counts in DISP
- 1980 Contents of A and Q shift right the number of shift counts in XR1
- 1A80 Contents of A and Q shift right the number of shift counts in XR2
- 1B80 Contents of A and Q shift right the number of shift counts in XR3

*The third from the high-order position can be 8, 9, A, or B, depending on the value of the shift count.



Description: The Accumulator (A) and Extension (Q) are rotated to the right as a 32-bit double precision register the number of bit positions specified the Shift Count. Bit position 15 of the Extension (Q) is linked to bit position 0 of the Accumulator (A) to form a continuous loop so that the high-order positions of the Accumulator pick up the bits dropped from the low-order position of the Extension.

<u>Indicators</u>: The Carry and Overflow indicators are not changed.

Hexadecimal Representation


One Word Instruction (Only)


- 18*X Contents of A and Q rotate right the number of counts in DISP
- 19C0 Contents of A and Q rotate right the number of counts in XR1
- 1AC0 Contents of A and Q rotate right the number of counts in XR2
- 1BC0 Contents of A and Q rotate right the number of counts in XR3

*The third from the high-order position can be C, D, E, or F, depending on the value of the shift count.

BSCBOSC

BRANCH INSTRUCTIONS





<u>Description:</u> There are six testable conditions associated with the Accumulator. These conditions may be tested by indicating the bit pattern in the DISPLACE-MENT of the instruction.

The six Accumulator conditions that can be tested are shown by bit position.

Bit	Condition		
15	Overflow OFF		
14	Carry OFF		
13	Accumulator Even		
12	Accumulator Plus (greater than zero)		
11	Accumulator Negative		
10	Accumulator Zero		

When F=0, the instruction executed is a Skip on Condition when one or more of the conditions specified is true. This enables the program to skip over the next one word instruction. If none of the conditions specified are true, the next instruction in sequence is executed.

When F=1, the instruction executed is a Branch to the Effective Address (EA) when none of the condition(s) specified are true. If any one of the condition(s) specified in bit positions 10-15 is true, the next instruction in sequence is executed. Examples are shown in Figure 6.

The EA is calculated as follows:

$$F = 1 \quad IA = 0 \qquad T = 00 \qquad EA = ADDR$$

$$T = 01 \qquad EA = XR1 + ADDR$$

$$T = 10 \qquad EA = XR2 + ADDR$$

$$T = 11 \qquad EA = XR3 + ADDR$$

When the IA bit is equal to a one (IA = 1), this instruction enables the program to return to a mainline program from a program subroutine of interrupt routine. This is accomplished by making the EA of this instruction identical to the EA of a previously executed Branch and Store Instruction Register (BSI) instruction. The EA as calculated below is loaded into the Instruction Register.

$$F = 1$$
 IA = 1 $T = 00$ EA = *C(ADDR)
 $T = 01$ EA = C(XR1 + ADDR)
 $T = 10$ EA = C(XR2 + ADDR)
 $T = 11$ EA = C(XR3 + ADDR)

NOTE:*C means "Contents of"

Programming Note: When an interrupt request has been detected by a priority level, the program is directed to service the request by interrupting. During the servicing, all interrupt requests of equal or lower status are effectively constrained from interrupting while the servicing of the higher priority is in progress. However, if a request is detected for a higher priority level than is presently in progress, the program is immediately interrupted again. This is frequently called Nesting of Interrupts.

At the completion of servicing any level of interrupt, it is necessary to signal the priority hardware to reset the priority-status of the highest level that is on. This reset permits lower priority requests that may have been temporarily constrained but recorded to be accepted once again by the P-C. This is effected by making Bit 9 = 1 in the BSC instruction. A BSC instruction with Bit 9=1 is called a Branch Out of Interrupts (BOSC). This programmed recognition of waiting interrupts should not be confused with a normal subroutine linkage back to a mainline program in which Bit 9 should be set to zero.

The BSC is a conditional instruction. When Bit 9 = 1, the reset of the interrupt level occurs only if the Branch or Skip occurs. If the Branch or Skip does not occur, the interrupt level is not reset.

<u>Indicators</u>: The Overflow indicator is reset when <u>tested</u>. The Carry indicator is not reset by testing. The contents of the Accumulator are not changed by testing. If no conditions are specified, a Skip does not occur on the SKIP instruction (F = 0) or a branch does occur on the BRANCH instruction (F = 1).

Bit Positions: ACC Conditions:	10 Zero	11 Minus	12 Plus	13 Even	Skip (F = 0)	Branch (F=1)
	[1	1]	0	Always	Never
	0	0	0	0	Never	Always
_	0	0	1	0	Plus	Not Plus
Test	1	1	0	0	Not Plus	Plus
Conditions <	0	1	0	0	Minus	Not Minus
	1	0	1	0	Not Minus	Minus
	1	0	0	0	Zero	Not Zero
	0	1	1	0	Not Zero	Zero
	0	0	0	1	Even	Odd
	0	0	Ī	1	Even or	Odd and
	l				Plus	Minus
	0	1	0	1	Even or	Odd and
					Minus	Plus

Notes: 1. ACC Zero is not a plus condition.

- Skip and Branch columns specify action or ACC condition required for Skip or Branch.
- 3. Skip on Odd condition, Carry ON, or Overflow ON are not possible.

• Figure 6. BSC Examples

Hexadecimal Representation

One-Word Instruction

48*X

SKIP the next one-word instruction if ANY condition is sensed

*The third from the high-order position can be 0, 1, 2, or 3 (BSC) or 4, 5, 6, or 7 (BOSC), depending on which conditions are tested.

Two-Word Instruction, Direct Addressing

4C*XXXXX Branch to CSL at EA (Addr) on NO condition

4D*XXXXX Branch to CSL at EA (Addr+XR1)

on NO condition

4E*XXXXX Branch to CSL at EA (Addr+XR2) on NO condition

· 4F*XXXXX Branch to CSL at EA (Addr+XR3) on NO condition

*The third from the high-order position can be 0, 1, 2, or 3 (BSC) or 4, 5, 6, or 7 (BOSC). These hexadecimal values are determined by the conditions being tested.

Two-Word Instruction, Indirect Addressing

4C*XXXXX Branch to CSL at EA (V in CSL at Addr) on NO condition


4D*XXXXX Branch to CSL at EA (V in CSL at "Addr+XR1") on NO condition


4E*XXXXX Branch to CSL at EA (V in CSL at "Addr+XR2") on NO condition

4F*XXXXX Branch to CSL at EA (V in CSL at "Addr+XR3") on NO condition

*The third from the high-order position can be 8, 9, A, B (BSC) or C, D, E, or F (BOSC). These hexadecimal values are determined by the conditions being tested.


BRANCH AND STORE INSTRUCTION REGISTER (BSI)





<u>Description</u>: When F=0 (one word format), the <u>contents of the Instruction Register</u> are stored in the core storage location specified by the effective address. The <u>stored address</u> is that of the next instruction in the normal sequence. The Instruction Register is then set to the value of the effective address plus one, and program execution proceeds from that point.

For example, a BSI instruction located at core storage address 0500, with an effective address of 0550, would store the address 0501 at location 0550 and then branch to 0551.



17194B

A BSC instruction with an IA bit of one and an ADDRESS of 0550 would be used to return from the subroutine.

When F=1 (two word instruction format), the above function is conditionally executed depending on the condition bits specified in the Displacement. These Accumulator condition bits are defined in the preceding BSC instruction. If any one of the conditions specified is true, the previously explained branch does not occur. Instead, the next instruction in sequence is performed. If none of the conditions are true, the Instruction Register is stored at the effective address (specified by the ADDRESS) and the branch is to EA \pm 1.

Internal, CE, and external level interrupts are suppressed for the first instruction following a BSI instruction. Therefore, the Mask Register (See Interrupt section) may be set without the possibility of an interrupt other than trace immediately following the BSI instruction.

Indicators: When F=0, the status of the indicators is unchanged. When F=1, the Overflow indicator is reset if tested.

Hexadecimal Representation

One-Word Instruction

4	·0XX	Store next sequential address in
		CSL at EA (I+DISP) and Branch to
		EA+1
4	1XX	Store next sequential address in
		CSL at EA (XR1+DISP) and Branch
		to EA+1
4	12XX .	Store next sequential address in
		CSL at EA (XR2+DISP) and Branch
		to EA+1
4	13XX	Store next sequential address in
		CSL at EA (XR3+DISP) and Branch
		to EA+1

Two-Word Instruction, Direct Addressing


44*XXXXX	If NO condition is true, store next
	sequential address in CSL at EA
	(Addr) and Branch to EA+1
45*XXXXX	If NO condition is true, store next
	sequential address in CSL at EA
	(Addr+XR1) and Branch to EA+1
46*XXXXX	If NO condition is true, store next
	sequential address in CSL at EA
	(Addr+XR2) and Branch to EA+1
47*XXXXX	If NO condition is true, store next
	sequential address in CSL at EA
	(Addr+XR3) and Branch to EA+1


*The third from the high-order position can be 0, 1, 2, or 3, depending on the conditions being tested.

Two-Word Instruction, Indirect Addressing

44*XXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at Addr) and Branch to EA+1
45*XXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at "Addr+XR1") and
46*XXXXX	Branch to EA+1 If NO condition is true, store next sequential address in CSL at EA
	(V in CSL at "Addr+XR2") and Branch to EA+1
47*XXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at "Addr+XR3") and Branch to EA+1

*The third from the high-order position can be 8, 9, A, or B, depending on the conditions being tested.





Description: The Modify Index and Skip instruction has many uses. The specific operation and the registers involved depend upon the instruction format. An Index Register, the Instruction Register, or a core storage word* may be modified by a value; this value may be the expanded Displacement*, the Address, or the contents of the core storage location specified by Address.

*Core storage can only be modified by expanded displacement.

The Displacement is automatically expanded to a 16-bit value by duplicating bit position 8 (sign bit) in the left 8 positions.

In <u>no</u> case is the Accumulator (A) or its Extension (Q) modified.

If T is not zero, the Index register specified is modified. The Instruction Register is incremented an additional time to cause a skip whenever the Index Register specified is zero after the operation is complete or has changed sign during the operation. Therefore, the MDX instruction with T=non-zero should be followed by a one-word instruction.

If T is zero and the MDX instruction is short (F=0), the Instruction Register is modified by the contents of the Displacement. The Instruction Register is not incremented an additional time if the Instruction Register is zero after the operation is complete. Note that the Instruction Register has no sign as such, but is treated as a 16-bit logical value.

If T is zero and the MDX instruction is long (F=1), the core storage location specified by Address is modified by the expanded Displacement. The Instruction Register is incremented an additional time if the content of the specified location is zero after the operation is complete or has changed sign during the operation. Therefore the MDX instruction with T=zero and F = non-zero should be followed by a one-word instruction.

The MDX instruction 70FF₁₆ can be used as a dynamic wait instruction. This instruction will cause the instruction register to be modified so that this same instruction will be repeated continuously, allowing interrupts to be serviced and returning to the MDX instruction (dynamic wait). Unless an interrupt subroutine alters the stored return address, the program will return to the MDX instruction at the end of the interrupt subroutine. An exit from the dynamic wait condition can be made manually by the following procedure.

- 1. Change the Mode switch to Display.
- 2. Press console Start.
- 3. Change Mode switch to Run.
- 4. Press console Start.
- 5. The program starts with the instruction following the MDX instruction.

<u>Indicators</u>: The Carry and Overflow indicators are not changed by this instruction.

Hexadecimal Representation

One-Word Instructions


70XX	ADD Expanded DISP to I (no skip
	can occur)
71XX	ADD Expanded DISP to XR1
72XX	ADD Expanded DISP to XR2
73XX	ADD Expanded DISP to XR3

Two-Word Instruction, Bit 8 is 0

74XXXXX Add Expanded Positive DISP to CSL at Addr (Add to memory)
7500XXXX Add Addr to XR1
7600XXXX Add Addr to XR2
7700XXXX Add Addr to XR3

Two-Word Instruction, BIT 8 is 1

74XXXXXX Add Expanded negative DISP to CSL at Addr (Add to Memory)
7580XXXX Add V in CSL at Addr to XR1
7680XXXX Add V in CSL at Addr to XR2
7780XXXX Add V in CSL at Addr to XR3



Description: This instruction is a one word format instruction only. The P-C stops in a wait condition. It can be restarted manually or by detection of an interrupt. Following completion of an interrupt subroutine, the instruction immediately following the Wait instruction is executed if the Branch Out of Interrupt (BOSC) is the normal indirect subroutine linkage. Data channel or Timer operations continue during the wait condition.


Another method of accomplishing the WAIT function is described under the heading $\underline{\text{Modify Index}}$ And Skip (MDX).


<u>Indicators</u>: The Carry and Overflow indicators are not changed by this instruction.

Hexadecimal Representation

One-Word Instruction (only)

30000 WAIT until manual start or until completion of an interrupt subroutine





Description: The contents of the Accumulator (A) are algebraically compared against the contents of the word at the effective address, and the Instruction Register (I) is modified according to the result of the comparison as shown below:

 $\begin{array}{ll} \text{if } A > C(EA) & \text{then } I = I \\ \text{if } A < C(EA) & \text{then } I = I+1 \\ \text{If } A = C(EA) & \text{then } I = I+2 \\ \end{array}$

The contents of A and Q and core storage are unchanged at the end of the instruction execution.

<u>Indicators:</u> The Overflow indicator is unaffected by this instruction. The Carry indicator may be altered.

Hexadecimal Representation

One-Word Instruction


B0XX	Compare A with contents of CSL
	at EA (I+DISP)
B1XX	Compare A with contents of CSL
	at EA (XR1+DISP)
B2XX	Compare A with contents of CSL
	at EA (XR2+DISP)
B3XX	Compare A with contents of CSL
	at EA (XR3+DISP)

Two-Word Instruction, Direct Addressing

B400XXXX	Compare A with contents of CSL
B500XXXX	at EA (Addr) Compare A with contents of CSL
DJUUAAAA	at EA (Addr+XR1)
B600XXXX	Compare A with contents of CSL
	at EA (Addr+XR2)
B700XXXX	Compare A with contents of CSL
	at EA (Addr+XR3)

Two-Word Instruction, Indirect Addressing

B480XXXX	Compare A with contents of CSL
	at EA (V in CSL at Addr)
B580XXXX	Compare A with contents of CSL
	at EA (V in CSL at "Addr+XR1")
B680XXXX	Compare A with contents of CSL
	at EA (V in CSL at "Addr+XR2")
B780XXXX	Compare A with contents of CSL
	at EA (V in CSL at "Addr+XR3")



Description: The contents of the Accumulator (A) and its Extension (Q) are compared against the contents of the effective address (EA Must be an Even address) and the effective address plus one (Odd). The Instruction Register (I) is modified as follows:

if A, Q > C(EA), C(EA + 1), then
$$I = I$$
 if A, Q < C(EA), C(EA + 1), then $I = I + 1$ if A, Q = C(EA), C(EA + 1), then $I = I + 2$

Indicators: The Overflow indicator is unaffected by this instruction. The Carry indicator may be altered.

Hexadecimal Representation

One-Word Instruction


B8XX	Compare A and Q with contents of
	CSL at EA (I+DISP) and EA+1
B9XX	Compare A and Q with contents of
	CSL at EA (XR1+DISP) and EA+1
BAXX	Compare A and Q with contents of
	CSL at EA (XR2+DISP) and EA+1
BBXX	Compare A and Q with contents of
	CSL at EA (XR3+DISP) and EA+1

Two-Word Instruction, Direct Addressing

BC00XXXX	Compare A and Q with contents of
	CSL at EA (Addr) and EA+1
BD00XXXX	Compare A and Q with contents of
	CSL at EA (Addr+XR1) and EA+1
BE00XXXX	Compare A and Q with contents of
	CSL at EA (Addr+XR2) and EA+1
BF00XXXX	Compare A and Q with contents of
	CSL at EA (Addr+XR3) and EA+1

Two-Word Instruction, Indirect Addressing

BC80XXXX	Compare A and Q with contents of
	CSL at EA (V in CSL at Addr)
	and EA+1
BD80XXXX	Compare A and Q with contents of
	CSL at EA (V in CSL at "Addr
	+XR1") and EA+1
BE80XXXX	Compare A and Q with contents
	of CSL at EA (V in CSL at
	"Addr+XR2") and EA+1
BF80XXXX	Compare A and Q with contents
	of CSL at EA (V in CSL at
	"Addr+XR3") and EA+1



Description: This instruction is used for all I/O operations; it may be either one or two words in length, as specified by the F-bit. In the two-word instruction, the Address is either a direct or indirect address, as specified by the IA bit. For proper operation, the Effective Address must be an even address. The Effective Address is used to select a two-word I/O Control Command (IOCC) from storage.

Internal, Trace, CE, and External interrupts are suppressed for the first instruction following an XIO instruction. Therefore, the mask register (See Interrupt section) may be set without the possibility of an interrupt.

Hexadecimal Representation

One-Word Instruction

08XX Execute IOCC in CSL at EA (I+DISP) and EA+1

09XX Execute IOCC in CSL at EA (XR1+DISP) and EA+1

0AXX Execute IOCC in CSL at EA (XR2+DISP) and EA+1

0BXX Execute IOCC in CSL at EA (XR3+DISP) and EA+1

Two-Word Instruction, Direct Addressing

0C00XXXX Execute IOCC in CSL at EA (Addr) and EA+1

0D00XXXX Execute IOCC in CSL at EA (Addr+XR1) and EA+1


0E00XXXX Execute IOCC in CSL at EA (Addr+XR2) and EA+1

0F00XXXX Execute IOCC in CSL at EA (Addr+XR3) and EA+1

Two-Word Instruction, Indirect Addressing

0C80XXXX	Execute IOCC in CSL at EA (V
	in CSL at Addr) and EA+1
0D80XXXX	Execute IOCC in CSL at EA (V
	in CSL at "Addr+XR1") and EA+1
0E80XXXX	Execute IOCC in CSL at EA (V
	in CSL at "Addr+XR2") and EA+1
0F80XXXX	Execute IOCC in CSL at EA (V
	in CSL at "Addr+XR3") and EA+1

The IOCC specifies the I/O operation, I/O device, and core storage address. The format of the two-word IOCC follows, with an explanation of the assigned fields:



Area

This 5-bit field specifies a unique segment of I/O which may be a single device (1442 Card Read-Punch, 1443 Printer, etc.) or a group of several units (magnetic tape drives, serial I/O units, contact sense units, etc.). (See Appendix D.)

Area 00000 is used to address such devices as the Console and the Interrupt Mask Register. (See Area Code Zero following XIO Data Flow.)

Function

The primary I/O functions are specified by the 3-bit function code of the IOCC:

000 - This code is used to remove an I/O device from on-line status and place it in CE mode. It can also be used to restore the on-line status and remove the I/O device from CE mode.

001 - Write
This code is used to transfer a single word from storage to an I/O unit.
The address of the storage location is provided by the Address field of the I/O Control Command.

010 - Read

This code is used to transfer a single word from an I/O unit to storage. The address of the storage location is provided by the Address field of the I/O Control Command.

O11 - Sense Interrupt Level
This code directs the I/O devices requesting interrupt recognition to make their status available in the Accumulator as the Interrupt Level Status word.
(See Interrupt section.)

100 - Control

This code causes the selected device to interpret the Address word or modifier of the IOCC as a specific control action.

(See Area Code Zero following XIO Data Flow.)

101 - Initialize Write
This code initiates a WRITE operation
on a device or unit which will subsequently make data transfers from storage via a Data Channel.

110 - Initialize Read
This code initiates a READ operation
from a device or unit which will subsequently make data transfers to storage
via a Data Channel.

111 - Sense Device
This code causes the selected device to
make its current status available in the
Accumulator as the Device Status Word
or Process Interrupt Status Word (PISW).

If Area 00000 is specified, the Console status or Interval Timer status may be brought into the Accumulator as specfied by a unit address code in the Modifier field.

Programming Note: The current contents of the Accumulator are destroyed by the execution of Sense Interrupt Level, Sense Device, Initialize Read, Initialize Write, Read, or Write. Therefore, it is the programmer's responsibility to save the Accumulator contents if necessary.

Modifier

This 8-bit field provides additional detail for either Function or Area. For example, if the Area specifies a Disk Storage Drive, and if the Function specifies Control (100) then a particular modifier code specifies the direction of the Seek operation. In this case, the Modifier serves to extend the Function.

If, however, the Area specifies a group of serial I/O devices, and if the Function specifies Write (001), then the particular unit address is specified by the Modifier. (See Appendix D.)

Address

The meaning prescribed for this 16-bit field is dependent upon the Function specified by this I/O Control Command:

- 1. If Function = Initialize Write (101) or if Function = Initialize Read (110), then Address specifies the starting address of a table in storage (an I/O block). The contents of this table are data words and control information.
- 2. If Function = Control (100) and if, for example, Area specifies the 1443 Printer, the Address may specify a specific control action.
- 3. If Function = Sense (011) or (111), the Address field is ignored. Instead, an increment of time equivalent to a memory cycle is taken, during which the selected I/O device or Interrupt Level places its status word in the Accumulator.
- 4. If Function = Write (001) or if Function = Read (010), the Address specifies the storage location of the data word.

XIO Execution Data Flow

The circled numbers in Figure 7 correlate with the data flow sequence that follows:

- 1. The EA of the XIO is developed in the Accumulator (A) and routed to the Storage Address Register (SAR) to locate the IOCC.
- 2. Bit position 15 of SAR is forced on to select the EA + 1 where the IOCC Area, Function, and Modifier are found.
- 3. The Area, Function, and Modifier are routed through the B-register to the Out-Bus to the I/O Adapter of the device specified by the Area.
- 4. Bit position 15 of SAR is turned off to allow the Address portion of the IOCC word to be transferred, from the core-storage location specified by the Effective Address (EA), to the B-register.
- 5. If the Function is an Initialize Read, Initialize Write, or Control, the Address part of the IOCC is routed through the B-register to the Out-Bus. The address part of the Initialize Read/Write IOCC goes to the Channel Address Register (CAR) of the Data Channel. If the Function is Read or Write, the Address is routed from the B-register through the A-register to the SAR. SAR addresses the storage location to or from which data is transmitted.




Figure 7. XIO Data Flow

AREA CODE ZERO

The IOCC Area code 00000 is used with Modifier bits 8-10 to specify the particular feature or register listed below. These bits are fixed for all 1800 systems:


Feature/Register	Bits 8-10
Interval Timers	001
Console Data Entry Switches	010
Console Sense and Program Select Switches, and CE Switches	011
Interrupt Mask Register	100
Programmed Interrupt	101
Console Interrupt	110
Operations Monitor	111

17398

The IOCC for each operation follows. Note that the Function specifies the operation. Those bit positions left blank are not used.


Interval Timers

This IOCC is used to start or stop the interval timers. See Interval Timers section.





Console Data Entry Switches
Console Sense and Program Switches


The following IOCC's are used to read the console switches into the accumulator or core storage.



17400








Interrupt Mask Register

This IOCC is used to mask or unmask customer interrupt levels 0-23. Internal check level, Trace, and CE interrupts cannot be masked.



Y - The status of bit positions 0-13 or 0-9,
 depending on Z, is copied into bit positions 0-13 or 14-23 of the 24-bit Interrupt
 Mask register.

A 1-bit turns the corresponding Mask register bit on. This bit prevents the external interrupt on that particular level from being acknowledged until the mask is changed to unmask. A 1-bit prevents a Programmed Interrupt for its corresponding interrupt level.


A 0-bit causes the Mask register bit to be set off, which enables the particular interrupt level.

The execution of this instruction does not destroy the contents of the accumulator.

NOTE: Pressing the Console Reset key masks interrupt levels 0-23.

Programmed Interrupt


This IOCC is used to initiate an interrupt (or interrupts) from within the program. Programmed interrupts do not turn on bits in the ILSW. See Interrupt section for details of programmed interrupt.




Y - A 1-bit in positions 0-13 or 0-9, dependin on Z, turns on corresponding interrupt level 0-13 or 14-23 unless this level is masked or becomes masked prior to the forced BSI due to this instruction.

Console Interrupt

This IOCC is used to read the Console Interrupt Device Status Word (DSW) into the accumulator.




17406 1



Operations Monitor

This IOCC is normally used to reset the Operations Monitor timer, thereby preventing its time-out and the resulting alarm that would otherwise occur. See Operation Monitor section for more detail.



INTERVAL TIMERS

Three timers are provided to supply real-time information to the program. They are in core storage locations 0004 (timer A), 0005 (timer B), and 0006 (timer C). Each timer has a permanent time base which can be selected by the customer (Table 4). All three timers can operate at different time periods.


Table 4. Interval Timers

Core Storage Cycle Times		Available Time Bases (In Milliseconds)										
sec یر 2	.125	.25	.5	1	2	4	8	16	32	64		
4 µsec	.25	.5	1	2	4	8	16	32	64	1 28		

The timers can be started or stopped under program control. Once started, they are automatically incremented one count at a time through the cycle stealing facility of the P-C. A count is added each time the assigned time base period is completed. This count is automatic and does not require a program. The count of the timers proceeds in the positive direction. When the count reaches the largest positive value $(2^{15}-1)$, the count continues to the most negative value and then through the negative numbers (two's complement) toward zero. When the count reaches zero, an interrupt is requested on the level assigned to the timers. (All three timers are on the same interrupt level which is assigned by the user.) The timer continues to operate after the zero value has been reached.

The timers, once operating, continue to record time correctly when the P-C is in the Run, Trace, or SI W/CS mode. (See Console Mode Switch section.) Further, a WAIT instruction may also be executed by the program without affecting the timers ability to record time correctly.


The timers are started by means of the XIO instruction with the Function of Control referring to Area zero. The IOCC used to start and stop the timer has the following form.



- X Unused
- Y This information is copied into the Timer Control. A one (1) causes the timer to be turned ON and a zero turns the timer OFF. Bit position 0 of the address corresponds to Timer A, Bit position 1 - Timer B, and Bit position 2 - Timer C.

Modifier 001 - Unit Address of Timers

The IOCC used to sense the DSW and reset the interrupt assigned to the timers is:



Modifier 001 - Unit Address of Timers

X - Unused

B3-15

Z - A 1-bit resets the DSW indicators; a 0-bit does not reset them.

The DSW has the following bit significance:

Timer A B0B1Timer B B2Timer C Not Used

The bit being ON indicates that the timer has initiated an interrupt.

NOTE: The timers continue to increment correctly if they are protected with a Storage Protect Bit. However, any other attempt by the P-C or an I/O device to alter the data in a protected timer will cause a Storage Protect Violation.

The Storage Protection facility protects the contents of specified locations of core storage from change due to the erroneous storing of information during the execution of a program. This protection is achieved by providing each location in core storage with a Storage Protect bit. The status of each storage location is identified as "read only" or "read/write" by the condition of the Storage Protect bit.

"Read only" is indicated by the bit being set to one (ON). "Read only" is defined as the ability to access a protected location, read the contents into the B-register and regenerate into the storage the contents that were read out. Under program control, any location in core storage may be designated as "read only". Since each location has its own Storage Protect bit, each location is conditioned individually by means of the Store Status instruction.


The Store Status instruction, with bit nine equal 1, is used to Write or Clear storage protect bits. See Instruction Set section for Store Status. The execution of this instruction is under control of the Write Storage Protect Bits switch on the P-C Console. When this switch is ON, the Store Status instruction can change the storage protect bits. When the Write Storage Protect Bits switch is OFF, this instruction (Store Status with bit nine equal 1) performs as a NO-OP.

Although the Storage Protect bit, the parity bit, and the 16 data bits result in an 18 bit word, only the 16-bit data word need be considered for instruction and data flow purposes. The odd parity bit covers the 16 data bits and the Storage Protect bit. Loss of any one of the 18 bits in a location is detected by a Parity Check.

Any attempt by the program to write into a ''read only'' protected location results in a storage protect

| violation which causes the Internal interrupt (highest priority interrupt). A 2-bit is placed in the Interrupt Level Status Word (ILSW) of the Internal Interrupt. The data in the protected location is not changed.


By Storage Protecting the word following the last word in input data tables, the Storage Protect bit can be employed to detect word count program errors. This can be especially beneficial during the check out of new programs. A word count in excess of the number of words available in the input table can cause the loss of data in words following the table.



If an XIO or cycle steal operation attempts to write into a protected location, the protected data remains intact and the Storage Protect Violation indicator is set in a bit position of the Device Status Word (DSW) associated with the device operating on the Data Channel. No internal level interrupt occurs.

The Check Stop switch being ON causes the P-C to stop at the end of the core-storage cycle in which any Storage Protect Violation is detected. If the Check Stop switch is in the OFF position, a Storage Protect Violation causes the P-C to initiate an internal interrupt or set the Storage Protect Violation indicator in the appropriate DSW as described above.

The Disable Interrupt toggle switch on the P-C Console being ON prevents an internal interrupt.



PARITY

Any attempt by the program to read from a core storage location having incorrect (even) parity or to write a word having incorrect parity will result in an Internal Interrupt. This includes initialization cycles (and loading CAR) of an XIO instruction. Reading from core storage takes place as an instruction is read out to be executed, as an address is read out, etc. In these circumstances a parity error will not prevent instruction execution. Therefore, programmed recovery may not be possible.

If a parity error causes an I/O device to reject the XIO command (Initialize Read or Write only) during the XIO control cycle, a CAR check will also occur since CAR is not selected to be loaded. If a parity error is detected during a data cycle (cycle steal) the Device Status Word of the device will have the parity error indicator set. The core storage word in error can be found by using a routine such as the following that loads data (from core) into the A Register and detects the error at the time the internal interrupt occurs. A parity error during a data cycle resulting from an XIO instruction, does not cause an Internal interrupt. This parity error results in setting the parity indicator in the Device Status Word (DSW) for the I/O device being used. It is the responsibility of the program operating that

١		•		•	
ı		•		•	
		•		•	
		LDX	Ll	INTRP	Setup Interrupt Branch Address
1		STX	Li	8	
				•	V01 C C C
		LDX	LÌ	+32,767	XR1=Core Storage Size
	LOOP	LD	ı	0 .	
		MDX	l	- 1	
		MDX		LOOP	
				•	
	· ·	•		_	
		•		•	
		•		•	
	INTRP	DC		0	Internal Interrupt Branch
		•		•	
	•			•	XR1=Address of Error Word
		_			7 7.tda1000 01 21.01 77014
		BOSC	1	INTRP	Charle Naut Ward
	İ	DO2C	1	INIKP	Check Next Word
	ŀ				23413

device to initiate retries or other error recovery procedures.

The Check Stop switch being ON causes the P-C to stop at the end of the core-storage cycle in which any Parity error is detected. If the Check Stop switch is in the OFF position, a Parity error causes the P-C to initiate an internal interrupt or set the Parity indicator in the appropriate DSW as described above.

The Disable Interrupt toggle switch being ON prevents an internal interrupt.

OPERATIONS MONITOR

This basic feature of the 1800 System can be used to check program operation. If the 1800 P-C fails to execute a predetermined sequence of instructions, within a pre-selected time interval, an alarm circuit is activated. The alarm may be audible and/or visual (an indicator light is located at the 1800 console). Both the alarming device and the power required to operate it must be furnished by the customer. (Customer power is limited to 30 volts and 1 ampere.)


The Operations Monitor includes an internal timer and manual controls on the 1800 console. The operator may select any one of six time intervals: 5, 10, 15, 20, 25, or 30 seconds. (The selection switch is located on the CE panel underneath the console.) Once the Operations Monitor has been activated by the operator, a reset Monitor timer command must be executed during program operation at intervals frequent enough to prevent the timer from timing out. If the reset command is not given during the selected time interval, the timer runs out and the alarm circuit is activated. Once the Operations Monitor alarm is on, it cannot be reset off by the P-C program executing a XIO control instruction; reset can only be accomplished by manually turning the Operations Monitor toggle switch off. The cause of the timeout should be identified before the switch is turned back Timeout can also be caused by a power failure, computer hang-up, computer looping, or any departure from the predicted instruction sequence in the program.

Programming Note

The use of the Operations Monitor depends on the positions of two switches:

- 1. The time interval selection switch on the CE panel.
- 2. The Operations Monitor on-off toggle switch on the P-C console. The first time interval is initiated when this switch is turned on.

With these two switches correctly positioned and the P-C in programmed operation, the Operations Monitor timer must be reset at intervals frequent enough to prevent it from timing out and causing an alarm. An XIO instruction with the IOCC described below is used to reset the timer:



POWER FAILURE PROTECT

In the event of an emergency power failure, circuitry is provided which permits the P-C to complete execution of the instruction in progress prior to termination of program control. The program is automatically terminated and the system reset at the completion of the cycle in progress.

The P-C console (Figure 8) provides the means for manual control of the Processor-Controller during debugging or operating phases.

The basic operating features and controls provide the facility to:

- 1. Start or stop instruction execution.
- 2. Address memory.
- 3. Set-up and store data or instructions.
- 4. Communicate with the program via Sense or Program Select switches.
- Control the cycling rate in the Run, Single Memory Cycle, Single Instruction, or Single Stop modes.
- 6. Interrupt the program manually.
- 7. Trace each instruction.
- 8. Reset all control circuitry and storage.
- 9. Turn power on and off.
- 10. Indicate basic machine conditions and status.
- 11. Display memory words and register data.
- 12. Write or clear storage protect bits.
- 13. Clear core storage.

PUSH-BUTTON SWITCHES AND LIGHTS

There are two rows of push-button switches and lights. One row is at the top of the console (Figure 9) and one row is at the bottom (Figure 10). Descriptions of their functions follow:

Clear Storage

This push-button (P.B.) switch has four functions (Table 5). None of the four functions can be executed, however, until Clear Storage is first held pressed and then Start is pressed. This dual action requirement prevents the accidental clearing of storage. Note in Table 5 that each Clear Storage function is dependent on the positions of two console switches, the rotary Mode switch and the Write Storage Protect Bits (WSPB) toggle switch.

The P-C cycles completely through all core storage addresses during the execution of each Clear Storage function.

Program Load

The program load push-button switch (Figure 8) is used to load the first 1442 card or 1054 tape record


into core storage. The Reset push-button switch must be pressed prior to pressing the program load switch. The input device must be in a "ready" condition. The first card or tape record loaded must contain instructions that will initiate loading the remainder of the cards or tape records. (P-C must be in Run Mode for program operation.) Only one input device can be used for Initial Program Load. The first 1442 on the system will be used for Initial Program Load (IPL). The 1054 is used for IPL when there is no 1442 on the system.

The program load operation does not alter the status of the interrupt mask register.

When the 1442 is used for Initial Program Load, it operates in Packed Mode, reading the 80 columns of the first card into core-storage locations 0000- $0039 (0000_{16} - 0027_{16})$. Each core-storage location stores the binary data from two card columns. For example, binary data from card column 1 (Rows 12-5) is read into core-storage location 0000 (bit positions 8-15) and binary data from card column 2 (rows 12-5) is read into the same core-storage location (bit positions 0-7). Rows 6-9 of the card are not read into core storage. The remainder of the first card is entered in the same manner, entering all odd numbered card columns in bit positions 8-15 of their respective core-storage location, and entering all even numbered card columns in bit positions 0-7 of their respective core-storage location.

After the first card is read into core storage, the P-C begins (at 0000) executing the instructions that were stored in core storage from the first card. The first card must contain instructions to load the remainder of the program cards.

When the 1054 Paper Tape Reader is used for Initial Program Load, tape data is loaded into core storage, starting at location 0000 and loading succesively higher core-storage locations until an end-ofrecord punch is sensed in the tape. Each corestorage location stores the binary data from four tape characters. For example, binary data from the first tape character (channels 1-4) is stored in core-storage location 0000 (bit positions 0-3,..., binary data from the fourth tape character (channels 1-4) is stored in core-storage location 0000 (bit positions 12-15). The remainder of the tape data is entered in the same manner (four characters per word) until a channel 5 punch is sensed. (Any channel 5 punch except when it is in a delete character.) The channel 5 punch is the endof-record character and is not read into core storage.





EMERGENCY

17413

Figure 9. Console Lights and Switches, Top Row

The 1054 interrupt requests are suppressed while in IPL mode.

Delete characters are characters containing punches in channels 1-7 and are not read into core storage while in IPL mode.

Channels 5-8 of the paper tape are not loaded into core storage during Initial Program Load.

The P-C then begins (at 0000) executing the instructions stored in core storage from the first tape record. If the entire program was not included in the first tape record, the first record must contain instructions for loading the remainder of the tape records (program).

Ready

This light is \underline{on} when the P-C is in an operative condition.

Off

This push-button switches is used to shut down the power supplies within the P-C.

<u>On</u>

This push-button switch is used to turn on the power supplies within the P-C.

Power On

This light is used to indicate that the P-C power supplies are operative.

Lamp Test

This push-button switch is pressed to apply lamp voltage to all console lamps. Its use is to verify operation of all console lamps.

Wait

This light is used to indicate that the P-C: is in either Load or Display Mode; has been halted by a Wait Instruction; has been halted by the operator pushing the Stop or Immediate Stop switch.

Run

This light is used to indicate that the P-C is operating under program control.

Alarm

This light is used to indicate that the Operation Monitor has timed out. The customer may install an audible alarm to operate in conjunction with the Alarm light. See Operation Monitor section.

EMERGENCY PULL SWITCH

This pull-switch is for emergency use only. If pulled off, all electrical power within the 1801/1802 is turned off, including power to the blowers that cool the electronic circuitry. Turning the blowers off in this manner may damage some of the circuitry. This switch must be reset by an IBM Customer Engineer.

Console Interrupt

This push-button switch enables the operator to interrupt P-C operation. The console interrupt level is assigned by the customer. The Program toggle switches may be used in conjunction with Console Interrupt to specify the console interrupt routine. However, this relationship between the Program switches and Console Interrupt would exist only by virtue of the program. There is no internal relationship between the two.

The Console Interrupt IOCC is provided in the Area Code Zero section of the description for the Execute I/O instruction.




Figure 10. Console Lights and Switches, Bottom Row

Table 5. Clear Storage Functions

_			
	Function	Mode Switch	WSPB Switch
1.	Store Contents of Data Entry Switches in all Core Storage Locations. Storage-Protect Bits are Removed and Parity is Corrected as Required Because of Bit Removal. If All Data Entry Switches Are Off, Only Parity Bits are Left in Storage.	Run	On
2.	Store Contents of Data Entry Switches in Each Core Storage Location that is Unprotected. Locations having Protect Bits are Unchanged.	Run	Off
3.	Clear Storage Protect Bits. All Other Data Remains Unchanged. Parity is Automatically Corrected in Each Word in Storage.	Display	On
4.	Search for Parity Errors. The P-C Cycles Through Storage Until Stopped by the Stop Key or a Parity Error. The Check Stop Switch Must be on for a Parity Error to Cause a Stop.	Display	Off

17415

Load I

This push-button switch is used with the rotary Mode switch in the Load position to transfer the contents of the Data Entry toggle switches into the I-register of the P-C. The P-C is in the stopped condition when it terminates the Load I operation.

Reset

This push-button switch is used to reset all basic timing, controls, registers (except Index Registers and Address Registers), and I/O devices. The interrupt mask register is reset with all bits "on". The Digital Input and Digital-Analog Output registers are not reset.

Immediate Stop

This push-button switch stops the P-C at the end of the 2 or 4 μsec core-storage cycle in operation when the immediate Stop contacts close.

All basic timing, controls, registers (except Index Registers and Address Registers), and I/O devices are reset. The Immediate Stop switch can also be used to stop data channel (cycle stealing) operations that are no longer under program control.

Stop

This push-button switch stops the P-C without resetting the P-C registers or I/O devices, at the end of the instruction in operation when the stop contacts

close. Data channel operations can be stopped only by pressing Immediate Stop.

If, at the same time the stop key is pressed, an interrupt occurs that can force a BSI (i.e., on an unmasked level higher than any in progress), the stop key must be pressed again to be effective. Pressing of the start key causes the program to resume operation.

Start

This push-button switch initiates P-C operations, if the Ready light is on, as specified by the Rotary Mode switch.

Mode Switch

This eight-position rotary switch (Figure 11) is used with the Start switch to extend operator control of the P-C.

Single Instruction with Cycle Steal (SI W/CS): A Start switch depression with the Mode switch on SI W/CS causes the execution of one instruction. Data channel operations can occur during execution of the instruction.

Single Instruction (SI): A Start switch depression with the Mode switch on SI causes the execution of one instruction. Data Channel operations are prevented.

Single Storage Cycle (SSC): A Start switch depression with the Mode switch on SSC causes one memory cycle (2 μ sec or 4 μ sec). Single Storage Cycle operations (usually called Single Cycle operations) can be used in conjunction with the console Cycle lights to step through instructions and analyze P-C operation.

Single Step (SS): A Start switch depression with the Mode switch on SS causes one basic P-C clock cycle. (See console Clock Lights.)

Run: A Start switch depression with the Mode switch on Run initiates normal program operation of the P-C.




Figure 11. Console Mode Switch

Trace: This position of the Mode switch causes a Trace interrupt after the execution of each instruction. The Trace interrupt is a unique interrupt. It has no device status word, no interrupt level status word, and cannot be masked. The Trace interrupt is the lowest priority customer interrupt. Once initiated, it is delayed by the occurrence of any other interrupt. It cannot occur while other interrupts are being serviced. When the Trace interrupt occurs, the P-C executes the forced BSI and branches to the routine whose address is stored at 009. (See Interrupt section).

<u>Load</u>: A Start switch depression with the Mode switch on Load causes the contents of the Data Entry Switches to be stored at the address specified by the I-register. (The P-C must be in a stopped condition.) The I-register is incremented following each Load operation caused by pressing Start.

A Load I switch depression with the Mode Switch on Load causes the contents of the Data Entry switches to be stored in the I-register of the P-C.

Display: A Start switch depression with the Mode switch on Display causes the data at the I-register address to be displayed in the console B-register lights. The I-register is incremented after each display. Successive words are displayed with successive depressions of Start.

TOGGLE SWITCHES

See Figure 12.

Sense and Program

The contents of these eight switches may be stored in bit positions 0-7 of the A-register or a core storage location. An XIO instruction with an IOCC function of Read stores the contents of the Sense and Program switches at the core storage address specified by the IOCC. (See Area Code Zero in the description of the XIO instruction.) A function of Sense Device stores the switch data in the A-register.

Operations Monitor

This switch is used to start the Operations Monitor. The off position disables the Monitor.

Disable Interrupt

This switch is used to mask all interrupt levels, including Internal errors. It is especially useful during program analysis when the operator wants to choose the time at which the program may be interrupted. The highest level interrupt on and unmasked is serviced when the switch is turned off.

Check Stop

The switch is used to stop the P-C when one of the following errors occurs: invalid operation, parity error or storage protect error. The stop occurs at the end of the 2 or 4 microsecond core-storage cycle in which the error is detected. The appropriate error light will be on. Start must be pressed to restart the system.

An internal error initiates an Internal interrupt when Check Stop is OFF.

The Channel Address Register (CAR) Check internal level error is an exception to the above description of the Check Stop operation. A CAR Check error will initiate an internal level interrupt regardless of the position (ON or OFF) of the Check Stop switch.

A Clear Storage function is stopped when Check Stop is on and a parity error is detected (Table 5).

Write Storage Protect Bits

This switch enables the writing or clearing of storage protect bits. (See Store Status instruction and Clear Storage functions, Table 5). A parity error may occur if the position of this switch is changed while the P-C is running.

Data Entry Switches

The contents of these 16 toggle switches can be stored by either manual or program control. See Area Code Zero in the description of the XIO instruction for program control. The description of the Load position under Mode Switch describes manual control.




Figure 12. Console Toggle Switches




Figure 13. Console Indicators

CONSOLE INDICATORS

These indicators (Figure 13) show the status of various P-C functions and operations.

Arithmetic Control: On during arithmetic operations.

Shift Control: On during shift operations.

Add: On during add operations.

Arithmetic Sign: On when bit position zero in the Aregister (accumulator) does not initially equal bit position zero in the B-register.

Storage Protect Check: Turned on when an attempt is made to write into a "read-only" location.

The Storage Protect Check Console indicator is turned off and the Check Console indicator is turned on when the next core storage cycle is initiated, allowing the storage protect indicator to indicate any subsequent storage protect error. (See Storage Protect section.)

Parity Check: Turned on when a parity error (even number of bits) is detected in the 18-bit word transfer between the B-register and core storage. The presence or absence of storage protect and parity bits in each word is indicated by their respective console indicators.

The Parity Check console indicator is turned off and the Check Console indicator is turned on when the next core storage cycle is initiated, allowing the parity indicator to indicate any subsequent parity error. (See Parity section.)

Zero Remainder: On when the A-register contains a zero balance during a divide instruction.

Branch: On during branch instructions.

<u>Interrupt Service:</u> Turned on when the hardware BSI instruction is being executed for the highest level interrupt that is on and not masked.

<u>Cycle Steal Service:</u> On during cycle steal operations for the highest priority data channel requiring service.

Op Code Check: On when an invalid Op code is placed in the Op register. The Op Code Check console indicator is turned off and the check console indicator is turned on when the next core-storage cycle is initiated, allowing the Op Code Check indicator to indicate any subsequent error.

The Op Code Check error causes an internal interrupt if the Disable Interrupt switch is off and causes a check stop if the Check Stop switch is on.

Auxiliary Storage: Auxiliary storage (256 words) is provided for IBM Field Engineering use. The indicator is on when auxiliary storage is being used.

Storage Protect Bit: On when a storage protect bit is transferred with the 16 data bits between the B-register and core storage.

Parity Bit: On when a parity bit is transferred with the 16 data bits between the B-register and core storage.

Clock

These eight indicators (0-7) show the advance of the basic P-C clock during Start key depressions when the rotary Mode switch is on Single Step (SS). Normally, eight start key depressions with the Mode switch on SS is equivalent to one Start key depression with the Mode switch on Single Storage Cycle (SSC).

Cycle

These five indicators (I1, I2, IA, E, and E1) show the progress of an instruction that is being <u>Single Stepped</u> or <u>Single Storage Cycled</u>; that is, advanced by successive Start key depressions with the rotary Mode switch on SSC or SS.

- shows that a new instruction is being set up for execution. It is turned on at the beginning of all single word instructions and for the first word of all double word instructions.
- <u>12</u> shows that the second word of a double word instruction is being set up for execution.
- shows that the instruction being set up is a double word instruction that has an indirect address.
 The indicator is on while the indirectly addressed word is being read out of storage.
- $\underline{\underline{E}}$ shows that the instruction set up during I-time has been defined by the Op code and is now being executed.
- E1 is turned on with the E indicator. Its on condition shows that instruction execution control circuitry has progressed to the E1 cycle point. E1 is turned off at the next clock zero (0) time. Instruction can then progress through E2 and E3 time. (There are no E2 and E3 console indicators.)

Timers

These three indicators (A, B, and C) show the status of their respective interval timers. An <u>on</u> condition indicates that the timer is in operation.

Interrupt Levels: An Interrupt Level indicator is on for each interrupt level requesting service or being serviced. Once on, an Interrupt Level indicator can be reset by either of two instructions:

- 1. A mask instruction that is executed before servicing of the interrupt begins. (The interrupt request is not lost but merely detained until the interrupt level is unmasked, at which time the indicator is turned back on.)
- 2. A branch-out-of-interrupt (BOSC) instruction is executed to complete servicing of the interrupt.

Both of the above instructions are quasi instructions; that is, variations of the XIO and BSC instructions.

The last three interrupt level indicators—Customer Engineering, Trace, and Check (Internal Interrupt) — cannot be masked. The CE interrupt can be initiated only from the CE panel or from a device operating in CE mode.

Operation Code

These five indicators (0-4) display the Op code of each instruction.

Format (F)

This indicator is \underline{on} when a two-word instruction is specified.

Tag

The status of these two indicators reflect the instruction register or index register modification of the instruction address (the <u>on</u> condition of the indicators is shown by a 1):

Indic	ators	Register
6	7	Register
0	0	I-Reg
0	1	XR-1
1	0	XR-2
1	1	XR-3

17419

Indirect Addressing

The IA (Bit 8) indicator is on when the instruction contains this bit, which usually indicates indirect addressing.

Branch Out

The BO (Bit 9) indicator is <u>on</u> when there is a bit in position 9 of an instruction. When on in a BSC instruction, a branch-out-of-interrupt (BOSC) <u>is</u> specified.

Carry and Overflow

These two indicators are turned on individually when their respective conditions occur in the accumulator (A-register).

DATA FLOW DISPLAYS

Six rows of indicators and two rotary switches (Figure 14) facilitate the display of data flow in the P-C. A review of the P-C Data Flow section and the Data Channel section is recommended at this point.

Address Register

These 16 indicators display the data in the Storage Address Register (SAR) or the selected Channel




Figure 14. Data Display Lights and Switches

Address Register (CAR), depending on the position of the Display Address Register rotary switch. The selected register is displayed each time the P-C comes to a stop or wait condition. (The clock will be at 7.)

Display Address Register Switch

This 10-position rotary switch is used to select a CAR or SAR for display in the Address Register.

Permanent Register Displays: I, B, D, and A

The contents of these four registers are always displayed.

Data Register

These 16 indicators display the contents of the Q-register, which is the accumulator or A-register extension, the index registers (XR1, XR2, or XR3), or the shift counter (SC), depending on the position of the Display Data Register rotary switch. The selected register is displayed each time the P-C comes to a stop or wait condition. (The clock will be at 7.)

Display Data Register Switch

This 5-position rotary switch is used to select the Q-register, an index register, or the shift counter for display in the Data Register.

DISPLAY PROCEDURES

The following procedure may be used to display core storage data between the execution of single instructions:

- 1. With the P-C in a stop condition, position the rotary Mode switch to SI (Single Instruction).
- 2. Start switch depressions may now be used for single instruction operations to get the program to the desired point for data display.
- 3. Record the address in the I-register. (The I-register is used in Display mode and this recorded address is needed to return the P-C to the next instruction.)
- 4. Set the address of the core storage word to be displayed in the Data Entry Switches.
- 5. Position the Mode switch to Load.
- 6. Press Load I switch.
- 7. Position Mode switch to Display.
- 8. Press Start. The selected word is now displayed in the B-register indicators.

- 9. To display other core storage words, repeat steps 4 through 8.
- 10. To continue the program:
 - a. Set Data Entry Switches to address recorded in step 3.
 - b. Position Mode switch to LOAD.
 - c. Press Load I switch.
 - d. Position Mode switch to RUN.
 - e. Press START.

To display core storage data between single core storage cycle operations:

1. With the P-C in a stop condition, position the Mode Switch to SSC (Single Storage Cycle).

- 2. Press Start repeatedly until the desired cycle in the execution of the instruction is reached.
- 3. Perform steps 3 through 10 of the preceding Single Instruction execution procedure.

PROGRAM FAILURE-RESTART

Program restart points should be written into programs to allow recovery of the system or a complete restart of the system. This recovery procedure must consider the nature of the process and the operational philosophy of the customer.

There are two basic methods of transmitting and/or receiving data to or from the P-C. First, specific low speed devices are controlled directly by the program. In this Direct Program Control operation, each character or word of data is transmitted to or from the P-C core storage by means of separate Execute I/O (XIO) instructions. The program continues transmission, character by character, or word by word, by responding to "Service Request" interrupts. Devices operating under Direct Program Control (DPC) include:

1816 Printer Keyboard
1053 Printer
1627 Plotter
1054 Paper Tape Reader
1055 Paper Tape Punch
Process I/O Devices such as analog-to-digital
converters, contact sense, voltage level
sense, pulse counters, etc.

The second method of transferring data is transfer via the Data Channels. Data channel (DC) operations are initialized by a single XIO instruction. The transfer of data words then proceeds under control of the specified DC, completely asynchronous to program operation.

The Data Channel's method of accessing core storage provides a powerful means of I/O communication with the core storage. Whenever the DC requires core storage access, the P-C operation is suspended for one core storage cycle time. During this cycle, the data is taken from or placed into core storage. Access by the DC can occur at the end of any memory cycle. It does not require that an instruction be completed. As soon as the DC has been satisfied, which normally takes one cycle, the stored program execution proceeds. The logical state of the P-C is not changed by the DC's access to core storage. This method of access is sometimes referred to as "cycle stealing" since a cycle is taken from the stored program execution cycles at any time.

Devices operating under DC control include:

2401/2402 Magnetic Tape Drive 2310 Disk Storage Drive 1443 Printer 1442 Card Read-Punch System/360 Adapter Some devices operate under DC or DPC control, depending on their characteristics and the configuration of the 1800 system. These devices include:

Analog Input Analog Output Digital Input Digital Output

ON-LINE SERVICING CONSIDERATIONS

The 1800 System provides a means for On-Line servicing of Input/Output devices without the requirement for the customer to terminate his operations.

The feature which makes this service approach possible is a 256 word Auxiliary Core Storage unit which provides the Customer Engineer with storage for the programs and data necessary.

This auxiliary storage unit is designed to prohibit the possibility of alterations of the main core storage during service operations. The auxiliary storage cannot read or write in the main storage, and the main storage cannot read or write in the auxiliary storage.

When an Input/Output device is in the CE Mode and is being exercised by an auxiliary program, the main storage programs are impacted only by the execution time of the auxiliary instruction. Because the CE Mode operates on the lowest interrupt priority, service programs will execute only when the main storage programs are not operating on interrupt routines.

To permit this service approach, it is necessary to reserve words 1, 2, and ${\bf A}_{16}$ in main storage. It is also necessary for main storage programs to have the ability to program disconnect any Input/Output device that requires servicing.

The CE interrupt to an auxiliary program has been designed with the knowledge that it is quite possible for an occasion to arise which could require a change of the main storage program while the system is executing an auxiliary program. In such an event, it could be mandatory for the auxiliary program to branch out to a different return instruction address.

When the above occasion occurs, it is necessary only to write the desired return address into the Auxiliary Storage Return Address location — word A in main storage. Branching out of auxiliary storage always sets the Instruction Counter to the address

stored in word A in Main Storage. On an interrupt to auxiliary storage, the I-counter return address is automatically written into word A.

An auxiliary program can utilize the Arithmetic and Index registers. All service programs restore these registers to their original state before branching out.

It is necessary for the customer to realize that an auxiliary service program can possibly interrupt from a Wait instruction in main storage. When this occurs, the branch out from this auxiliary program will be to the instruction at the address following the Wait Instruction.

CE Mode

CE Mode is enabled by a CE diagnostic program with the execution of an XIO Instruction. The IOCC of the XIO must contain the area code of the device being placed in CE Mode; the function code will be 000 and bit 15 must be on. CE Mode is disabled by the same Instruction with Bit 15 off.

When in CE Mode, the device status word of the device is made to appear to be not ready and not busy which is off line status. The true status of ready and/or busy is located elsewhere in the device status word and is to be used for diagnosis. The action initiated in the CE diagnostic program interrupts on the CE level and not on the normal assigned level of the device. The CE Mode uses the assigned core-storage addresses (0001, 0002, and 000A)₁₆. The interrupt on CE level stores the instruction register at location 000A₁₆ in main storage (even if this location is storage protected) and branches to execute location 0001 in main storage or to location 0001 in auxiliary storage depending on the position of the aux/main storage switch on the CE panel. The Branch out of CE Interrupt branches indirectly to location A_{16} for return to the program. If an overlay of a program is required, a change of location A_{16} can direct the return if a return is required to the correct program location.

DIRECT PROGRAM CONTROL OPERATION

DPC operation of I/O devices proceeds on a one for one basis; that is, an XIO instruction is executed for each data word transferred to or from core storage. The XIO instruction for DPC specifies an I/O Control Command (IOCC) with a <u>function</u> of Control, Sense Interrupt Level, Sense Device, Read or Write. (See description of XIO instructions.)

<u>Control</u>: An IOCC with a <u>function</u> of Control uses the IOCC <u>address</u> and <u>modifier</u> to specify the particular device and the operation to be executed. Examples of Control operations are Feed Card, and Load Interrupt Mask Register.

Sense: An IOCC with a <u>function</u> of Sense Interrupt Level or Sense Device is used to read the "status words" associated with the device: the Device Status Word (DSW), the Process Interrupt Status Word (PISW), and the Interrupt Level Status Word (ILSW). These status words are explained in detail in the Interrupt section. Generally, DSW's are associated with data processing I/O units (card reader, card punch, etc.) and PISW's are associated with industrial processing interrupts (excessive temperature, overflowing tank, etc.). An ILSW is provided for each interrupt level.

Read or Write: An IOCC with a function of Read or Write uses the IOCC address to determine the core storage address receiving or providing the single data word. Immediately following the one word transfer to or from storage, the XIO instruction is terminated and the next sequential instruction is executed. Normally, several data words must be transferred to complete the message transfer. This is accomplished by P-C recognition of a device interrupt each time the device is ready to send or receive a data word. P-C recognition of the interrupt causes a branch to a program subroutine associated with the device interrupt. The interrupt subroutine includes the XIO instruction to read or write the next data word. This subroutine must also modify the address portion of the IOCC for the next data word, provide "table look up" for translation of the device character if required, and maintain a program word count to indicate the end of message if necessary.

The exit from the interrupt subroutine must be accomplished with a BSC instruction that has a one in its Bit 9 position. This Branch-Out-of-Interrupt (BOSC) operation restores the interrupt hardware so that future interrupt requests at the same or lower priority levels can be acknowledged.

Device Busy

It is possible for the program sequence to execute an XIO instruction to a device that is busy responding to a previous XIO instruction. Each device that can have this condition will provide a Busy indicator in the DSW. This indicator signals that the device cannot accept data or control information, and that should it be sent it will be lost. It is up to the program to ensure, by testing the Busy indicator, that data will not be lost. Usually no hardware indication is given to signal incorrect use of the device.

Data Overrun

It is possible for a device operating asynchronously to the program to request a data word transfer before the program sequence is ready to service the request. This can be true for both input and output. Devices with this potential provide a ''program check'' indicator that will enable the P-C to know if a data overrun occurs.

DATA CHANNEL (DC)

Data channels are used to transfer data between P-C core storage and high-speed I/O devices. The P-C initializes each DC with a single XIO instruction. The DC then takes control of the data transfer while the P-C continues program operation. The DC has priority to the extent that when the I/O device is ready to send or receive a data word, the P-C is stopped while the word transfers to or from core storage. This transfer takes 2 or 4 $\mu{\rm sec}$, depending on the core storage cycle time, and is referred to as a cycle steal. P-C data and conditions are undisturbed except for the core storage locations that receive data from an input device.

Three DC's are standard on the 1800 system; six more are available on an individual basis. Thus, it is possible to have more than one I/O device requesting core storage cycles at the same time. When this occurs, the DC control circuitry stops the P-C and services the requesting devices according to their DC priority. This priority is a hardware priority assigned by the user and is not related in any way to the Interrupt feature. Data Channel priority is assigned by the user when ordering the system.

The maximum time before service of the highest priority DC (level zero) is 2.25 or 4.5 μ sec, depending on the cycle time of core storage. After all requesting devices have been serviced, the P-C continues with the program.

I/O devices that are to be operated concurrently must be on separate DC's. Those that do not require concurrent operation can be on the same DC. When multiple devices are assigned to the same data channel, the Busy indicator of all these devices must be tested before an operation can be given to any of these devices.

The XIO instruction for DC specifies an I/O control command (IOCC) with a function of Initialize Read or Initialize Write. However, even though a device operates on a data channel, XIO instructions for DPC can be used to sense device status and for control. (See description of XIO instructions.)

Data Channel Functional Components

Channel Address Register

A Channel Address Register (CAR) is a 16 bit register used to store the core-storage address of the

next word that will be addressed (by the Channel Address Buffer) for an operation with its associated Data Channel. Each Data Channel is assigned to a particular I/O device (assigned by the user when ordering the system) and has its own Channel Address Register.

A Data Channel and its associated CAR are selected when their assigned I/O device is selected by the Area Code and Modifier of an IOCC word. CAR is incremented by one after each transfer of its contents to CAB.

Channel Address Buffer

One Channel Address Buffer (CAB) is used by all Channel Address Registers to address core storage. When a cycle steal request occurs, the CAR for the requesting I/O device is transferred into the Channel Address Buffer.

Channel Address Register Check

Channel Address Register (CAR) checking is provided to ensure that the first word addressed by a selected CAR is the first word of the correct data table. The CAR check will be performed in one of two ways, depending on the type of I/O device (chaining or non-chaining).

Non-chaining devices are the 1442 2310

1443

Chaining devices are the Analog Input Digital-Analog Output Digital Input 2401/2402 System/360 Adapter

A CAR check is made for all devices after the Address from the IOCC word is transferred to the selected CAR. A bit by bit comparison is made between the contents of the selected CAR and the contents of the B-register. If any of the corresponding bits are not equal, a CAR check error has occurred. This CAR check error terminates subsequent cycle steal requests for the assigned I/O device and initiates an internal interrupt. The I/O device cannot request a cycle steal until the Interrupt Level Status Word for the internal interrupt is sensed and the I/O device is reinitialized by another XIO instruction.

Another CAR check is made for chaining devices each time the I/O device chains to a different data table. The CAR check at the beginning of the second

data table and all subsequent data tables in the chain is accomplished as follows: The first word of the data table (second data table, third data table, etc.) must contain its own address. After the first word of the data table is addressed, a bit by bit comparison is made between the contents of the selected CAR and the contents of the B-register. If any of the corresponding bits are not equal, a CAR check error has occurred. Subsequent cycle steal requests are terminated and a bit is set in that device's DSW.

I/O Device Functional Components

Word Count Register

A Word Count Register is provided in each I/O device assigned to a Data Channel (except the 1442). The Word Count register is loaded with the contents of the word count portion (bit positions 2 - 15 maximum 14 bits) of the data table and is decremented each time a data word is transferred from (to) the data table. Word Count capacity for the attachments:

Device	Number of Bits Available	Bit Positions in Word Count Location	Max Count Accepted by Device
1443	7	9-15	60 or 72
2310	9	7-15	321
2400	14	2-15	16,383
DI	8	8-15	255
DAO	8	8-15	255
Al	14	2-15	16,383
System/360 Adapte	r 14	2-15	16,383
1442	-	-	-

23409 A

For I/O devices without chaining ability, the word count must be stored in the first word of the data table. For devices with chaining ability, the word count must be stored in the first word of the first data table and in the second word of all subsequent data tables in the chain.

Scan Control Register

A Scan Control register is provided in each device that has chaining ability. Scan Control bits must be stored in the first word of the first data table (bit positions 0 and 1) and in the second word (bit positions 0 and 1) of the second data table and all subsequent data tables in a chain. The following is a list of the devices that have a Scan Control register.

I/O Device

2401/2402 Digital or Pulse Counter Input Digital-Analog Output Analog Input The Scan Control register controls the I/O device and the Data Channel operation at the end of the data table as follows:

Bit 0	Bit 1	
0	0	Single scan of data table and stop with an interrupt
0	1	Single scan of data table and stop (no interrupt)
1	0	Continuous scan of this data table or a different data table with an interrupt at the end of this table.
1	1	Continuous scan of this data table or a different data table with no interrupt.

DATA CHANNEL OPERATION

The numbered steps that follow correlate with the circled numbers in Figures 15 and 16. These steps apply to either non-chaining devices or the first data table of a chaining device.

- 1. XIO references the IOCC word.
- 2. The Area Code and Modifier select the I/O device. Function specifies the type of operation (Initialize Read or Initialize Write, etc.).
- 3a. The Address portion of the IOCC word is stored in CAR for the selected Data Channel (I/O device).
- 3b. CAR Check made between selected CAR and B-register.
- 4. Cycle steal requested. CAR transfers to CAB.
- 5. CAB addresses core storage for the first word of data table while CAR is being incremented by one.
- 6. The first word of the data table contains
 a. Scan Control bits (bit positions 0 and 1)
 - b. Word Count (bit position 2-15)
 - These are transferred to their respective registers in the I/O device. This is the end of the first cycle steal cycle.
- 7. When another cycle steal request occurs, CAR, which was incremented in step 5, now transfers the next higher address to CAB. CAB then addresses core storage while CAR is being incremented.
- 8. The first <u>data</u> word is transferred to or from the I/O device via the B-register and Data Channel. The Word Count register in the I/O device is decremented by one. This is the end of the second cycle steal cycle.

Steps 7 and 8 now continue on a cycle steal basis; that is, they occur as the I/O device requests data transfers. Between cycle steals, the P-C continues program operation. The CAR is incremented with each




Figure 15. Data Channel Operation

data transfer and the WCR is decremented. This sequence continues until the last data word of the data table is transferred. The last word transfer is sensed by the WCR reaching zero or through some indicator in the device. If the device does not have chaining ability, no more demands for data transfer are made until the device is reinitialized with another XIO instruction.

Data Chaining

When a continuous scan is indicated by the Scan Control Register (SCR) in a device having chaining ability, the DC takes three cycles after the WCR has reached zero at the end of the data table. The first cycle is used to transfer the word following the

data table to the CAR. The address in this word is the address of the next table of data. The second cycle addresses the first word of the data table and performs the CAR check. The first word of the data table must contain its own address. The third cycle addresses the second word of the data table and transfers its contents (Word Count and Scan Control) to their respective registers. The I/O device is then ready for independent Data Channel operation. In this manner, the DC can operate in a scatter readwrite mode. This method of using the DC in a continuous mode is called "data chaining" because the data tables are essentially connected together. The length of time between data transfer cycles on a data chaining operation is a maximum of three corestorage cycles on a device connected to the highest priority DC. It may be greater than this for devices




Figure 16. Data Channel Operation

of lower cycle steal priorities, depending on whether they must wait for higher DC priorities to be serviced.

Data Channel Operation (Chaining)

If the Scan Control register contains the bits for a continuous scan, the following numbered steps correlate to the circled numbers in Figure 16. These steps are for the second and all subsequent data tables. See section <u>Data Channel Control</u> for steps 1 through 8 (first data table).

9. The contents of the word following the last data word in the first data table are transferred to CAR. This word must contain the address of the next data table.

- 10a. When the next cycle is requested, CAR is transferred to CAB to address core storage. The contents of the first word of the next data table are transferred to the B-register. This word must contain the address of itself.
 - b.CAR Check is performed and CAR is incremented by one.
- 11. When the next cycle steal is requested, CAR is transferred to CAB and CAB addresses core storage. The Scan Control bits and Word Count bits are transferred from the second word of the data table to their respective registers. CAR is incremented by one.
- 12. Data is transferred to (From) the I/O device on a cycle steal basis via the B-register and the Data Channel. CAB addresses core storage to transfer a data word to the B-register. Each

time CAB addresses core storage, CAR is incremented by one. When the next cycle steal request occurs, CAR is transferred to CAB. The Word Count register is decremented for each word transferred.

13. When the last data character is transferred (Word Count is decremented to zero), operation will continue as specified by the Scan





Figure 17. Data Tables for Chaining

Control register. See section for <u>Scan Control</u> <u>Register.</u>

Data Table

Figure 17 is an illustration of two data tables with Scan Control (SC) bits to initiate chaining from the first data table to the second data table.



INTERRUPT

The Interrupt feature provides an automatic branch from the normal program sequence. The branch is based upon an external condition. Examples of conditions which would normally be used to cause interrupts follow: (1) The Interval Timer has concluded the recording of a preset time interval. (2) The Magnetic Tape drive initialized and selected on a Data Channel has completed the required data transfer and signals the P-C with a Scan Complete. (3) An undefined operation code has been detected during the P-C instruction readout and therefore cannot be executed. (4) A device, such as the Printer Keyboard, has completed the transfer of the previous character and requests a subsequent character. (5) An external process condition has been detected which requires an immediate change in the program execution.

Interrupt Philosophy

Because of the large number and widely varying types of interrupt requests, it is often not desirable to cause a branch to a unique address for each condition. For the same reasons, it is frequently not desirable to cause one branch for all interrupt requests and to require the program to determine the individual request(s) requiring service. Therefore, it is expedient to group the many individual request lines into a lesser number of priority levels. This accomplishes two very important functions: First, it allows all interrupt requests common to a specific interrupt level to have the privilege of interrupting immediately if the only requests present are of a lower priority level. Conversely, it permits interrupt requests connected to a higher priority level to temporarily terminate the servicing on a lower level and to immediately interrupt to the higher priority. Service is returned to the initial request only after all higher level requests have been serviced. Second, since a unique branch can be defined for each interrupt priority level, it is possible to combine many interrupt requests on a common priority level and therefore use a common interrupt subroutine to service many requests.

There are two important operating characteristics of the interrupt system. (1) When more than one request line is connected to any priority level, it is necessary by programming means to identify the individual request(s) causing the priority level to be energized. (2) The first request that is recognized on a given priority level prevents future requests on that or lower priority levels from interrupting until the completion of servicing the first interrupt is signaled

by a Branch Out Operation (see Branch or Skip on Condition-BSC). However, interrupts that occur on the same level for which an interrupt is being serviced can be interrogated and serviced by programming if the Interrupt Level Status Word (ILSW) is interrogated again before the "Branch Out" is executed. The ILSW is explained in detail towards the end of this section.

INTERRUPT LEVELS

As shown in Table 6 a maximum of 24 external interrupt levels are available. Twelve external interrupt levels are standard, as are the Internal, Trace, and CE interrupt levels. Note that the priority level of each interrupt, as well as its unique core storage address, is listed in decimal form. Note also that all but the Trace

Table 6. Interrupts

Interrupt	Priority	Core Storag	e Location	ILSW
merropi	Level	Decimal	Hex.	IL5 W
Internal	1	8	8	Yes \
Trace	26	9	9	No
** CE	27	10	Α	No
*External 0	2	11	В	Yes
<u>l</u> 1	3	12	С	Yes
2	4	13	D	Yes
3	4 5 6	14	Ε	Yes
4	6	15	F	Yes > Basic
5	7	16	10	Yes
6	8	17	11	Yes
7	9	18	12	Yes
8	10	19	13	Yes
9	11	20	14	Yes
10	12	21	15	Yes
11	13	22	16	Yes
12	14	23	17	Yes)
13	15	24	18	Yes
14	16	25	19	Yes Special
15	17	26	1A	Yes Feature
16	18	27	1B	Yes Group 1
17	19	28	1C	Yes
18	20	29	1D	Yes)
19	21	30	1E	Yes Special
20	22	31	1F	Yes Feature
21	23	32	20	Yes Group 2
22	24	33	21	Yes
23	25	34	22	Yes)

^{*} External Interrupt cannot occur at the end of an XIO or BSI instruction.

17424B

^{**} A CE Interrupt Stores the return link in core location 10 (decimal) and starts execution at core location 0001.

Interrupts are prevented in the same manner as for the standard forced BSI.


and CE interrupts have an Interrupt Level Status Word (ILSW). The ILSW, which is explained in detail later, is used to identify the specific condition causing its interrupt level to request service. No external interrupt can occur at the end of an XIO or BSI instruction (until another instruction is taken).

Internal Interrupt

The Internal Interrupt is a P-C interrupt that occurs when any one of four error conditions occur in the P-C:

- 1. An invalid Op code is detected.
- 2. A parity error (even number of bits) is detected in the B-register during data transfer to or from core storage.
- 3. A storage protect violation occurs from an attempt to write into a "read-only" core storage position.
- CAR Check error occurs either as a CAR Check or as the result of a parity error having caused a command reject.

The Internal interrupt cannot be masked. However, an XIO or BSI instruction prevents the internal interrupt for one instruction. Its ILSW is reset when it is sensed to determine the interrupting condition. The four error conditions are assigned to the ILSW as follows:



Trace Interrupt

The Trace interrupt occurs after every instruction if the P-C is in program operation with the console mode switch on Trace. The Trace interrupt cannot be masked and does not have an ILSW. However, an XIO instruction prevents a Trace interrupt for one instruction.

CE Interrupt

The CE interrupt can be initiated from the CE panel or from a device operating in CE mode. It cannot be masked and does not have an ILSW. The CE level is not polled on an XIO or BSI instruction

Interrupt Level Masking


A mask register exists for the masking and unmasking of external interrupt levels. An interrupt level that is masked cannot initiate a request for service until it has been unmasked.

Programmed interrupts will not occur if the corresponding interrupt is masked prior to the time the XIO command for programmed interrupt is exlecuted or before the forced BSI occurs.

Device status words and PISWs are not affected by the mask operation.

The XIO Control instruction is used to simultaneously mask and unmask external interrupt levels 0-13 or 14-23, depending on Modifier bit 15 of the IOCC. Two XIO Control instructions are required to mask/unmask the maximum of 24 external interrupts (All external interrupts are automatically masked when electrical power is first applied to the P-C.) The execution of this instruction does not affect the contents of the A-register.

The IOCC for the Mask instruction is shown below:



Note that the Area is 00000 and that Modifier bits 8-10 must be 100.

The status of Address bit positions 0-13, or 0-9, depending on Modifier bit 15 (Z), determine whether external interrupt levels 0-13 or 14-23 are masked or unmasked:

A 1-bit masks the corresponding interrupt level. A 0-bit unmasks the corresponding interrupt level.


External Interrupt Polling

Two polling cycles are required to sample all 24 interrupt level requests. Interrupt levels 0 through 13 are polled as a group and interrupt levels 14 through 23 are polled as another group. The group that is polled on any given cycle is not readily predictable because the first group polled after an interrupt will be the group that was being polled when the interrupt occurred. During any core-storage cycle, other than the first core-storage cycle of an instruction, both groups of interrupt levels are polled. Therefore, unmasking an interrupt level for an instruction that takes only one core-storage cycle (MDS, LDX, LDS, etc.), would not poll all 24 interrupt level requests. This one core-storage cycle instruction would poll only one group, and the group could be either 0-13 or 14-23. Polling is inhibited during:

- XIO and BSI instructions.
- Load, display, or IPL modes.
- Clear storage operations.

Programmed Interrupts

External interrupt levels can be programmed. An XIO Control instruction is used to turn on individual external interrupt levels within either of two groups (0-13 or 14-23) depending on the status of Modifier bit position 15 of the IOCC. Two instructions must be executed to turn on interrupt levels in both of these groups. The IOCC is shown below:



Note that the Area is 00000 and that Modifier bits 8-10 must be 101.

The status of Address bits 0-9 or 0-13, depending on Modifier bit 15 (Z), determine whether individual interrupts within priority levels 0-13 and 14-23 will be turned on:

- A 1-bit turns on the corresponding external interrupt level.
- A 0-bit does not turn on the corresponding external interrupt level.

Programmed interrupts will not occur if the corresponding interrupt level is masked prior to the time the XIO command is executed.

If a programmed interrupt level is turned on but the hardware forced BSI instruction has not occurred, an XIO instruction to mask or unmask any interrupt level will turn the programmed interrupt level off. Another Programmed Interrupt XIO instruction would be needed to reinitiate the programmed interrupt after the specified level is unmasked.

Programming Note

A BOSC instruction following an XIO instruction which turns on a programmed interrupt for a level as high or higher than the level currently being serviced will reset the programmed interrupt just turned on. For example, while in a routine servicing interrupt level 4 an XIO instruction to set program interrupt to level 2, followed by a BOSC instruction would reset interrupt level 2 and not reset level 4. To prevent this condition the following technique can be used for program set interrupts.

XIO XIO BOSC NOP	MSK1 MSK2 + -Z	Prevent All Interrupts Clear Current Interrupt Level
XIO	UMSKI)	Restore Interrupt Mask Register
XIO	UMSK2 }	
OIX	PROGI	Set Program Interrupt
BSC	I EXIT	Exit Current Level 23412

STATUS WORDS

The I/O devices of the 1800 system and some of the system features contain "status" indicators. The on/off condition of each status indicator reveals to the operating program an operational status or condition of the device in which the indicator is located. Status indicators are also contained in the process being monitored and/or controlled by the 1800 system. These indicators, both system and process oriented, project their individual conditions into the system via the In-Bus. Those process and system indicators assigned to interrupt levels initiate interrupt requests when they are turned on.

An XIO Sense Device instruction, which specifies a particular device, is used to read into the A-register the on/off condition of each indicator located in the specified device. Once the indicators of the specified device are read into the A-register, the contents of the A-register is considered a Device Status Word (DSW) or a Process Interrupt Status Word (PISW), depending on whether the device is located within the system or in the process. The contents of the A-register is considered a DSW when the bits represent the status of indicators from a system device. The contents of the A-register is considered a PISW when the bits represent the status of the process interrupts. Refer to Digital Input Units and Features for Process Interrupt description.

DSW Indicators

DSW indicators usually fall into three general categories:

- 1. Error or exception interrupt conditions.
- 2. Normal data or service required interrupts.
- 3. Routine status conditions.

The assignment of indicators to DSW bit positions is usually specified from left to right in the following manner:



All DSW's are shown in Table 7.

When the DSW indicators are read into the A-register by an XIO Sense Device instruction, bit position 15 of the IOCC referenced by the XIO Sense Device instruction determines whether the indicators are reset when their status is read into the A-register. If a bit is present in position 15 of the IOCC, the selected indicators are reset.

• Table 7. Device Status Words

15			15	↓ 52		Not Ready		Sector Count Low	Not Ready	Printer Not Ready	Any Error	AMAR 1	DI Busy	A	D/AO Busy	A	A	Tape Busy or Not Ready	A	23410
14			14	4		Busy		Sector Count High	Busy	Printer Busy		AMAR 2						Tape Busy or Rewind		
13			13	13	†CE Not Ready	†CE Not Read√	tCE PT Punch Not Rdy		†CE Not Ready			AMAR 4				i		Tape Indicator or Mark		°
12	-		12	Sense 12	†CE Busy	†CE Busy	†CE PT Punch Busy	[‡] CE Busy	†CE Busy	tCE Printer Not Ready		AMAR 8				Byte -		At Load Point		
=		ļ.,	=	=			tCE PT Reader Not Rdy	†CE Not Ready		†CE Printer Busy		AMAR 16				360 Command		Wrong Length Record		
10			01	2			[†] CE PT Reader Busy			tCE Carriage Busy		AMAR 32		<u> </u>				CE Diagnostic Indicator		
6			٥	0	Printer Parity Error		PT Reader Storage Protect	Data Overrun			DPC Relay Busy	AMAR 64		Process Interrupt Points (Customer Assigned Groups)				* Operation Complete	Count	
8		-	8	₩ ∞	Keyboard Parity Error (1816)		PT Reader Parity Error	Write Select Error			Cyc Steal, SS, AMAR Busy	AMAR 128		Customer As		V	Complement)	Data Overrun Error	Word Count	
2			7	•	Storage Protect Violation (1816)	Feed Check Read Station	PT Punch Not Ready	Data Error			Overlap Conflict	AMAR 256		rrupt Points (* End of Table	Word Count (1's Complement)	Data Bus Out or P-C Parity Error		
9			9	Program 6	Keyboard Not Ready (1816)	Storage Protect Violation	PT Punch Busy	Storage Protect Error		Parity .	* Overload	AMAR 512		Process Inte		, Transfer End	Wor	Tape Data Error		
5			-5	Pro	Printer Not Ready	Parity Error	PT Reader Not Ready	Parity Error		Channel 1	Parity Data Error					* Storage Protect Violation		Storage Protect Violation Stop		£0
4			4	↑ 4	Printer Busy	* Operation Complete	PT Reader Busy	Carriage Home		Channel 12	* Parity Control Error				Data Channel Active	* Data Check		Chain Stop		147 ERRUPTED
3			ო	≜ ~		Last Card	* PT Punch Service Request	Disk Busy (R/W or Ctrl)		Channel 9	* Storage Protect Violation	AMAR SS MPX	* Command Reject		* Command Reject	* Halt		* End of Table		
2		Timer C	2	Sense 2	Keyboard Request (1816)	Error	PT Punch Parity Error	Disk Not Ready		* Printer Complete	DPC Rly Conv Complete	* Overload	* D1 Scan Complete	_	D & A Out Scan Complete	* 360 Command Stored	¥	* Command Reject	V	سادر هم
-		Timer B	ı	- -	Keyboard Service Response (1816)		* PT Reader Service Request	• Operation Complete	Parity Error	Error	DPC SS Conv Complete	Low Out of Limit	* Storage Protect Violation		Pulse Output Timer	1800 Command Stored		Tape Unit 1 Select	ount mplement	
0	Interrupt Request	Timer A	0	V 0	* Printer Service Response		PT Reader Any Error	Any Error	* Service Response	* Transfer Complete	* End of Table	High Out of Limit	* Parity Error	V	* Parity Error	Command Reject			00 = True Count 11 = 1's Complement	いっしゅうの
FEATURE	Console Interrupt	Interval Timers	Data Entry Switches	Sense Switches	1816 Printer–Keyboard 1053 Printer -In First Group -In Second Group	1442 Card Read Punch -First -Second	1054/1055 Paper Tape Reader/Punch	2310 Disk Storage First Drive Second Drive Third Drive	1627 Plotter	1443 Printer	Analog Input -Basic -Expander	Comparator -Al Basic -Al Expander	Digital Input	PISW	Digital and Analog Output	S/360 Adapter	Adapter Word Counter	Tape Control Unit	TCU Word Counter	* Interrupt Conditions 🕏 † Active Only in CE Mode
AREA		٥			1- 15-	2- 17-	က	4 8 6	5	9	9 7	9 4	=		12			4		* Inte

PISW Indicators

The PISW indicators, which are physically located in the 1800 System, are turned on by contact closures or voltage shifts in the process. The principal differences between PISW indicators and DSW indicators are:

- 1. When an XIO Sense Device instruction reads the specified PISW, the indicators are unconditionally reset. (Bit 15 of the IOCC is used to determine reset of the DSW indicators.)
- 2. There are restrictions on the assignment of PISW bit positions. This is because of the manner in which process interrupts are terminated in the 1800 system.

Assignment of PISW Bit Positions

Process interrupts are terminated on 16-position terminal blocks within the 1800 system. The terminating circuitry restricts the assignment of process interrupts to the bit positions within each PISW:

- 1. Terminal block positions 0 through 15 must be assigned to corresponding PISW bit positions 0 through 15. There can be no cross assignment, such as position 0 of the terminal block to position 1 of the PISW. Position 0 must be assigned to position 0, 1 to 1, ... 15 to 15.
- 2. Terminal block positions can be separated in groups of four and assigned to one, two, three, or four PISW's.

For example, as shown in Figure 18, terminal block positions 0-3 may be assigned to bit positions 0-3 of one PISW; terminal block positions 4-7 may be assigned to positions 4-7 of a second PISW; terminal block positions 8-11 to 8-11 of a third PISW; and terminal block positions 12-15 to 12-15 of a fourth PISW. In like manner, terminal block positions 0-7 could be assigned to 0-7 of one PISW, and terminal block positions 8-15 to 8-15 of a second PISW.

Twenty-four PISW's exist in the 1800. They are addressed individually by the modifier of the XIO Sense Device instruction. PISW decimal addresses in the modifier are 2 through 25.

Interrupt Level Status Word

The Interrupt facility includes one 16-position Interrupt Level Status Word (ILSW) for each interrupt level (The Trace and CE interrupts are exceptions; they are unique interrupts and require no ILSW.) Like the PISW and the DSW, the ILSW is not actually a word




Figure 18. Bit Positions Assignment of PISW's

until it is read into the A-register. Prior to its entry into the A-register, an ILSW is simply 16 signal lines, each of which has OR'ed to it indicators from a status word (PISW or DSW). This relationship is shown in Figure 19.

Each interrupt level requests service when any one of the 16 bits in its ILSW is turned on. When the P-C program recognizes the interrupt request, it executes an XIO Sense Interrupt Level instruction to read the ILSW of the requesting interrupt level into the A-register. The P-C program then determines which bit position in the ILSW caused the interrupt. This bit position identifies the DSW or PISW that has the interrupt initiating indicator. The DSW or PISW is then analyzed by the P-C program to determine which indicator in the DSW or PISW caused the interrupt.

The programmer does not specify the ILSW in the XIO Sense Interrupt Level instruction used to read the ILSW into the A-register. This specification is fixed; that is, each ILSW is hardware assigned to its interrupt level. The Sense Interrupt operation provides the ILSW of the highest priority level requesting service. Except for the P-C Internal interrupts, none of the DSW and/or PISW interrupt indicators ORed into ILSW bit positions are reset when the ILSW is read into the A-register. The indicators are not reset until their respective DSW or PISW is read into the A-register with an XIO Sense Device instruction.




Figure 19. Relationship of Status Words

Figure 19 also shows that each PISW may be assigned to one bit position of an ILSW. If this practice were carried to its extreme, all 24 PISW's could be assigned to only two ILSW's, which would restrict all process interrupts to two interrupt levels. Conversely, only one PISW could be assigned to each ILSW, which would provide the maximum number of interrupt levels for process interrupts. Interrupt level assignments for any one Process Interrupt Adapter must be to interrupt levels 0-11 or 12-23.

PROGRAMMED OPERATION


The 1800 system may be programmed to service interrupt requests in several alternative manners:

- 1. Process and other interrupts are intermixed on the same level. The ILSW is interrogated first and the PISW is interrogated subsequently.
- 2. Process and other interrupts are intermixed on the same level, but process interrupt is given priority on that level so that the PISW's (typically one) are sensed directly and checked before the ILSW is sensed and checked.
- 3. An interrupt level is completely reserved for process interrupts and interrogation of the ILSW determines which PISW contains the actual interrupt.
- 4. An interrupt level is completely reserved for process interrupts and the number of PISW's on that level is restricted to one. In this case, the program can go directly to the PISW containing the interrupting condition.

In general, an interrupt request is recognized at the completion of the instruction being executed when the interrupt request occurs. Exceptions to this practically instantaneous recognition occur when:

- 1. The instruction being executed when the interrupt request occurs is either an interrupt forced or normal Branch and Store Instruction Register (BSI) instruction or an XIO instruction. These instructions effectively mask all interrupts during their execution and the execution of the next instruction.
- 2. The interrupt request level is masked. The request will be retained by the device not the 1800 for recognition when the interrupt level is unmasked. (Programmed interrupts are not retained if masked prior to their execution.)
- 3. The interrupt request is of the same or a lower priority level than an interrupt level being serviced.

When an interrupt request is recognized, the P-C inhibits the normal access to core storage and generates into the B-register a BSI Indirect Addressing instruction. The format of this forced hardware instruction is:



Programming Details

The Address of the forced BSI Indirect instruction is unique for each interrupt level, as specified in Table 6. Program operation from this point is shown in Figure 20 and described below. The circled numbers in Figure 20 correspond to the numbered descriptions below:




Figure 20. Program Identification of Interrupts

- 1. The interrupt request occurs during operation of the main line program.
- 2. The forced BSI Indirect instruction stores the contents of the I-register at the Effective Address (EA) of the instruction. The EA is the address that the user stores at the interrupt level's unique address (Table 6). The forced BSI Indirect instruction then branches to the address of the interrupt subroutine (EA + 1).
- 3. The interrupt subroutine stores all data and/or index registers that it will use and then prior to subroutine completion restores the same data and/or index registers.
- 4. The last instruction of the interrupt subroutine is a Branch or Skip on Condition (BOSC) instruction (Bit 9 = 1) that returns the program to the address previously stored at the EA (step 2). This address is the location of the next instruction in the main line program. The BOSC instruction also resets the interrupt level so that other lower priority levels can be recognized.

If a Wait instruction is operative when the interrupt request occurs, the Wait instruction is considered complete when the interrupt request is recognized. Following completion of the interrupt subroutine, the instruction immediately following the Wait instruction will be executed.

Because a number of interrupt requests can be assigned to any one priority level, program analysis of the requesting interrupt level's ILSW is necessary to determine the source of the interrupt request signal. This analysis is accomplished within the interrupt subroutine in the following manner (the numbered descriptions that follow relate to the circled numbers in Figure 20):

- 5. An XIO Sense Interrupt Level instruction causes the ILSW for the interrupt level being serviced (the highest priority level on) to be read into the A-register. Only the Function of the IOCC need be specified. No other parts of the IOCC are used. The status of the indicators in the devices assigned to the ILSW are not reset.
- 6. A Load Index Register (LDX) instruction loads an index register with the number of interrupt signals assigned to the ILSW.
- 7. A Shift Left and Count (SLCA) instruction is executed. The resulting count in the index register corresponds to the first non-zero bit of the ILSW in the A-register.
- 8. A BSC instruction is executed. This instruction is both <u>indirect</u> and <u>indexed</u> with the index register containing the count corresponding to the first non-zero bit in the A-register. The Address of the BSC instruction is related to the top word of the Branch Table (Figure 21).

The Branch Table is a table of addresses. Each address is the location of an interrupt subroutine that is related to an interrupt request assignment in the ILSW. Thus, if bit position zero of the ILSW is on, the last word of the table is used, and the BSC branch is to the address stored in the last word of the table.

If bit position one of the ILSW is on, the BSC branch is to the address stored in the second to last word of the Branch Table, etc.

Thus, the above sequence of instructions locates the interrupt subroutine for the ILSW bit that initiated the interrupt. Each time the A-register is shifted, the shift count is decreased by one. As the shift





Figure 21. ILSW Branch Table


count is decreased, the indexed address for the BSC instruction is decreased. Effectively, the branch address of the BSC instruction begins at the bottom of the Branch Table and progresses up the Branch Table as the A-register is shifted. For example:

1. Load Index Register

Index Register one (XR1) is loaded with sixteen or the maximum number of interrupt request lines connected to the level which caused the interrupt. (In this example, assume sixteen request lines are connected to the interrupting level.)




- 2. Execute I/O (Sense Interrupt Level)
 An XIO instruction is executed which senses the ILSW of the interrupting level into the Arregister.
- 3. I/O Control Command



17434


X - Unused bits

In this example, the ILSW appears in the Arregister as follows:




4. Shift Left and Count

A Shift Left and Count normalizes the A-register and leaves a remainder count in the index register. Note that four shifts have reduced the value in XR1 from 16 to 12. Also, regardless of the status of bit positions 8 and 9 in the index register, they are set to zero and bit positions 0-7 will be unchanged.



5. Branch or Skip on Condition

An indexed branch instruction with an indirect bit permits a unique branch to a table of addresses which contains an entry for each bit of the accumulator.



Indicator Identification

If the device requesting service is assigned to a DSW or PISW, it is necessary to determine which indicator in the DSW or PISW is responsible for the interrupt request. This identification can be made in an almost identical manner to the previously described program steps 1 through 8 of Figure 20:

- 1. An XIO Sense Device instruction is executed in step 5 instead of an XIO Sense Interrupt Level instruction. The area and/or modifier must specify the device or the status word.
- 2. The LDX instruction (step 6) loads the index register with the maximum number of indicators assigned to the DSW or the PISW instead of the number of interrupt request signals assigned to the ILSW.
- 3. SLCA and BSC (in steps 7 and 8) should be programmed in such a manner that all possible interrupting conditions are checked; i.e., even if one condition is on, the other conditions are not assumed to be off.

Programming Note

If a subroutine can be called from two or more priority levels there can be a significant problem in the loss of data (return addresses and intermediate subroutine results) unless care in programming is exercised.

NOTE: If only one device (one interrupt) is on an interrupt level, the program can be written so that only the DSW is sensed into the A-register and its indicators are interrogated. Since only one interrupt is on the interrupt level, the ILSW need not be interrogated.

Industry, science, research, government — all are faced with the need for collecting increasing amounts of data within decreasing time scales. Physical measurements must be monitored and quantified with greater speed and accuracy than every before. The collection of analog data and its conversion for presentation to the digital Processor-Controller is the function of the Analog Input features.

A physical phenomenon is first sensed and converted to an analog electrical signal by sensors or transducers, such as thermocouples or strain gages. Electrical signals from sensors or transducers may be in the millivolt, volt, or milliampere range. Low voltage signals (less than 1 volt) must be amplified to a level acceptable for conversion to digital form. All customer lines from transducers are terminated at the control system on screw-down terminals. The signals are also conditioned at the terminals, including the filtering of extraneous signals, known as noise.

Conversion of analog signals from a voltage level to digital information is accomplished by an Analog-to-Digital Converter (ADC). Such converters, however, are complex enough so that if multiple sources of analog signals are to be converted, they share the use of one ADC. The switching is accomplished by a multiplexer. The data path from sensor or transducer to processor is shown by Figure 22.

ANALOG INPUT UNITS AND FEATURES

The Analog Input Units and features provide modular packaged equipment used to convert voltage or current signals to digital values. The modules used

to accomplish the conversions include analog-todigital converters, multiplexers, amplifiers, and other signal conditioning equipment.

The units and features that accomplish the analog input function are briefly introduced below, followed by more detailed descriptions. A description of the operation of analog input and its relation to the P-C is given later in the Programmed Operation section.

As shown in Figure 23, customer input signals are routed through termination, signal conditioning elements, multiplexer switches, an amplifier (low level signals only), and into the analog-to-digital converter (ADC). The output of the ADC is presented to the P-C via the I/O control or the Data Channel from the ADC output register.

1851 Multiplexer Terminal — Model 1: A modular chassis which mounts in an 1828 Model 2 enclosure; up to 64 analog input multiplexer points (2 wire), signal conditioning elements for each point, and up to two differential amplifiers can be mounted in each terminal.

1851 Multiplexer Terminal — Model 2: Similar to Model 1: However, thermocouples can also be directly connected and 62 multiplexer points are the maximum. A cold-junction temperature indicator device (RBT) is included in the terminal.

Multiplexer (Relay): The relay multiplexer provides switching for both high-level differential inputs and low-level differential inputs, allowing all Mpx/R inputs to use a common Analog-Digital Converter (ADC). Up to 100 points per second switching rate can be attained.





Figure 22. Data Path From Signal Source to P-C



• Figure 23. Interconnection of Analog Input Features

Multiplexer/S (HLSE): A solid state, high-level single-ended (HLSE) multiplexer to provide high-speed switching of analog input signals to allow use of a common analog-to-digital converter.

<u>Multiplexer Overlap</u>: This feature allows overlap of solid state and relay multiplexing.

Multiplexer/R Control and Multiplexer/R Control Additional: These features provide the necessary control circuitry to operate the Multiplexer/R points. Each feature can control up to 256 points.

Multiplexer/S Control: Control circuitry to operate the Multiplexer/S points is provided by this feature.

<u>Differential Amplifier</u>: A time shared amplifier to raise each low level signal to the 5 volt level of the ADC. Up to 256 Multiplexer/R points can use the same amplifier. It has one range setting: ± 10 mv, ± 20 mv, ± 50 mv, ± 100 mv, ± 200 mv, or ± 500 mv.

ADC - Model 1: Converts analog signals (±5 volt range) to digital values (8, 11, or 14 bits plus sign). This model provides a nominal 10 kc system conversion rate.

ADC - Model 2: Similar to ADC Model 1 but includes a Sample and Hold Amplifier for increased system conversion rates. The nominal system conversion rate is 20 kc for this model.

AI Data Channel Adapter - 1: Allows Chained Sequential mode of analog input (AI) operation by connecting a Data Channel to the analog input interface.

AI Data Channel Adapter - 2: Allows Random mode of analog input operation by connecting a second Data Channel to the analog input interface.

Comparator: Performs range checking on digital values developed by the ADC. The high and low limits are selectively obtained from the Processor-Controller for those values to be checked. When values are determined to be out-of-limit, then an interrupt informs the P-C. Only one P-C cycle is required for each value to be limit checked.

Analog Input Expander. Allows a complete analog input system to be configured around the 1826 Data Adapter Unit. Thus, a second ADC or simply a separated ADC may be added to any 1800 System.

Multiplexer/R and Multiplexer/S Maximums and Ranges: Although the maximum number of Multiplexer/R points and Multiplexer/S points are 1024

and 256, respectively, both maximums cannot be installed within the same system. The simultaneous maximums for each system are dependent upon the number of analog input ranges.

	/5	N. 1 C	Number of Low
Number of	Mpx/R *	Number of	Level Ranges
Mpx/S *	Points	Differential Amplifiers	(Maximum)
Groups	(Maximum)	(Maximum)	(Maximom)
0	256 HL +768 LL	15	6
	No HL +1024 LL	16	6
1	256 HL +768 LL	14	6
1	No HL +1024 LL	15	6
2	256 HL +768 LL	13	6
-	No HL +1024 LL	14	6
3	256 HL + 768 LL	12	6
ا ا	No HL +1024 LL	13	6
			6
4	256 HL +768 LL	11 12	6
<u> </u>	No HL +1024 LL		
5	256 HL +768 LL	10	6
	No HL +1024 LL	11	6
6	256 HL +768 LL	9	6
l	No HL +1024 LL	10	6
7	256 HL +768 LL	8	6
	No HL +1024 LL	9	6
8	256 HL +768 LL	7	6
ľ	No HL +1024 LL	8	6
9	256 HL +768 LL	6	6
,	No HL +1024 LL	7	6
10	256 HL +768 LL	5	5 6
	No HL +1024 LL	6	
11	256 HL +768 LL	4	4
	No HL +1024 LL	5	5
12	256 HL +768 LL	3	3 .
1	No HL +1024 LL	4	4
13	256 HL +512 LL	2	2
"	No HL +768 LL	3	3
14	256 HL +256 LL	1	1
'"	No HL +512 LL	2	2
 ,,		0	0
15	256 HL + No LL	1	1 1
	No HL +256 LL		<u> </u>
16	No HL + No LL	0	0

^{*} Multiplexer/R input ranges are ± 10, ± 20, ± 50, ± 100, ± 200, and ± 500 millivolts for input to a differential amplifier, and ± 5.0 volts for direct input to the ADC. The only Multiplexer/S input range is ± 5.0 volts for direct input to the ADC.

1851 MULTIPLEXER TERMINAL

The 1851 Multiplexer Terminal is a modular chassis in which multiplexing and signal conditioning features can be mounted. The 1851 terminals are mounted in a 1828 enclosure. Up to 19 terminals can be included

for any one ADC in a system. Multiplexer/R and Multiplexer/S cannot be installed in the same 1851 terminal unit.

There are two models of the Multiplexer Terminal. The Model 1 provides for the insertion of up to 64 multiplexer points in groups of 16 points. Customer wires are terminated on screw down terminals. The Matching Elements are available for each Multiplexer Terminal. Up to two Differential Amplifiers can also be mounted in each terminal.

The Model 2 is a modified terminal to allow for thermocouple termination, cold junction thermal stabilization, and a Resistance Bulb Thermometer (RBT) circuit. These elements are used to determine coldjunction temperature. Thus, thermocouple wires can be connected directly to the terminals and the coldjunction temperature can be computed by the P-C. The maximum capacity of the Model 2 is 62 multiplexer points. Two multiplexer addresses are used for the cold-junction temperature signal measurement (00 is RBT reference; 01 is RBT bridge output voltage).

These are the first two addresses that are installed in any 1851 Model 2.

NOTE: Therefore, the first Multiplexer/R group has only 14 analog input multiplexer points available for external source signals. The ranges for this group must be ± 10 , ± 20 , or ± 50 millivolt.

It is important that both readings be taken at intervals which are small compared with significant ambient temperature change intervals. Separate readings are required for each Model 2 Multiplexer Terminal.

All other functions of the Model 2 Terminal are the same as the Model 1 Terminal. Thus nonthermocouple signals may be terminated in the Model 2 (if required by the System configuration).

MULTIPLEXER/R

The Multiplexer/R feature provides for relay multiplexing of high or low level analog inputs at a maximum speed of 100 points per second. The equipment is card-mounted and plugs into the Multiplexer Terminal in groups of 16. Up to 16 groups can be combined to form the input to one differential amplifier providing up to 256 input points per amplifier. Each amplifier has a fixed range. The full scale input range for any group of Multiplexer/R points depends on the range of the amplifier to which it is connected. Ranges available are: ±10 mv, ±20 mv, ±50 mv,

 ± 100 mv, ± 200 mv, and ± 500 mv. High level inputs (-0.5 to +5.0 volts) do not require an amplifier.

The Multiplexer/R can operate with a maximum of 200 volts common mode (DC or peak to peak AC).

MULTIPLEXER/S (HLSE)

The Multiplexer/S feature provides for solid-state multiplexing of high-level, single-ended (HLSE) analog inputs. System speeds are dependent upon the ADC, amplifier, etc., used in any particular system. The Multiplexer Overlap feature allows the overlapping of Multiplexer/R and Multiplexer/S associated with any single ADC on a system. Groups of Multiplexer/S are mounted in the Multiplexer Terminal-Model 1 and cannot be intermixed with Multiplexer/R points within a terminal.

The input voltage range is ± 5 volts full scale. When used with the ADC Model 1, conversion rates can be as high as 10,000 conversions per second with about 50 microseconds sample time.

A Sample and Hold Amplifier in the ADC Model 2 permits conversion rates to be increased to as much as 20,000 conversions per second with about 12 microseconds sample time.

Multiplexer Overlap

Several methods of overlapping Multiplexer/R and Multiplexer/S are possible.

Overlap Without Special Feature

There are two conditions by which overlapping can occur without the overlap special feature.

1. Using the direct programmed control mode of operation, the selection of a point in the relay multiplexer may be started and then a series of conversions of solid state points may be performed while the relay point is being selected.

When the relay multiplexing is complete, it obtains use of the ADC for conversion of the relay point. When the conversion of the signal at the point is completed and the resultant data in the ADC register is available, an interrupt is activated. Solid state and relay point interrupts are differentiated by programmed interrogations of the Analog Input, Device Status Word (DSW).

An interrupt resulting from the completion of an input point conversion (either relay or solid-state point) suspends selection of another point until the converted value has been read into core storage.

If a discrete conversion of a relay point is started under programmed control, a sequence of conversions of solid state points can be started on Data Channels. When the relay multiplexing is complete, it obtains use of the ADC for conversion of the relay point. When the resultant converted data is available in the ADC register, an interrupt is activated. This is the normal "DPC conversion complete" interrupt utilized for discrete conversions under programmed control. If the solid state conversions have not been completed when the relay multiplexer control captures the ADC, then the solid state conversions are continued as soon as the ADC Register has been cleared. No further discrete conversion may be started until the solid state conversions are complete.

Overlap With Special Feature

With the Multiplexer Overlap special feature another means of overlapping is possible. Under two-Data-Channel operation, relay addresses can be interleaved with solid-state multiplexer addresses.

These addresses do not have corresponding ADC values placed in the ADC converted data table. The relay point addresses are latched by the relay multiplexer control, and the interface control requests a further cycle to obtain the next solid-state multiplexer address from P-C memory. Random conversions proceed asynchronously until the relay multiplexer is ready. When the relay multiplexer is ready, the relay multiplexer takes control. The next point converted will be a relay point and an Interrupt will allow the P-C to transfer the value in the ADC Register to core storage under XIO-Read control, after which conversions are continued under Data Channel control. If another relay address is recognized before the first relay point has been converted, an interrupt occurs. This interrupt informs the P-C that a relay point was mislocated in the address table. The mislocated relay point will not be converted. A relay point cannot be the last word in a data table when the overlap special feature is installed.

Efficient use of overlapping of relay and solid state multiplexing depends upon correct placement of addresses in the Multiplexer Address Data Table. Enough solid state multiplexer addresses must be included between relay addresses to ensure that

sufficient time is always taken so that the first relay point is converted and relay multiplexer control is ready. Approximately 100 Mpx/S points can be converted with ADC Model 1 and 200 Mpx/S points with ADC Mod 2 while one Mpx/R point is being selected.

SIGNAL CONDITIONING ELEMENTS

Signal Conditioning Elements listed below provide passive signal conditioning of each analog input signal at the terminal. For specifications and characteristics of each element, see 1800 Data Acquisition and Control System Installation Manual, Physical-Planning.

- Current Element. 4 20 ma current input signals are converted into either 0.1 to 0.5 volt or 1 to 5 volts. Current elements can be installed with Multiplexer/S or Multiplexer/R. A current element cannot be used with a voltage element.
- 2. Filter Element (Multiplexer/R only. A low-pass passive filter to reject normal mode ac noise. Filter elements cannot be installed for use with Multiplexer/S.
- 3. a. Voltage Element (Multiplexer/S). Provides 2:1 voltage attenuation. This element provides for intermixing 10 volt and 5 volt signals within the same Multiplexer/S group.
 - b. Voltage Element (Multiplexer/R). Provides 2:1 voltage attenuation. For example, this allows intermixing of 100 millivolt signals and 50 millivolt signals in the same Multiplexer/R group. Voltage elements for Multiplexer/R provide the filtering function described under Filter Element. A Filter Element cannot be installed on points for which a Voltage Element is ordered.
- 4. Connector Element. Is wired for straight through connection with no signal conditioning.
- 5. Custom Element. Is available for customer mounting of special conditioning circuits to meet a particular requirement.

DIFFERENTIAL AMPLIFIER

This is a time-shared amplifier used in conjunction with the Multiplexer/R, to raise analog signals to the ADC input level of ± 5 volts.

Gains available are: 500, 250, 100, 50, 25, and 10. These allow input voltage ranges of Multiplexer/R points to be specified for: ± 10 , ± 20 , ± 50 , ± 100 , ± 200 and ± 500 millivolts.

A single amplifier can service up to 256 input points (16 blocks of 16 multiplexer relays). Up to two amplifiers can be mounted in one Multiplexer Terminal. Thus, multiple amplifiers can be used for voltage range changing in place of passive Voltage Elements.

ANALOG-DIGITAL CONVERTER (ADC)

The ADC provides the 1800 with the ability to convert bipolar analog signals (±5 volt signal range) to digital values. Two models are available: Model 1 includes a buffer amplifier and has program selectable resolutions of 8, 11, and 14 bits. Model 2 is similar to the Model 1 except that it includes a sample and hold amplifier which provides for increased system speed of conversion.

The ADC conversion time depends only upon the number of bits of output that are to be developed. Conversion times are as follows: 8 bits, $29~\mu sec$; 11 bits, $36~\mu sec$; and 14 bits, $44~\mu sec$. Therefore, ADC conversion rates are 23,000 to 35,000 conversions per second (not including amplifier settling time). The input impedances of the ADC Model 1 and Model 2 are 10 megohms and 0.1 megohms, respectively.

The 1800 System conversion rates will vary from 9,000 to 24,000 samples per second (dependent upon equipment installed and mode of operation).

Analog Input Calibration

The analog input calibration facility is housed in the 1828 Enclosure that is abutted to the 1801, 1802, or 1826 containing the Analog Basic.

Power is supplied to the calibration facility through the power switch on the front left side of the 1828.

The calibration facility provides the following dc reference voltages for calibration of AI features when the calibration facility is connected directly to an appropriate 1851 input terminal pair:

+5 volts	100 mv
-5 volts	50 mv
500 mv	20 mv
200 mv	10 mv

Exact voltages are measured at the factory and are recorded (to five significant digits) on the reference unit. Note that connections for +5 volt and -5 volt ranges are different.

A special high-level input point is selected by multiplexer address 13E8₁₆ (which is outside the normal range of Mpx/S addresses) for ADC calibration only. The multiplexed calibration point can be addressed at any time by the customer program or diagnostic program for an operational check of the ADC. The reference voltage to be addressed is selected by changing connections on a terminal strip. An IBM Customer Engineer changes the connections on the terminal strip.

Data Word

The data word developed in the ADC Register is compatible with 1800 word format as shown below. The data word allows for sign plus 14 bits resolution. Conversion by the stored program of the value presented by the ADC should assume a position for the binary point. This position of the binary point does not change when the format (14, 11, or 8 bit) is changed. Only the number of significant bits in the ADC converted value changes. Negative numbers are in 2's complement form.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
14 Bit Format	±	×	×	×	X	X	Х	×	X	X	×	X	X	X	X	ı l
11 Bit Format	±	Х	X	Х	Х	Х	Х	х	Х	х	X	Х	1	0	0	I
8 Bit Format	±	х	х	х	х	х	X	х	х	ı	0	0	0	0	0	1

NOTES:

- ± is the sign of the data: a zero bit is positive, and a one bit is negative.
- 2. The X's indicate that a one or zero bit may appear to represent the converted value. In the 11 and 8 bit formats, the 0's indicate that only a zero will appear in these positions.
- 3. I is the overload indication bit. The presence of a one bit indicates an overload condition; that is, the signal was outside the ±5 volt range. Bit 15 is a one when a positive value has all one bits in bit positions 1–8 (11 or 14) or when a negative value has all zero bits in bit positions 1–8 (11 or 14).
- 4. The one bit in bit position 9 of the eight bit format and bit position 12 of the 11 bit format are provided for half-adjust of the quantizing error. Half-adjust of the 14 bit format quantizing error is accomplished by the ADC circuitry.

29128

14 BIT RESOLUTION	Bit Positions
EXAMPLE	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
Normal Positive Binary Value	0,0,0,0,0,0,0,1,0,1,1,1,0,1,1,0
Decimal Equivalent	+187
Maximum Positive Value without Overload	0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
Decimal Equivalent	+16382
Normal Negative Binary Value	1,1,1,1,1,1,1,0,1,0,0,0,1,0,1,0
Decimal Equivalent	-187
Maximum Negative Value ' without Overload	1,0,0,0,0,0,0,0,0,0,0,0,0,1,0
Decimal Equivalent	-16383
Positive Overload Condition	0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
Negative Overload Condition	1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
Note:	'
Decimal equivalents assume that and 15.	the binary point is between bits 14

Buffer Amplifier

The Buffer Amplifier is a single-ended operational amplifier and is an integral part of the Model 1 ADC. The amplifier provides high-input-impedance (10 megohms) buffering of the ADC on a time-shared basis for those applications where it is unnecessary to provide a time-shared sample-and-hold input characteristic.

Sample-and-Hold Amplifier

The Sample-and-Hold Amplifier is an integral part of the Model 2 ADC; it is a single-ended amplifier capable of providing a short aperture time in the sampling of high-level analog signals and of providing a high accuracy hold function. The amplifier has an input impedance of 100K ohms. The P-C program must consider the reversed polarities obtained from sample-and-hold input points.

External Sync

The operation of the ADC can be controlled by an external timing (sync) pulse. When the Relay Multiplexer is used, a "ready" condition is transmitted to the external timing device after the Relay Multiplexer and relay block switches have settled. When the Solid-State Multiplexer is used, a "ready" condition is transmitted before the solid-state switches are actuated. The external device provides a sync start pulse which allows the solid-state switches in either type multiplexer to be actuated and then conversion of the selected signal begins.

An "8" bit in the modifier of an IOCC, either "Write" or "Initialize Read," sets up the external sync mode. The absence of an "8" bit in the modifier of either a "Write" or "Initialize Read" command terminates the external sync mode.

External sync cannot be used during overlap (special feature) operations.

COMPARATOR

17220A

The Comparator performs selective checking on the digital values converted by the ADC. A range type check is made to confirm that the converted values are within specified limits. The limits are obtained from the Multiplexer Address Table (one P-C cycle delay allows both limits to be acquired) whenever a check is required. The P-C is informed of an out-of-limits condition by interrupt. The two Analog Input Data channel adapter features are a prerequisite to this feature.

Operational Description

In order that a range comparison can be made, both a high limit and a low limit must be set. In converting many analog input source signals, it may be necessary to monitor each signal to assure that the signal remains within specified bounds. Normally, a number of these signals are redundant and other signals need only be checked occasionally. To allow for flexibility of checking input signals, a separate control (in Multiplexer Address word) is added to instruct the Comparator to perform checking when required.

It should be noted that limit words need not remain static. For example, when a particular high limit is exceeded, then a single change will permit

recognition of the return of the signal within the former limits. The high limit is substituted for the low limit and the maximum value is set for the high limit. If the interval timer is read after each limit is exceeded, then the time interval that the signal was out-of-limits is known.

Limit Words

The high and low limits are stored in P-C storage within the Multiplexer Address Table (See Figure 24). These limit values are expressed in eight bits (seven bits plus sign) with negative numbers represented in two's complement form. The Comparator is only used under the Random Mode of Operation (see Programmed Operation section). A limit word follows each Multiplexer Address entry that is to be checked. The Multiplexer Address entry contains two control bits in addition to the analog input point address. These bits are stored in bit positions one and two of the multiplexer address word. The L bit, stored in bit position one, indicates the presence of a limit word as the next word in memory. The K bit, stored in bit position two, indicates whether or not a comparison is to be performed.

Figure 24 shows a sample Multiplexer Address table. The word count and scan control bits are obtained from the data table that receives the converted values. The chain address from this table is used to provide unique chaining. If the Multiplexer Overlap feature is installed, a limit word cannot follow Multiplexer/R addresses.

S | 2 3 4 5 6 7 8 9 10 11 12 13 14 15 L K Multiplexer Address

10	ADDRESS A
	LIMIT WORD
11	ADDRESS B
	LIMIT WORD
00	ADDRESS C
11	ADDRESS D
	LIMIT WORD
10	ADDRESS E
	ETC.
	= 1, Limit Word Follows

First Mpx Point
Limits Not Used
Second Mpx Point
Comparison is Performed
Third Mpx Point
Fourth Mpx Point
Comparison is Performed
Fifth Mpx Point

17221B

• Figure 24. Multiplexer Address Table with Limit Words

Comparison Cycle (L = 1, K = 1)

When the ADC register is filled with the value to be limit checked (7 high-order bits plus sign during conversion), the limit word is acquired from storage and the limit comparison is performed.

Out-of-Limits Conditions

When the comparator determines that an out-of-limits condition exists, then bits identifying the multiplexer point and the type of condition involved are saved in the comparator. An interrupt unique to the comparator is activated to alert the processor-controller, and further comparisons are suppressed. This suppression has an identical effect to the recognition of zero K bit in the multiplexer address.

Comparison to limits in step with multiplexing is automatically restarted when the Comparator Status Word has been sensed by the processor-controller. The Comparator Status Word enters the accumulator upon execution of a sense instruction.

The out-of-limit conditions are

- High out-of-limit when ADC value is equal to or greater than the high limit.
- Low out-of-limit when ADC value is less than the low limit.

ANALOG INPUT EXPANDER

This feature provides two prinicpal advantages:

- 1. It doubles the capacity of the analog input features.
- 2. It allows the analog input features to be structured separate from the Processor-Controller.

The Analog Input Expander is a feature of the 1826 Data Adapter Unit, which provides the basic capability for attachment of an ADC, Comparator, Multiplexer Terminals, etc. This second analog input system attaches to I/O Control and Data Channels in a manner similar to the first analog input system. Thus the system conversion rates can be doubled, neglecting I/O interaction.

PROGRAMMED OPERATION

This section describes the control modes that are available for the selection of analog input points, conversion of the selected analog signal to a digital

value, and the transfer of the digital value to the P-C.

There are three basic control modes for the input of analog data: (1) Programmed, (2) Chained Sequential, and (3) Random. They are described in detail below. Essentially the <u>Programmed</u> mode requires the execution of at least one XIO instruction (see <u>I/O Control</u>) for each value that is read into the P-C. The <u>Chained Sequential</u> mode uses one Data Channel and allows any number of groups of sequentially addressed values to be read into the P-C with the execution of one instruction (XIO). Sequentially addressed values are those which are developed from multiplexer addresses in sequence. That is, values with multiplexer addresses 23, 24, ... 46 would constitute a sequential group of 24 points.

The Random mode uses two Data Channels and allows each point to be addressed uniquely. Any number of groups of points may be addressed, converted, and read into the P-C with the execution of two XIO instructions.

Programmed Control

Using the Direct Program Control (DPC) mode of operation, two Execute Input/Output (XIO) instructions are used. The first instruction, an XIO Write, addresses the multiplexer and selects the analog input point which is to be converted. Upon completion of multiplexing, an internal signal is sent to the ADC to start the point conversion. When the ADC has completed the conversion, an interrupt signal is sent from the ADC to the P-C. The P-C initiates a subroutine (for interrupt description, see Interrupt section) to determine the cause of interrupt, if necessary, and provides the second instruction, an XIO Read, to transfer the data to storage. This mode of converting data from analog signal to digital value in storage is a discrete addressing method; that is, two instructions result in the acquisition of data from one input point.

Sequential Programmed Control: A standard operation requires the execution of only one XIO Write instruction for many XIO Read instructions if the subsequent analog input points to be converted are in sequence. A bit in position 8 of the IOCC addressed by the XIO Read instructs the multiplexer to increment by one the address previously converted and then to perform the next cycle. A cycle here is composed of selecting the analog input point, converting the selected analog signal, and initiating an interrupt to inform the P-C that the converted value is in the

ADC register ready to be read into P-C storage. The absence of a bit in position 8 of a Read IOCC terminates the operation.


Chained Sequential Control

Using a single Data Channel, a sequence of analog inputs can be scanned, converted, and stored in core storage with one XIO Initialize Read instruction to initiate the action. The two word IOCC contains the core storage address where the Scan Control bits and the Word Count are stored for the operation. The Word Count is one greater than the number of input signals to be converted in the sequence. The Scan Control bits determine if an interrupt is given and whether or not chaining or termination of the operation is effected when the Word Count reaches zero.

The Word Count is in the first word of the first Data Table (Figure 25a). Note that the Word Count precedes the multiplexer address word which is at location 3000 in this example. The Data Channel "writes" this multiplexer address word to the Analog Multiplexer Address Register (AMAR) which initiates the selection of analog points and conversion to digital values. At the completion of each conversion, the converted data is read into sequential storage locations. After each transfer of data, the Word Count is decremented by one and the previous address in the AMAR is incremented by one. The new address causes the next sequential point to be selected. This operation continues until the word Count reaches zero.

Figure 25 illustrates two data tables which are in core storage and could be used for Chained Sequential Operation. The IOCC word that initiates this analog input function is located in storage locations 3042 and 3043 (Figure 25b). The IOCC initializes the multiplexer and the ADC and then places the address of the Word Count (the first word in the table) in the Channel Address Register (CAR) of the Data Channel. In this example, the Word Count is located in storage location 2999.

The ADC now requests a cycle to place the word count into the Word Count Register (WCR). In this example, the word count is 12. CAR is incremented by one so that now CAR contains the address 3000. On the next cycle, the initial multiplexer address is transferred from location 3000 to the AMAR. When multiplexing is complete, a signal is sent to the ADC to start conversion. At the completion of conversion, the ADC register contains a digital value and a cycle request is made. CAR (now containing address 3001) addresses core storage and the digital value in the ADC output register is transmitted to location 3001.






Figure 25. Data Table, Chained Sequential Control

The above procedure is repeated and continues until the WCR reaches zero. At this time, the Scan Control bits are monitored and it is discovered that they indicate continued scanning (11). When continuous scan is indicated by the Scan Control Register, the Data Channel takes four cycles to initialize the I/O device for the next data table. The first cycle transfers the word following the first data table to CAR (this word contains the core-storage location of the next table). The second cycle addresses core storage and transfers the contents of the first word to the B-register. A CAR check is then made (see section Channel Address Register Check). The third cycle transfers the Word Count and Scan Control bits from the second word of this data table to their respective registers in the I/O device. The fourth cycle transfers the Multiplexer address from the third word of the data table to the analog Multiplexer Address Register (AMAR). Data transfers then resume on a cycle steal basis.

When the Word Count Register again reaches zero, the Scan Control bits indicate that the operation will be terminated (00 also indicates an

interrupt). The operation is terminated and a new XIO instruction is required to initiate further operation.

Random Control

In this mode of operation, the multiplexer addresses are transmitted on one Data Channel and the ADC data is transmitted on a second Data Channel. The operation is initiated with two XIO instructions. The first instruction sets up the controls for transferring converted data from the ADC to storage on one channel and loads the Scan Control Register (SCR) and the Word Count Register (WCR) for the operation. The Word Count is equal to the number of converted values to be stored.

The second instruction initiates the transfer of the multiplexer addresses from core storage to the Analog Multiplexer Address Register (AMAR) on the other Data Channel.

When the first analog input point has been selected, a start inpulse is given to the ADC. At the completion of the first conversion, a memory cycle transfers the converted data to the set-up Data Table in the P-C. Alternate P-C cycle requests bring in the multiplexer addresses on one channel and transfer the converted data to storage on the other channel. This operation continues until the WCR is decremented to zero. When the WCR reaches zero, the Scan Control bits are interrogated to determine if an interrupt is to be given and whether the operation is to continue or terminate.

Figures 26 and 27 illustrate the multiplexer address and ADC storage tables which are to perform a random addressing operation. An XIO instruction referencing location 3524 initiates ADC action. Another XIO instruction referencing location 3122 initiates multiplexing.

In this example (Figures 26 and 27), 119 points are being read and converted in a random sequence The two ADC tables are chained together while the multiplexer table is chained to itself. The Scan Control bits cause an interruption at the end of each ADC table. The number of multiplexing addresses set up in the Multiplexer Address table must equal the word count set up in the ADC table. Comparator limit words are not included in the word count.

Systems with two Data Channels may convert values using any mode. The mode is selected by appropriate bits in the Function or Modifier of the IOCC. In the Chained Sequential Mode (with two Data Channels), the Data Channel used by the Multiplexer is not used, and the operation is the same as that previously described under Chained Sequential Order.






Figure 26. Multiplexer Address Table, Random Addressing









Figure 27. ADC Storage Tables, Random Addressing


A one in bit position 10 of the Initialize Read IOCC specifies random mode, and a zero in bit position 10 of the IOCC specifies sequential mode.


If the overlap feature is used, the ADC word count is equal to the number of solid state points. Since relay points are read by Direct Program Control, they are not stored in the ADC Storage table.


I/O CONTROL COMMANDS - ANALOG INPUT

DIRECT PROGRAM CONTROL











DATA CHANNEL





where:

o1010 is the assigned Area for Analog Input.

XX is not used.

C a one bit specifies Comparator status word;
no bit specifies Analog Input status word.

E a one bit means External Synchronized.

L a one bit specifies Low Resolution - 8 bit plus sign.

H a one bit specifies High Resolution - 14 bit plus sign.

R a one bit resets indicators.


S a one bit specifies Sequential Programmed

Mode

T a one bit specifies Two Data Channel Operation, Random Mode.

NOTES: 1. No L or H bit specifies 11 bit resolution. 2. The Area Code (01010) is replaced by Area Code (10000) when AI Expander is used.

Data Table Formats



where SC are the Scan Control Bits

S One bit causes chaining to occur.C No bit causes interrupt at end of Table.

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 S O Data Word

where:

S Sign bit.

O One bit indicates Overload.




where:

X Means not used.

K a one bit means Perform Comparison (see Comparator)

- L a one bit means Limit Word follows (see Comparator).
- Q a one bit signifies Solid State Multiplexer; No bit, Relay Multiplexer.
- M-M Multiplexer Address.




where:


S is the sign bit. LW_L is the Low Limit. LW_{11} is the High Limit.

Device Status Format

The execution of an XIO Sense Device instruction with the area code specifying Analog Input (01010) or AI Expander (10000), when C (bit 8 of the modifier) is a zero bit, will cause the Device Status Word to be read into the accumulator. The bits of the Device Status Word are:



With a Comparator, an additional Device Status Word is addressed by an XIO instruction (IOCC) with C (bit 8 of the modifier) as a one bit:



NOTE: All Analog Input basic interrupts are combined into one interrupt signal assigned to an interrupt level and ILSW bit; all Analog Input Expander interrupts are combined into one interrupt signal assigned to the same interrupt level as AI basic but to a different ILSW bit. All Comparator (AI basic) interrupts are combined into one signal assigned to an interrupt level and ILSW bit; all Comparator (AI Expander) interrupts are combined into one interrupt signal assigned to the same interrupt level as AI basic Comparator but to a different ILSW bit. Analog Input and Comparator interrupts can be assigned to the same or different interrupt levels.

Analog Input Indicators

End of Table: Turned on and causes an interrupt when: (1) the end of a table is reached during a Data Channel operation, and (2) the Scan Control bits have specified an interrupt at the end of table.

DPC SS Conversion Complete: Turned on and causes an interrupt in a Direct Program Control (DPC) operation when a Solid State (SS) Multiplexer point conversion is complete and the converted data is ready to be transferred to core storage.

DPC Relay Conversion Complete: Turned on and causes an interrupt in a DPC operation when a Relay Multiplexer point conversion is complete and the converted data is ready to be transferred to core storage.

Storage Protect Violation: Turned on and causes an interrupt when the program tries to store converted ADC data into a "read only" core storage location. Analog input operations are halted.

Parity Control Error: Turned on and causes an interrupt when a parity error is detected in control commands and words. Analog input operations are halted.

Parity Data Error: Turned on and causes an interrupt if a parity error is detected when multiplexer address or converted data are transmitted between the P-C and analog input interface.

ADC Overload: Turned on and causes an interrupt when input to the ADC exceeds the range of the ADC and the Comparator is not used. (See Comparator Overload.)

Overlap Conflict: Turned on and causes an interrupt when a second relay point is addressed before the first relay point has been converted during a two data channel overlap operation.

Data Channel SS, Mpx, or AMAR Busy: Turned on when the SS Multiplexer is addressed, or during a DC operation (relay or SS), or when the analog multiplexer address register (AMAR) is busy. The indicator is turned off when the word count equals zero with no chaining, or a DPC solid-state conversion is completed, or AMAR is no longer busy. No new instruction can be initiated except Sense Interrupt Level, Sense Device, or Control when this indicator is on.

DPC Relay Busy: Turned on when a Relay Multiplexer is addressed by a Write function, or when a Relay Multiplexer is sequenced by the sequence bit in the modifier of a Read function. The indicator is turned off 1.5 milliseconds after the relay conversion is complete. A new relay point can be initiated after the DPC Relay Conversion Complete interrupt has been serviced. However, AMAR Busy is on for the 1.5 milliseconds. The SS Multiplexer can be used with the Overlap feature when this indicator is on.

Comparator Indicators

High Out-of-Limit: Turned on and causes an interrupt when the Comparator indicates an ADC reading equal or above limits.

Low Out-of-Limit: Turned on and causes an interrupt when the Comparator indicates an ADC reading below limits.

Overload (Comparator): Turned on during a compare operation if the input to the ADC exceeds its range.

Indicator Reset

Device Status Word indicators are reset when they are sensed by a Sense Device XIO instruction, if bit 15 of the Sense Device IOCC is a one.

Blast Instruction

Analog Input Operations can be halted by executing a control function. This control function XIO instruction resets all ADC basic controls and registers, the ADC, Multiplexer and Comparator. If any XIO instruction was not completed, it is terminated, releasing the AI subsystem for the next XIO instruction.

ANALOG INPUT EXECUTION TIMES

The following are typical times required for reading a series of analog input points. Note that times are shown for both core storage cycle times, 2 and 4 $\mu{\rm sec.}$ ADC conversion time is for 14-bit resolution. Eleven or 8-bit resolution is 8 and 15 $\mu{\rm sec}$ per point faster, respectively. The Comparator has no appreciable effect (one core storage cycle) on these times unless an out-of-limit occurs. No time is included for whatever program housekeeping may be necessary.

DIRECT PROGRAM CONTROL OPERATIONS

Multiplexer/R - ADC Model 1

Per Point	$2 \mu \text{sec}$	4 µsec
XIO Write	.010 ms	.020 ms
MPLX Relay	9.947	9.937
ADC Conversion	.043	.043
Interrupt	.110	.220
XIO Read	.010	.020
	10.0 ms	10.0 ms

Multiplexer/S (HLSE) - ADC Model 1

Per Point	2 μsec	4 μsec
XIO Write SS MPLX and	$10\mu\mathrm{sec}$	$20~\mu { m sec}$
Buffer Amplifier	10	10
ADC Conversion	43	43
Interrupt	110	220
XIO Read	10	20
	183 μsec	313 μsec

Multiplexer/S (HLSE) - ADC Model 2

Per Point	2 μsec	4 µsec
XIO Write SS MPLX and	10 μsec	$20~\mu { m sec}$
S & H Amplifier	10	10
ADC Conversion	43	43
Interrupt	110	220
XIO Read	10	20
	183 μsec	$313 \mu sec$

DATA CHANNEL OPERATIONS

One DC - MPLX/S - ADC Model 1

Initialize	2 μsec	4 μsec
XIO Initialize Read	8	16
Cycle Steal (CS) Word Count	4	8
CS Initialize MPLX ADDR	2	4
	$14~\mu { m sec}$	$28~\mu { m sec}$
Per Point		
SS MPLX and Buffer Amplifier	10.0 μsec	10.0 μsec
ADC Conversion	43.0	43.0
Wait	50.0	50.0
CS Read Data	2.5	5.0
	$\overline{105.5\mu\mathrm{sec}}$	108.8 μsec
Chaining		
CS New ADDR	4 μsec	8 μsec
CS CAR Check	4	8
CS Word Count	4	8
CS MPLX ADDR	4	8
	16 μsec	$32 \mu \text{sec}$

One DC - MPLX/S - ADC Model 2

Initialize and Chaining times are the same as those for the preceding $\underline{\text{One DC}-\text{MPLX/S}-\text{ADC Model 1}}$ times.

Per Point

SS MPLX and S & H Amplifier ADC Conversion	10 μsec 43	10 μsec 43
CS Read Data	2.5	5
	$55.5 \mu\mathrm{sec}$	58 μsec

Two DC's - MPLX/S - ADC Model 1

Initialize		
XIO Initialize Read	$8\mu\mathrm{sec}$	$16~\mu { m sec}$
XIO Initialize Write	8	16
CS Word Count	4	8
CS MPLX ADDR	2	4
	22 μsec	44 μsec

Per Point

SS MPLX and Buffer Amplifier ADC Conversion Wait CS Read Data	10.0 μsec 43.0 50.0 2.5	10 μ sec 43 50 5
	105.5 $\mu \mathrm{sec}$	108 μsec
Chaining		
CS New ADDR	2 μsec	4 μsec
CS CAR Check	4	8
CS New ADDR	4	8
CS CAR Check	4	8
CS Word Count	4	8
CS MPLX ADDR	4	8
	22 μsec	44 μsec

Two DC's - MPLX/S - ADC Model 2

Initialize and Chaining times are the same as those for the preceding Two DC's - MPLX/S - ADC Model 1 times.

Per Point

SS MPLX/S and S & H		
Amplifier	$10.0~\mu\mathrm{sec}$	$10~\mu sec$
ADC Conversion	43.0	43
CS Read Data	2.5	5
		
	$55.5 \mu \mathrm{sec}$	$58~\mu\mathrm{sec}$

THERMOCOUPLE OPERATION

A thermocouple is a temperature-measuring device. It develops an analog voltage which is related to the temperature differential between the thermocouple measuring junction and the thermocouple reference junction. Therefore, the following information is needed to measure a temperature with a thermocouple:

- 1. The millivolt output of the thermocouple circuit.
- 2. The temperature of the reference junction.
- 3. The calibration data for the thermocouple.

Because of the interrelationship of these three quantities, care must be taken in correlating the measured signal to the actual temperature that it represents.

An 1851 Model 2 terminal is used to terminate the thermocouple signal and provide thermal stability to the reference junctions. An RBT (Resistance Bulb Thermometer) is provided to determine this temperature. The calibration data for the thermocouple is available from the manufacturer or from testing laboratories.

Measuring Thermocouple Signals with the 1800

The 1800 is connected to each process thermocouple via the 1851 Model 2 Multiplexer Terminal. The thermocouple measuring junction is located in the process area where temperature sensing is desired, and the reference junction is located on the 1851 Model 2 terminal block. The reference junction terminations are extended to signal conditioning elements in the 1851. From this point, the multiplexer selectively connects these signals to the ADC to be converted to a digital value.

Resistance Bulb Thermometer (RBT)

Essentially, an RBT is a wire-wound resistor whose electrical resistance varies with temperature. The resistor is electrically connected to a precision reference voltage and a Wheatstone bridge (balanced circuit). A temperature variation causes a change in resistance and a consequent unbalance of the bridge circuit. The RBT circuit provides two signals for 1800 program evaluation; the voltage produced by the unbalance of the bridge circuit and the RBT reference voltage. Thus, not only are thermocouple signals compensated for reference junction temperature changes, but the reference voltage value itself is read by the computer to permit temperature compensation for the RBT supply voltage variations that occur because of these temperature changes.

Thermocouple Programming and Conversion

The conversion of a thermocouple signal to a meaningful and accurate temperature value is performed as part of the 1800 Processor-Controller program. The signal from the thermocouple circuit, the two signals from the RBT at the reference (cold) junction, plus the related thermocouple and RBT operating characteristic data provide the parameters for correlating these signals to temperature values.

Thermocouple operating characteristic data is supplied in a graph or table forms for each thermocouple type. This data is expressed as a hot junction temperature-to-millivolt relationship at a specified, and constant, cold junction temperature. Data for the RBT supplied with the

1851 Model 2 Thermocouple Terminating Block is given below in Step 5.

Three points should be stressed about the conversion procedure which follows:

- 1. It is recognized that there are other means to convert thermocouple signals,
- 2. The procedure below is valid only when the RBT supplied with the 1851 Model 2 is used, and
- 3. Each thermocouple type must be separately correlated, i.e., their curves and operating ranges are different.

Figure 28 depicts the operating curve of an iron-constantan thermocouple. Normally, a thermocouple graph shows only one curve at a stated reference junction temperature. Here, two curves are included to show the relative influence of the cold junction temperature on the measured signal.

For a computer conversion procedure, it is desirable to consider a curve as being formed by a series of short, straight line segments. This segmentation is required because thermocouple millivolt output is not a straight line relationship with respect to measured temperature, particularly at the upper end of the thermocouple temperature range. Smaller segments, of course, provide a closer approximation within each segment.

Study the thermocouple temperature-to-millivolt curve (or table) and determine the number of segments or divisions that must be made to obtain the desired degree of accuracy. For example, the iron-constantan thermocouple curve shown in Figure 28 covers a temperature range of -50 to +850°C. This range may be divided into nine segments as follows:

-50 to +50 50 to 150 150 to 250 250 to 350 350 to 450 450 to 550 550 to 650 650 to 750 750 to 850

In order to correlate this operational curve to an actual temperature by computer programming, several intermediate values must be determined. The following steps will accomplish this task. Steps 1 through 4 are done once for each thermocouple type in the system.

At this point, it is well to have two relationships well in mind. First, the relationship of amplifier gain v.s. amplifier range (see section for Differential Amplifier), and second, how the value read out of an ADC is represented in Core Storage (see section for Analog-Digital Converter).

1. Since all thermocouple signals are converted to digital values, the use of ADC digital values, rather than millivolt values, facilitates the computation of actual temperatures.

The relationship of the ADC digital value to the thermocouple voltage is expressed as:

$$Q = \frac{V_T G}{K_{ADC}}$$

Where:

Q = ADC reading in binary digits

V_T = the voltage in the thermocouple circuit in millivolts.

G = gain of the differential amplifier used. G will be 500, 250 or 100.

K_{ADC} = 0.30518 millivolts (a constant and equal to an ADC digital value of one bit).

2. Solve for the slope (A) of each segment

$$A = \frac{\triangle \text{ degrees}}{\triangle Q}$$

Where:

Both Δ degrees and $\Delta\,Q$ are the included values for each segment.

 $\triangle Q$ was obtained in Step 1.

A has a dimension of "degrees per digit".

3. Solve for Y axis intercept (B) of each segment

where:

- a. This is the equation of a segment referred to the temperature (or Y) axis.
- b. "A" and "Q" were obtained previously.
- c. "B" has a dimension of "degrees".




Figure 28. Iron-Constantan Thermocouple for -50°C to +850°C Range

- d. T is in degrees corresponding to the same end points as Q.
- 4. For the segment that includes 25°C (approximate room temperature), solve for:

a.
$$C = \frac{1}{A}$$

$$b. \quad D = \frac{-B}{A}$$

Constants C and D define this segment relative to the signal (or X) axis.

"C" has a dimension of "digits per degree".

"D" has a dimension of "digits".

The above steps provide a "program image" of the thermocouple curve. Each thermocouple type used in a system must be similarly defined and correlated.

The following steps are the repetitive parts of the thermocouple signal-to-temperature conversion procedure. Steps 5 and 6 need to be made as frequently as the 1851 Model 2 ambient air temperature changes indicate and for the accuracy of measurement desired. Steps 7 and 8 are performed for each point on each multiplexer scan.

In the equations which follow:

T_{rbt} = RBT temperature

 $V_{rht} = Q \text{ for RBT signal}$

V = Q for RBT reference voltage signal

 R_{rbt} = Adjusted Q for T_{rbt}

V_{tc} = Q for thermocouple signal

 R_{tc} = Adjusted Q for V_{tc}

T_{tc} = thermocouple temperature

- 5. Determine the temperature of the 1851 Model 2 terminating block. This is necessary to determine the influence that this temperature has on the:
 - a. RBT reference voltage power supply
 - b. RBT resistance element

Read both signals of the RBT circuit and use their Q values in the formula

$$T_{rbt}$$
 (°C) = 28.82 $\frac{V_{rbt}}{V_{r}}$ +5.0

or

$$T_{rbt}$$
 (°F) = 51.876 $\frac{V_{rbt}}{V_{r}}$ +41.0

to solve for the "RBT Temperature (T_{rbt})."

- c. At an amplifier gain of 100 (±50 mv range), typical magnitude ranges are:
 - 1) $V_{\rm rbt}$ from -1.0 mv to +50 mv. 2) $V_{\rm R}$ from 15 mv to 25 mv.
- d. The values 28.82 and 5.0 (expressed in degrees centigrade) or 51.876 and 41.0 (expressed in degrees Fahrenheit) are constants for the RBT supplied with the thermocouple block.
- 6. Use the formula:

$$R_{rbt} = C(T_{rbt}) + D$$

- a. To obtain an adjusted Q value for the RBT (R_{rbt}), C and D were obtained in Step 4;
 T_{rbt} was obtained in Step 5.
- b. The digital value that will be algebraically included in the hot junction digital reading is obtained from this step.

7. Read the thermocouple signal, and use its Q value in the formula:

$$R_{te} = V_{te} + R_{rbt}$$

to obtain an "adjusted Q value (Rtc)".

This step:

- a. Adjusts the hot junction digital reading by the amount of the influence due to the temperature of the cold junction.
- b. Establishes the correct segment of the thermocouple curve in which the true temperature value lies.
- 8. Use the formula:

$$T_{tc} = A(R_{tc}) + B$$

to compute the actual thermocouple temperature (T_{tc}). A and B are selected according to the Q value of R_{tc} , i.e., whatever segment the value of R_{tc} falls into, the A and B values are used from that segment.

Example of Thermocouple Conversion

Example: An iron-constantan (Type J) thermocouple is installed in a temperature region of 800° C. The signal range of the thermocouple is ± 50 mv, therefore, the amplifier gain is 100. The A and B values for the segment that includes 800° C are: A = 0.04764, B = 89.6. The A and B values for the segment that includes 25° C are: A = .0609, B = -1.49. From Step 4: C = 16.42 and D = 24.47. Assume the RBT temperature (T_{rbt}) is 25° C; then from Step 6:

$$R_{rbt} = 434.97$$

Assume the Q value of the thermocouple is 15132:

$$R_{tc} = 15,567$$

and from Step 8:

$$T_{te} = 831.21$$
°C

These features enable the Processor-Controller of the 1800 to accept real-time digital information in a digital format. The modular design of the feature permits individual system tailoring as to type and quantity of digital input data, such as:

Contact Sense
Voltage Level Sense
Contact Interrupt
Voltage Level Interrupt
Digital Voltmeters
Special Analog-toDigital Converters
Turbine Flowmeters
Shaft Encoders
Electronic Register
e.g., Telemetry

Mechanical Counters
Electronic Counters
Rotary Switches from
operator
Sense Switches from
operator
Pulse Tachometers
Frequency Meters
Watt-Hour Meters
Vibration Detectors
Weighing Devices

Digital Input is brought into the system in 16-bit groups. The format may be in any form. For example:

Unrelated bits from Contact or Voltage levels Binary numbers Binary-coded-decimal digits Decimal digits Gray code digits

Any mixture of digital formats can be handled. Conversion from one base to another can be easily and quickly implemented by the P-C. Data input is via Direct Program Control or a Data Channel. One instruction is used in Direct Program Control to bring 16 bits of data into core storage. Where a Data Channel is used, one instruction initiates a cycle stealing operation that brings many 16-bit

groups of data into core storage (one group per core storage cycle). The number of groups read - sequentially, randomly, or single address - as well as synchronization of the P-C to the input data is handled automatically.

Interrupt conditions from the process are a type of digital input. These Process Interrupts are brought into the P-C in 16-bit groups, with up to four priority levels of interrupt and four interrupt conditions per level for each 16-bit group.

High-speed 8-bit or 16-bit binary electronic pulse counters are available as special features. Counters are read into core storage as digital input groups, 16 bits at a time (two 8-bit counters or one 16-bit counter).

As shown in Figure 29 the combined capacity of the Digital Input and Pulse Counter features is 1024 bits, as follows:

Digital Input

8 adapters x 8 Digital Input groups x 16 bits per group = 1024.

Pulse Counter

8 adapters x 128 Pulse Counter bits per adapter (Pulse counters can be 8-bit or 16-bit counters) = 1024.

Any combination of the above may be used within the capacity of 1024 bits.

The capacity of the Process Interrupt feature is 24 priority levels or 384 bits, as follows:

8 adapters x 3 Process Interrupt groups (24 levels) x 16 bits per group = 384




Figure 29. Digital Input Schematic

1826 DATA ADAPTER UNIT

This unit provides housing expansion of Digital Input and Digital Output points. There are two models: Model 1 is free standing, externally connected by cable. Model 2 is directly connected to a Model 1 or the Processor-Controller. Several Model 2's may be connected together.

DIGITAL INPUT UNITS AND FEATURES

The following units and features may be added to the system to provide Digital Input functions: For specifications, see 1800 Data Acquisition and Control System Installation Manual — Physical Planning.

DIGITAL INPUT DATA CHANNEL ADAPTER

This feature adapts digital input to a P-C Data Channel to enable digital input in the cycle stealing mode of operation.

Operation With External Sync

The Digital Input Data Channel Adapter provides the external sync function. An XIO instruction (Initialize Read-Synchronized) is executed to develop an external sync ready signal. When the external device senses the ready signal, it must transfer data to the addressed digital input group and then send an external sync signal to the Digital Input Data Channel Adapter. The external sync signal initiates a corestorage cycle to read the data into a core-storage word and turns off External Sync Ready.

An 8-bit in the modifier of an IOCC sets up the external sync mode.

The Digital Input feature will be interlocked under external sync until word count equal to zero for last external sync is obtained; however the P-C can execute instructions while the Digital Input feature is interlocked.

Operation Without External Sync

This mode of operation is initiated by execution of an XIO Initialize Read instruction when modifier bit 8 of the IOCC is zero. The speed of the digital input read operation is that of core storage, therefore the input operation will be completed prior to execution of the next instruction in the P-C.

DIGITAL INPUT

Digital input in the form of 16-bit groups can be handled by the Digital Input Adapter. Any logical grouping of 16 bits can constitute a Digital Input group. For example:

- 16 bits of status information
- 4 4-bit BCD digits
- 1 10-bit coded decimal digit and 6 bits of status
- 1 16-bit binary number

Two types of Digital Input bits can be terminated in groups of 16. One type operates in conjunction with a customer supplied process contact. The second type senses the level of a voltage supplied from the customer's equipment.

Screw-down type terminations are provided to terminate the customer's input wires. Input groups of 16 bits are available up to a total of 64 groups. Data comes in on two wires per bit. An input channel 16 bits wide for special consoles and other low speed devices can be made by selection of devices onto the channel via the Digital Output features.

An XIO command (IOCC) received by the Digital Input feature contains the address (Modifier) of a Digital Input group and selects the group to be read into core storage or the Accumulator. If a process contact is closed or the voltage level is positive, a one bit is placed in the designated bit position of that word. An open contact or negative level results in a 0 bit being sent. The first sense bit is located in bit position zero, the second sense bit in bit position one. This continues through the 16th bit which is in bit position 15 of the word. The Read function of the XIO instruction brings the addressed group into a core storage word and the Sense function brings the addressed group into the A-register (Accumulator). The Sense function is also used to read the digital input status word into the Accumulator. The status word contains the indicators for Digital Input.

Digital Input Adapter

The Digital Input Adapter is a prerequisite feature for Digital Input (Contact), Digital Input (Voltage), and High-Speed Digital Input. Each Digital Input Adapter provides for 128 bits of digital input. Each system can have a maximum of eight Digital Input Adapters.

Digital Input (Contact)

Digital Input (Contact) is available in groups of 16 two-wire contact input terminations. Read speeds up to 500,000 words per second are possible in burst mode when a Data Channel is used and a two microsecond core storage cycle is present. When an XIO instruction initiates reading a group of contacts, each closed contact reads a one bit into its respective bit position and each open contact reads a zero into its respective bit positive bit position.

Digital Input (Voltage)

Digital Input (Voltage) is available in groups of 16 two-wire voltage input terminations. Read speeds of up to 500,000 words per second are possible in burst mode when a Data Channel is used and a two microsecond core storage cycle is present. When an XIO instruction initiates reading a group of voltage inputs, each positive input reads a one bit into its respective bit position and each negative reads a zero into its respective bit position.

An optional high speed feature provides high repetitive reading speed for Digital registers. For example, telemetry registers may be coupled to the system using one or more modified voltage level groups, depending on register size and the number coding of the register. Conversion of the various number bases is accomplished via programming.

High-speed Telemetry Receiver registers may be read using the program mode of control (DPC) and an external interrupt for synchronization. Registers may be read by using a Data Channel synchronized by an external customer supplied sync signal.

Repetitive reading of the same group can proceed at rates up to 100,000 words per second.

Digital Input Channel

Process Operator Console (POC) input devices, such as decade switches and sense switches, and other low-speed inputs can be brought into the system by the formation of a Digital Input Channel using Electronic Contact Operate to select various groups of 16 bits over a single Digital Input Group. POC input devices and cabling are handled via RPQ.

PULSE COUNTER

Pulse Counter Adapter

The Pulse Counter Adapter is a prerequisite for adaptation of pulse counters. This feature provides for a maximum of sixteen 8-bit or eight 16-bit Pulse Counter features. A maximum of 8 adapters is available for each system.

A maximum of 128 eight bit (or 64 sixteen bit)
Pulse Counters per system is available.

Pulse Counter

The Pulse Counter accepts discrete pulses as input information and advances by one per received pulse. The customer pulse is terminated by two-wire screw down termination at the individual counter terminal. These counters are read into the P-C in the same manner as a Digital Input group. Two 8-bit counters (or one 16-bit) are read from one address. (See section for Address Assignment for individual address assignments.) Either 8-bit or 16-bit binary counters are available. The counters are reset when they are read out.

PROCESS INTERRUPT

Process Interrupt Adapter

The Process Interrupt Adapter (see Interrupt section of manual) is a prerequisite for adaption of Process Interrupts (Contact) and Process Interrupts (Voltage). Each Process Interrupt Adapter provides for 48 interrupt points (Maximum - 8 Adapters per system).

Process Interrupt (Contact): Termination and sensing of 16 customer contacts associated with up to 4 levels of interrupt (Maximum - 24 groups per system).

<u>Process Interrupt (Voltage)</u>: Termination and sensing of 16 customer voltage levels associated with up to 4 levels of interrupt latches (Maximum 24 groups per system).

Process inputs may exist in the form of isolated dry contact closures, [called Process Interrupt (Contact)], whereby IBM provides the sensing voltage for the contact, or if the form of a voltage level, [called Process Interrupt (Voltage)]. An interrupt is initiated by a contact closing, or a voltage level changing from negative to positive (0 bit to 1 bit). See Interrupt section of this manual.

DIGITAL INPUT ADDRESSING

An Address (IOCC Modifier) is assigned to each digital input group (16 points) and to each pulse counter (2 consecutive counters are assigned to each address) when the system is manufactured. Addresses assigned to Digital Input and Pulse Counters are 64-127. See the section for Address Assignment for the individual addresses assigned to digital input and pulse counter groups.

Digital Input

Digital input groups are assigned an address (IOCC Modifier) starting with address 64 for group 0 (16 points of the first Digital Input Adapter (DIA). Address 65 is assigned to group 1. This sequence of assignment continues through address 127 which is assigned to group 7 of the eighth Digital Input Adapter. Since Digital Input and Pulse Counters share the same group of addresses (IOCC Modifier), the total number (8 Adapters) of the two features is defined by the available addressing capacity (64 addresses): If 4 DIAs are ordered, a maximum of 4 Pulse Counter Adapters can be ordered.

Pulse Counter

Pulse Counters are assigned an address (IOCC Modifier) starting with address 127 being assigned to counters 0 and 1 (8-bit counters) or counter 0 (16-bit counter) of the first Pulse Counter Adapter.

Address 126 is assigned to counters 2 and 3 (8-bit counters) or counter 2 (16-bit counter) of the first Pulse Counter Adapter. This sequence of assignment continues through address 64 for counters 14 and 15 (8-bit) or counter 14 (16-bit) of the eighth Pulse Counter Adapter. See the section Digital Input for maximum Pulse Counter Adapters.

Process Interrupt

Digital input from process interrupt occurs via the Process Interrupt Status Word (PISW) as described in the section for Interrupts. An address (IOCC Modifier) is assigned to each PISW when the system is manufactured. When ordering the system, the customer must specify (on the Process Interrupt Status Word Assignment Form) which 16 Process interrupt points (4 groups of 4 each) will be used with each PISW. See section Fixed Assignment for address assignment.

PROGRAMMED OPERATION

Digital input is processed by Direct Program Control (DPC) and/or the Data Channel (DC). When both operations exist, DPC may be used when the DC has completed its scan of the data table. The Digital Input Busy indicator is used to determine the status of the DC. DPC operation requires one XIO instruction for each Digital Input group (16 bits) to be transmitted to the Accumulator or core storage location. If a pulse counter is specified, the counter is reset.

When Digital Input is under DC one XIO function can be used. This function performs the following operation.

INITIALIZE READ

The Digital Input group(s), addressed by address word(s), in the data table(s) is read into core storage. If a Process Interrupt group is addressed, the data read in for that group will be blank.

When Digital Input is under DPC, three XIO functions can be used. These functions perform the following operations:

READ

The Digital Input group (or Process Interrupt Status word) addressed by the Modifier field is read into core storage.

SENSE


The Digital Input group (or Process Interrupt Status word) or the Device Status Word addressed by the Modifier field is placed in the Accumulator.

BLAST INSTRUCTION


DI operations can be halted by executing a control function. This XIO instruction resets all basic controls. If any operation is not completed, that operation is terminated, releasing the DI Subsystem and Data Channel for the next XIO instruction.

I/O CONTROL COMMANDS - DIGITAL INPUT

DIRECT PROGRAM CONTROL



DATA CHANNEL



where:

01011

is the assigned Area code for Digital Input

 \mathbf{X}

is not used.

AA...A

is the address of the Digital Input Group or PISW. These addresses range from 64_{10} through 127_{10} for Digital Input groups and 2_{10} through 25_{10} for Process Interrupt Status words. See the section Address Assignment.

вв...в

on on on on one of the addresses of the Digital Input Device Status Word. The indicators are reset by 0000001. Addresses 2₁₀ through 25₁₀ are assigned to the Process Interrupt Status Words. Addresses 64₁₀ through 127₁₀ are assigned to Digital Input and Pulse Counter groups. See the section Address Assignment.

RRR

These bits have the following meaning:

000 Read Random

001 Read Sequential

010 Read Single Address

100 Read Random and External Sync


101 Read Sequential with External Sync


110 Read Single Address with External Sync

Overlap of operations can be done in that Process Interrupts and status indicators (modifier addresses 010 through 2510) may be read or sensed via DPC during a DC operation on Digital Input groups. Note that this overlap can occur only during Data Channel operations with external sync since otherwise the Data Channel operation will be completed before any P-C instructions can be executed. The following points should be considered when programming such an overlap.

- An Initialize Read will terminate the Data Channel operation in progress and set the Command Reject indicator.
- A Read (DI-modifier address 64 through 127)
 will set the Command Reject indicator and will not be executed.
- A Read (PI-modifier address 2 through 25) will set the Command Reject indicator but will be executed correctly.
- A Parity error which causes an internal level interrupt as an XIO is being executed will terminate the Data Channel operation in progress.

Data Table Formats





where: SC are the Scan Control bits. X is not used. AA...Ais the address of the Digital Input group. The first group has an address of 64_{10} , the 64th group has an address of 12710. D is data. For pulse counters: odd numbered counters bits 0 through 7 (8-bit counter); even numbered counters bits 8 through 15 (8-bit counter) or bits 0 through 15 (16-bit counter).


When READ Single Address is specified, the Initial Digital Input group is read over and over and placed in succeeding words of the table, until the word count reaches zero. When External Sync is specified, the cycle steal is initiated based on the External Sync pulse.

When operating in the Random mode, succeeding alternate words supply digital input addresses and receive data as shown in the following table.

Data Table Layouts

The Address field of the IOCC used with the Data Channel operation specifies the location of the first word of the table. There are several table layouts which are described below. The first word in the table contains the word count and the chaining control.

When operating in the Sequential or Single Address mode, the second word in the table contains the initial Digital Input group to be read into core storage, and the succeeding table locations receive the data read over a Data Channel as shown in the following table.



When the word count reaches zero, normal Scan Control applies as described in the I/O Control section of the manual. If chaining is used, a chain address (address of next table) word must follow the table. The first word of the next table must contain its own address to satisfy the CAR check as described in the Section for Data Channel Operation. An interrupt may be generated at the completion of the scan. The interrupt is called Digital Input Scan Complete.

TIMING: Digital Input groups will be read at the maximum rate of the channel unless a higher priority Data Channel request is honored. But timing restrictions due to filtering and customer load should be observed.

CAUTION: Chaining can lock out the P-C.

Device Status Word

An XIO Sense, specifying the Digital Input Area code (01011) and modifier address (00000 or 00001) will cause the Device Status word to be read into the Accumulator. The DSW bits are


Parity - turned on if even parity is encountered during data transfers to and from core storage or if a P-C parity error is detected during a chaining operation for any Digital Input instruction (Pulse Counter, Digital Input, Process Interrupt). This error terminates the operation.

Storage Protect - turned on if an attempt is made to write into a "read only" location. This error terminates the operation.

DI Scan Complete — turned on and causes an interrupt when the word count goes to zero in a DC operation and the Scan Control bits specify an interrupt.

DI Busy — Turned on when DI is in use on a DC as the result of an XIO Initialize Read instruction. Turned off when the DC is not busy. An XIO (Read or Initialize Read) executed when this indication (DI Busy) is on causes a command reject interrupt. If the XIO Read addressed a PI group, that group was read even though the command reject indicator was on.

Digital Input (DI) Device Status Word Format:



* Interrupt

Indicator reset by a Sense DSW when IOCC bit 15 = 1. Other indicators are reset by their status turnoff.

23406

The Digital and Analog Output (DAO) feature provides versatile control capability for the 1800 System. DAO features enable computer control over the many types of auxiliary devices required in a data acquisition or control system. Equipment that can be controlled includes set point positioners, displays, trend recorders, motor operated valves, and telemetry systems. The control outputs available with the DAO include the following:

- 1. Pulse Output (PO)
- 2. Electronic "Contact" Operate (ECO)
- 3. High-Speed Digital Register Output (RO)
- 4. High-Speed Analog Voltage Output (AO)

Pulse chaining and pulse-duration outputs are accomplished by programming.

The DAO features can communicate with the 1800 system via Direct Program Control (DPC) or a Data Channel (DC). A customer "external sync" pulse can be used to initiate DC operation.

Organization

The DAO features are organized as shown in Figure 30 and as described below:

- The 1800 Processor-Controller (P-C) provides the basic control for the DAO features.
- 2. The DAO Data Channel Adapter enables communication between the P-C and DAO devices via a Data Channel (maximum of one Data Channel Adapter per system).
- 3. The Digital Output Control and the Analog Output Control provide the interface between the P-C and the output registers. A maximum of eight Controls, in any combination, can be attached:
 - a. Each Digital Output Control can accommodate 16 output registers. Note in Figure 30 that a Digital Output Adapter is required for each 4 output registers. (The Digital Output features may be installed in either the P-C or the 1826 Data Adapter Unit.)
 - b. Each Analog Output Control can accommodate 8 Digital-to-Analog Converters. (The Analog Output features are connected to the Processor-Controller through 1856 Analog Output Terminals.)

External Sync (Electronic)

This function is provided by the DAO Data Channel Adapter feature. An XIO instruction (initialize write-synchronized) is executed to load the addressed group with the data word. When the data word has been loaded, the External Sync Ready signal is turned on, signaling the external device that data is available.

The external device reads the data and then sends an External Sync signal to the DAO adapter, resetting the External Sync Ready signal and signaling that the external device is ready for another data word. This initiates a cycle steal request. At the completion of the cycle steal operation, the ready signal is turned "on" again.

When the last data word of a data table has been loaded (determined by the Word Count register in the DAO Adapter), normal scan control operations are inhibited until an External Sync signal is received from the external device, acknowledging that the word has been read by the external device.

The DAO busy indicator is on during the last data word until the last External Sync signals the adapter that the last word has been read.


An "8-bit" in the modifier of an IOCC sets up the external sync mode. The absence of an "8-bit" in the modifier terminates the external sync mode.

For specifications, see <u>IBM 1800 Data Acquisition and Control System Installation Manual-Physical Planning</u>.

System Capacity

The system capacity of DAO points depends on the combination of Digital Output (DO) and Analog Output (AO) points installed. Selection begins with the DO and AO Controls, maximum of eight:

- If the maximum number of DO points are desired, seven DO Controls are installed. Each DO Control interfaces a maximum of four DO Adapters (2 adapters in 1801), providing a maximum of 26 DO Adapters. Each DO Adapter accommodates a maximum of four 16-bit registers, which is 104 registers, or 1664 bits. Installation of the DO maximum eliminates the possibility of AO points.
- If the maximum number of AO points is desired, eight AO Controls are installed. Each AO Control interfaces eight Digital-to-Analog



• Figure 30. Schematic of Digital and Analog Output Features

128 AO Points

Converters (DAC's), with a maximum of 16 AO points. Each DAC provides one or two AO points, depending on the DAC mod. Thus, a maximum number of 128 AO points can be installed. Installation of the maximum number of AO points eliminates the possibility of DO points.

Note that one AO point equals one 16-bit digital output register and that a total system limit of 128 (AO points plus DO registers) exists.

Installation of single point DACs reduces the maximum of 128. Each DAC Mod 1 and each DAC Mod 3 provides only one AO point, reducing the 128 maximum by one for each mod 1 and 3 installed.

I

DIGITAL OUTPUT

Three types of digital output are available: Electronic "Contact" Operate, Pulse Output, and Register Output. For specifications see IBM 1800 Data Acquisition and Control System Installation Manual-Physical Planning.

Electronic "Contact" Operate .

ECO is used to operate alarms, console indicator lights and displays; and operating process equipment such as relays, solenoid valves, and DC motors.

ECOs are provided in groups of 16 points (maximum | 104 groups). The 16 points are set by a data transfer to the 16-bit register and remain latched until changed by another data transfer to the 16 bit register. A data bit of 1 corresponds to closed (conducting) and a data bit of 0 corresponds to open (nonconducting).

Process Operator Console (POC) output devices such as lights, digital displays, and other low speed outputs can be operated by the formation of a "Digital Output Channel" using Electronic "Contact" Operate to select various groups of 16 bits over a single group of Electronic "Contact" Operate. POC Output devices and cabling are handled via RPQ.

Pulse Output

The primary use of this output is to provide for pulse trains to operate such devices as latches, set point positioners, and other stepping motor devices. Pulse Outputs are provided in groups of 16 points (maximum 104 groups) and these are driven from each 16-bit register. The 16 points are set by a data transfer to the 16-bit registers. A data bit of 1 corresponds to closed (conducting) and data of "0" corresponds to open (nonconducting).

The outputs (with a data bit of 1) are "closed" immediately when the registers are loaded, and all are "opened" by the timing out of a 3-ms timer. The timer is started by using a separate XIO Control Function. In this manner pulse chains are accomplished by programming.

Specifications for Pulse Output are similar to ECO except for the duration of switch closure. The effective duration of switch closure can be increased or decreased by loading a 16-bit register before (increase duration) or after (decrease duration) the 3-ms timer is started. All pulse output points are

"opened" simultaneously. Repeated loading of a 16-bit register prior to the timer reset will cause the bits to be ORed in the data word previously loaded.

Register Output

Digital data is transferred from core storage to the Register Output feature. The Register Output feature has a maximum of 104 sixteen bit groups. The content of each output register is then transmitted to customer-owned devices, such as telemeter registers, for a register to register transfer.

ANALOG OUTPUT

There are two basic types of analog voltage outputs. The first type, DAC Mods 1 and 2 (10 bit), is a fast response unipolar DAC utilizing digital storage of a single level. The second type, DAC Mods 3 and 4 (13 bit), is a bipolar high speed, high accuracy DAC utilizing digital storage with a standard single level of buffering, and an option of double register buffering. Both types have the option of an Analog Output Driver Amplifier to provide low output impedance to match a wider variety of loads than the standard feature.

For both the 10-bit and 13-bit types, the Output Channel Register is force loaded to minimize DAC switching transients. This force loading means that the register goes directly from the previous value to the new value without being reset to zero in between.

DIGITAL-TO-ANALOG CONVERSION

There are four DAC Mods:

- 1. Mod 1 Provides 10-bit digital-to-analog conversion for one analog output point.
- 2. Mod 2 Provides two 10-bit converters for two analog output points.
- 3. Mod 3 Provides 13-bit + sign conversion for one analog output point.
- 4. Mod 4 Provides two 13-bit + sign converters for two analog output points.

A Precision Voltage Reference, Mod 1 or 2, is required to supply the DAC reference voltage.

99

Pulse output 3 ms pulses

XIO CONTROL STARTS 3MS TIMET

XIO II TRANSFERS DATA WORD I RIT = POLSE OBIT NO POLSE

3 ms TIMEOUT RESETS ALL POINTS STOPPING PULSE

DAC Mods 1 and 2

Installed in 1856 Terminals, DAC Mods 1 and 2 provide unipolar analog output from 10-bit resolution, suitable for operating analog controllers, strip chart recorders, and other displays. Mod 1 provides one analog output point for a maximum of 64 points. Mod 2 provides two separate Digital to Analog Converters in one housing with separate output points for each converter (maximum 128 output points).

DAC Mods 3 and 4

Installed in 1856 Terminals, DAC Mods 3 and 4 provide bipolar analog output from a resolution of 13 bits plus sign, suitable for hybrid systems. Negative numbers are handled in two's complement form. Mod 3 provides one output point, for a maximum of 64 points. Mod 4 provides two separate Digital to Analog Converters in one housing, with separate output points for each converter (maximum 128 output points). It is frequently a requirement in hybrid computing and often an advantage in other applications to operate with several new values simultaneously. The Buffer Registers (one per analog output point) are loaded as the data is received from the P-C. An XIO Control instruction with a 9 bit is then executed to transfer the contents of all buffer registers to their respective analog output registers simultaneously.

Precision Voltage Reference (PVR)

The PVR feature is required to provide the precision voltage reference to the DAC. It is installed in the 1856 Analog Output Terminal.

Each Precision Voltage Reference supplies eight analog output channels in the 1856. The PVR Mod 2 may be used with eight 10- or 13-bit resolution analog outputs when it is desired to mix the two kinds of outputs in a single terminal. It is more economical, however, to use the 10-bit resolution PVR Mod 1 for each full group of eight 10-bit output points.

Analog Output Driver Amplifier

The AO Driver Amplifiers provide a ± 10 volt analog output and permit operation of AO points with a wide range of load impedances. The output impedance of the DAC's is $10 \, \mathrm{K}$ ohms. To match loads differing greatly from this value, an output driver amplifier having an output impedance of less than 0.6 ohm

may be used. This driver amplifier is applied on a per point basis to provide load impedance matching and voltage amplification. The driver amplifier is also used to increase the DAC analog output voltage from its normal 5 volts to 10 volts.

1856 Analog Output Terminals

There are two models of the 1856:

Model 1 provides power and housing for four DAC's. It provides as many as eight AO points if only DAC Mods 2 and 4 are installed; and as few as four AO points if only DAC Mods 1 and 3 are installed.

The 1856 Model 1 provides control circuitry for eight DAC's, any mod. Thus, an 1856 Model 1 is required for each multiple of eight DAC's.

The 1856 Model 2 provides power and housing for four DAC's, any mod. One 1856 Model 2 can be installed for each 1856 Model 1 when the additional AO points are required. An 1856 Model 2 cannot be installed without an 1856 Model 1.


A maximum of sixteen 1856s can be installed in an 1800 system.


DAO PROGRAMMED OPERATION


Digital and Analog Output (DAO) data are handled either by Direct Program Control (DPC) or Data Channel (DC) control. For DPC operation one Output Register is selected, and the digital data is transferred from core storage to the register of the output device using an XIO Write instruction. For DC operation a series of points are selected and data is transferred on a cycle steal basis using one XIO Initialize Write instruction to initiate the operation.

I/O CONTROL COMMANDS - DIGITAL AND ANALOG OUTPUT

DIRECT PROGRAM CONTROL








DATA CHANNEL

0	15 0	4	8	15
Address of Data Table	0 1 1	0,0	101 R R R	x x x x x
Initialize Write				17246


where:

iere.	
01100	is the assigned Area code for
**	Digital and Analog Output.
X	is not used.
AAA	is the address of the digital or analog output register. (See Address Assignment section).
P	a one bit means initiate reset timer for all Pulse Output points.
В	a one bit means initiate simultaneous transfer from Buffer Registers to all analog output points operating with the Buffer Register feature.
RRR	these bits have the following meaning: 000 - Write Random 010 - Write Single Address 100 - Write Random with External Sync 110 - Write Single Address with External Sync
С	A one bit means reset all basic DAO controls, terminating any DAO operation in progress and releasing the Data Channel
${f z}$	A one bit means reset interrupt indicators.
T	Test latch for Customer Engineer (diagnostic)

DATA TABLE FORMATS



where SC are the Scan Control bits.




where X is not used, D is Data, and AA...A is the address of the digital or analog output register.

DATA TABLE LAYOUTS

The Address field of the IOCC used with Data Channel operation specifies the location of the first word of the table. There are several table layouts which are described below.

Write Random


When Write Random is specified, the first word in the table contains the word count (equal to two times the number of data words to be written) and the Scanning Control. The second word in the table contains the starting Digital or Analog Output address of the sequence of addresses to be scanned. The succeeding table locations contain the data to be converted and the DAO address, alternately, as shown in the following table:



The total number of data and addresses transferred is specified by the word count. Data and Output Addresses are interleaved in the Table.

Write Single Address

When Write Single Address is specified, the word count equals the number of data words to be written plus one. The Output point is written over and over with succeeding words of data from the table until the word reaches zero as shown in the following table:



When external sync is specified, the cycle steal is initiated based on the external sync pulse.

When the word count reaches zero, the normal Scan Control chaining applies as described in the I/O Control section of this manual. An interrupt can be generated at the completion of the scan, depending on the scan control bits. The interrupt is called DAO Complete.

TIMING: Digital Output words can be written up to the maximum rate of the channel. The actual output data rate to customer devices is limited by the device characteristics and the repetition rate to the same outputs or to single outputs.

The rate can be controlled either by external synchronization or by programming, as specified by the output feature.

NOTE: Chaining can lock out the P-C.

Device Status Word

An XIO Sense, specifying the Area code of the DAO, will cause the Device Status word to be read into the Accumulator. The DSW indicators are:

Parity - Indicator is on if even parity is encountered during data transfers to and from core storage or if a P-C parity error is detected during a chaining operation. Causes an interrupt and terminates the DAO operation.

Pulse Output Timer - indicator is on whenever the pulse output timer is on.


DAO Scan Complete - turned on and causes an interrupt when the word count goes to zero in a Data Channel operation and the scan control bits specify an interrupt; turned off by XIO Sense Device instruction.

<u>Command Reject</u> - turned on if any XIO Write or Initialize Write instruction is issued while the DAO Busy indicator is on.

Data Channel Active - Indicator is active only with external sync operation. Turned on when DAO is in use on a Data Channel. Turned off (Data Channel is released) when the last word of the last data table has been transferred (prior to receipt of external sync).

DAO Busy - Turned on when DAO is in use on a Data Channel. Turned off when the last word of the last data table has been transferred and receipt of data is acknowledged if external sync is used.

Note: DAO Busy and Data channel active indicators turn off at same time unless external sync mode is specified.



Blast Instruction

Digital and Analog output operations can be halted by executing a Control Function, XIO instruction. This instruction resets all basic controls (DO and AO output registers are not reset). If any Digital or Analog output external sync operation is not complete, that operation is terminated and the Digital-Analog subsystem, including the Data Channel, is released. Another XIO instruction can then reinitialize the Digital or Analog output operation.

ADDRESS ASSIGNMENT

The wide variety of I/O devices that can be ordered with the 1800 system make I/O device assignment an important part of ordering the system. This section provides information about assignments that are fixed (preassigned by IBM) and assignments that are to be made by the customer. The assignment forms listed below must be completed before an 1800 system can be manufactured.

- Process Interrupt Status Word Assignment Form
- Interrupt Level Status Word Assignment Form

In the sections that follow, address assignment is given for the maximum of each type I/O device.

FIXED ASSIGNMENT

Area Codes are preassigned by IBM to each type of I/O device that can be ordered for the system. The following is a list of those devices and their area codes. The numbers in parenthesis under Area Code are the binary values of the area codes.

I/O Device	<u>Area Code</u>
Console Operations	0 (00000)
1816/1053 Printers (First 4)	1 (00001)
1442 Card Read Punch (First)	2 (00010)
1054/1055 Paper Tape Units	3 (00011)
2310 Disk Storage (A1)	4 (00100)
2310 Disk Storage (A2)	8 (01000)
2310 Disk Storage (A3)	9 (01001)
1627 Plotter	5 (00101)
1443 Printer	6 (00110)
Analog Input (Basic)	10 (01011)
Digital Input (Digital and Pulse	
Count)	11 (01011)
Digital and Analog Output (DO,	
ECO, RO, AO)	12 (01100)
· · · · · · · · · · · · · · · · · · ·	

System/360 Adapter	13 (01101)
2401 or 2402 Magnetic Tape	
Units	14 (01110)
1816/1053 Printers (Second 4)	15 (01111)
1442 Card Read Punch (Second)	17 (10001)
Analog Input Expander	16 (10000)

<u>Digital Input</u> devices (Digital Input and Pulse Counters) use a preassigned group of addresses (IOCC Modifiers). The decimal value of these addresses ranges from 64 through 127. This group of addresses is shared by both Digital Input and Pulse Counters (Figure 31).

Address 64 is assigned to the first Digital Input group of the first Digital Input adapter. Address 65 is assigned to the second Digital Input group of the first Digital Input adapter. This sequence of assignment continues through address 127 which is assigned to the last Digital Input group of the eighth Digital adapter.

If Pulse Counters are ordered, Address 127 is assigned to counters 0 and 1 (8-bit counters) or to counter 0 (16-bit counter) in the first Pulse Counter adapter. Address 126 is assigned to counters 2 and 3 (8-bit counters) or to counter 2 (16-bit counter) in the first Pulse Counter adapter. (Eight-bit counters use two numbers per address; sixteen-bit counters use only one, even-numbered, counter per address.) This sequence of assignment continues through address 64 which is assigned to counters 14 and 15 (8-bit counters) or to counter 14 (16-bit counter) in the eighth Pulse Counter Adapter.

Each adapter ordered is assigned eight addresses in the manner given above. If an adapter is ordered but is not completely populated (for example, only four groups of points are ordered for an adapter), the remainder of the eight addresses for that adapter are not available to be used in another adapter.

Process Interrupt Status Words (PISWs) are a digital input but have their own group of addresses

	Decir	nal- Ad	dress	
Digit	al Inputs] ↓	Pulse (Counters
Adapter	Group No. (16 pts. ea.)		Counter No. (2/Addr.)*	Adapter
First	0 1 2 3 4 5 6 7	64 65 66 67 68 69 70 71	15-14 13-12 11-10 9-8 7-6 5-4 3-2 1-0	Eighth
Second	0 1 2 3 4 5 6 7	72 73 74 75 76 77 78 79	15-14 13-12 11-10 9-8 7-6 5-4 3-2 1-0	Seventh
Third	0 1 2 3 4 5 6 7	80 81 82 83 84 85 86 87	15-14 13-12 11-10 9-8 7-6 5-4 3-2 1-0	Sixth
Fourth	0 1 2 3 4 .5 .6	88 89 90 91 92 93 94 95	15-14 13-12 11-10 9-8 7-6 5-4 3-2 1-0	Fifth
Fifth	0 1 2 3 4 5 6	96 97 98 99 100 101 102 103	15-14 13-12 11-10 9-8 7-6 5-4 3-2 1-0	Fourth
Sixth	0 1 2 3 4 5 6 7	104 105 106 107 108 109 110	15-14 13-12 11-10 9-8 7-6 5-4 3-2 1-0	Third
Seventh	1 2 3 4 5 6 7	112 113 114 115 116 117 118 119	15-14 13-12 11-10 9-8 7-6 5-4 3-2 1-0	Second
Eighth	0 1 2 3 4 5 6	120 121 122 123 124 125 126 127	15-14 13-12 11-10 9-8 7-6 5-4 3-2 1-0	First

^{*}Sixteen-bit counters use even numbers (one counter number per address).

29066 B

• Figure 31. IOCC Modifiers for DIAs and PCAs

(IOCC Modifiers). 24 PISWs (16 points per PISW) are available. Address 2 is assigned to PISW 1. Address 3 is assigned to PISW 2. This sequence continues through address 25 which is assigned to PISW 24. Process interrupt points are assigned to a PISW on the Process Interrupt Status Word assignment form. See the section Additional Assignments.

Digital and Analog Output devices share a group of addresses (IOCC Modifiers). The decimal value of these addresses is 00 through 127. Each Digital Output Control ordered is assigned 16 addresses starting with address 127 for the first group of 16 points and address 126 for the second group of 16 points. This sequence of assignment continues through address 16 assigned to the last group of 16 points (in the seventh control). See Figure 32 for addresses.

The first and all odd numbered 1856s ordered must be Model 1. The second and all even numbered 1856s must be Model 2. Each 1856 Model 1 supplies controls to the next higher numbered 1856 Model 2. Address assignment is made for each 1856 Model 1. Sixteen addresses are assigned for each 1856 Model 1 ordered. Eight addresses are assigned to the 1856 Model 1 and eight addresses are assigned to the next higher numbered 1856 Model 2. If a Model 2 is not ordered, the addresses that would be assigned to the Model 2 are not available to be used by Digital Output. Addresses 00 through 15 are assigned to the first 1856 Model 1 and the first 1856 Model 2. Addresses 16 through 31 are assigned to the second 1856 Model 1 and the second 1856 Model 2. This sequence of assignment continues through Addresses 112 through 127 which are assigned to the eighth 1856 Model 1 and the eighth 1856 Model 2 $\,$ (Figure 32).

<u>Interval Timers</u> are assigned a fixed location in core storage. The core storage locations are:

- 0004₁₀ Interval Timer A
- 0005₁₀ Interval Timer B
- 0006₁₀ Interval Timer C

Interrupt Levels are assigned a fixed core-storage location. Each interrupt level has its own unique core-storage location which is used as the indirect address of a hardware forced BSI instruction. All interrupt levels except the Trace and CE interrupts have their own Interrupt Level Status Word:

	Decimal – Address (Modifiers)							Decimal – Address (Modifiers)							
	Digital C	Output	ı	<u> </u>	Analog C	Dutput			Digital C	Dutput			Analog (Dutput	
DO Control	DO Adapter	Group No. (16 points each.)	¥	DAC / 2 or 4 Output	Mod 1 or 3 Output	DAC No. within 1856	1856	DO Control	DO Adapter	Group No. (16 points each.)	¥	DAC N 2 or 4 Output	Aod 1 or 3 Output	DAC No. within 1856	1856
			00 01 02	lst 2nd lst	1st	1			16	3 2 1	64 65 66	1st 2nd 1st	lst lst	1	
	Addresses		03 04 05	2nd 1st 2nd	lst	3	lst (Model 1)		15	0 3 2	67 68 69	2nd 1st 2nd	lst	3	2 9th (Model 1)
	00 - 15		06 07	1st 2nd	lst	4		4		1 0	70 71	1st 2nd	lst	4	
'	not availal	ole	08 09	1st 2nd	lst	1			14	3 2	72 73	1st 2nd	lst	1	
	for DO	for DO	10 11 12	1st 2nd 1st	lst lst	2	2nd (Model 2)			1 0 3	74 75 76	1st 2nd 1st	lst lst	3	10th (Model 2)
	ı	1	13 14 15	2nd 1st 2nd	lst	4			13	2 1 0	77 78 79	2nd 1st 2nd	lst	4	
	28	3 2	- 16 17	lst 2nd	lst lst	1			12	3 2 1	80 81 82	1st 2nd 1st	lst lst	1	
		1 0 3	18 19 20	2nd 1st	lst	3	3rd (Model 1)			3 2	83 84 85	2nd 1st 2nd	lst	3	11th (Model 1)
*7	27	2 1 0	21 22 23	2nd 1st 2nd	lst	4		3	11	1 0	86 87	1st 2nd	lst	4	
	26	3 2 1	24 25 26	1st 2nd 1st	lst lst	2			10	3 2 1	88 89 90	1st 2nd 1st	lst lst	1 2	
	<u> </u>	3	27 28 29	2nd 1st 2nd	lst	3	4th (Model 2)			3 2	91 92 93	2nd 1st 2nd	lst	3	12th (Model 2)
	25	2 1 0	30 31	1st 2nd	lst	4			9	1 0	94 95	1st 2nd	lst	4	
	24	3 2	32 33	1st 2nd	lst	1			8	3 2 1	96 97 98	1st 2nd 1st	lst	1	
		1 0 3	34 35 36	1st 2nd 1st	lst lst	3	5th (Model 1)			3	99 100	2nd 1st	lst	3	13th (Model 1)
	.23	1 0	37 38 39	2nd 1st 2nd	lst	4	1	2	7	2 1 0	101 102 103	2nd 1st 2nd	lst	4	
6	22	3 2 1	40 41 42	1st 2nd 1st	lst lst	1			6	3 2 1	104 105 106	1st 2nd 1st	lst	1 2	-
		3 2	43 44 45	2nd 1st	lst	3	6th (Model 2)			3 2	107 108 109	2nd 1st 2nd	lst	3	14th (Model 2)
	21	1 0	45 46 47		lst	- 4			5	1 0	110	1st 2nd	lst	4	
	20	3 2	48 49	2nd	lst	1			** 4	3 2 1	112 113 114	1st 2nd 1st	lst lst	1	-
		1 0 3	50 51 52	2nd	lst	2	7th (Model 1)			3	115 116	2nd 1st	lst	3	15th (Model 1)
5	19	1 0	53 54 55	2nd 1st	lst	4	1		**3	2 1 0	117 118 119	2nd 1st 2nd	lst	4	1
	10	3 2	56 57	lst	lst	1			2	3 2	120 121	1st 2nd	lst	1	
	18	1 0	58 59	1st 2nd	lst	2	8th (Model 2)			0 3	122 123 124	1st 2nd 1st	lst	2	16th (Model 2)
	17	3 2 1	60 61 62	2nd 1st	lst lst	- 3 - 4	(Woder Z)		1	2	125 126	2nd 1st	lst	- 3 - 4	
		0	63	2nd	<u> </u>			ــــاك	<u>.i</u>	0	127	2nd			29067

^{*} Not available when the first DO Control is in 1826.

^{**} Not available when the first DO Control is in 1801.

[•] Figure 32. IOCC Modifiers for DOCs and 1856s

Interrupt		Core Storag		
Level	<u>Priority</u>	Location		
Internal	1	0008		
Trace	26	0009		
CE	27	0010		
0	2	0011		
1	3	0012		
2	4	0013		
3	5	0014_{10}		
4	6	0015		
5	7	0016		
6	8	0017		
7	9	0018		
8	10	0019		
9	11	$0020 \\ 10$		
10	12	0021_{10}^{10}		
11	13	0022_{10}^{10}		
12	14	0023		
13	15	0024_{10}		
14	16	0025_{10}^{10}		
15	17	$0026 \\ 10$		
16	18	0027		
17	19	$0028 \\ 10$		
18	20	0029_{10}		
19	21	0030		
20	22	0031		
21	23	0032_{10}^{10}		
22	24	0033		
23	25	0034		

ADDITIONAL ASSIGNMENTS

Initial Program Load

(IPL) is assigned to one of two input devices:

First 1442 Card Read Punch 1054 Paper Tape Reader (if 1442 is not on system) <u>Interval Timers</u> each must be assigned a time increment when the system is ordered (all three timers). Table 4 of this manual lists time increments that can be designated.

Data Channel Assignment

Data Channel (cycle steal) priorities are assigned by the customer when the system is ordered. The highest two priorities should be assigned to the 2401/2402 and the 2310 (first priority to the unit having the fastest data rate). This assignment is recommended to prevent the possibility of data loss or overrun for these two devices.

If two Data Channels are assigned to one Analog-Digital Converter (Random Control or Comparator), Analog Input Data Channel Adapter 2 must have a higher priority than Analog Input Data Channel Adapter 1. I/O devices can share a Data Channel but devices sharing a Data Channel cannot be operated concurrently. I/O devices are assigned in two groups within the system and any devices sharing a Data Channel MUST be within the same group. The groups are:

- 2401/2402 Magnetic Tape Units
 2310-A1 Disk Storage
 2310-A2 Disk Storage
 2310-A3 Disk Storage
 Analog Input Data Channel Adapter 1 (1801/2)
 Analog Input Data Channel Adapter 2 (1801/2)
- 2. 1442 Card Read Punch (Second)
 1443 Printer
 System/360 Adapter
 1442 Card Read Punch (First)
 Digital Input Data Channel Adapter
 Digital and Analog Output Data Channel Adapter
 Analog Input Data Channel Adapter 1 (1826)
 Analog Input Data Channel Adapter 2 (1826)

The IBM systems programs assume that no Data Channel is shared.

These are I/O devices that require a Data Channel.

- 2401/2402 Magnetic Tape Units
- 2310 Disk Storage, Models A1, A2, A3
- 1442 Card Read Punch
- 1443 Printer
- System/360 Adapter

I/O devices that do not use a Data Channel:

- 1816 Printer-Keyboard
- 1053 Printer
- 1627 Plotter
- 1054/1055 Paper Tape Reader and Paper Tape
 Punch

I/O devices that can be ordered with or without Data Channel operation:

- Digital Input
- Digital or Analog Output
- Analog Input

Process Interrupt Status Word Assignment

Process Interrupt points are assigned, in sets of four, to a Process Interrupt Status Word (PISW). Twenty-four groups (16 points each) of Process Interrupt are available. Each of these 16 point groups is divided into four sets of four points each for PISW assignment (0-3, 4-7, 8-11, and 12-15). Each set of four can be assigned to the same or to a different PISW. Each PISW can have 16 points assigned (4 sets of 4 each), and the positions of the PISW will correspond to the positions of the points assigned. For example: If the first four points (0-3) of a Process Interrupt group are assigned to PISW 1, they are assigned to positions 0-3 of the PISW 1. Once these four positions are assigned from one Process Interrupt group, they cannot be assigned to PISW 1 again from any other Process Interrupt group. Other groups of four points (4-7, 8-11, or 12-15) from the same or different Process Interrupt group(s) can be assigned PISW 1. Each PISW has its own address (IOCC Modifier) which is preassigned. See the sections Fixed Assignment and Interrupt.

Interrupt Level Status Word

Each external interrupt level has its own Interrupt Level Status Word (ILSW). An interrupt level requests service when one of the 16 positions of its ILSW contains a one bit. Since each interrupt level has a fixed priority (see the section Fixed Assignment), the customer can assign interrupt priority when he assigns devices to ILSW bit positions.

Devices are assigned to ILSW bit positions on the Interrupt Level Status Word assignment form. When a device is assigned to an ILSW bit, all of the interrupt conditions in the device's Device Status Word (DSW) are ORed into that ILSW bit. Thus, any interrupt condition in the DSW will change the assigned ILSW bit to a one. This is true for Process Interrupt Status Words (PISWs) also. Each PISW is assigned to an ILSW bit position, and an interrupt condition in any of the 16 PISW bits will set its ILSW bit to one.

A PISW or DSW must be assigned to one and only one ILSW bit position. For example, in the first group of four 1816/1053s, each device must be assigned to a different ILSW bit position of the same interrupt level and in the second group of four 1816/1053s each device must be assigned to a different ILSW bit position of the same interrupt level (can be the same level as the first group).

All IBM subroutines (except subroutines under the Time-Sharing Executive System) require that like devices be assigned to the same interrupt level. If the process interrupt routine in the Time-Sharing Executive program is used, each PISW must be assigned to its corresponding ILSW. For example, PISW 1 assigned to ILSW 0, PISW 2 assigned to ILSW 1, . . . and PISW 24 assigned to ILSW 23. The PISWs for any one Process Interrupt Adapter must be assigned within Interrupt level grouping of either 0-11 or 12-23. In addition, no more than one area code may be assigned to any one ILSW bit.

Console interrupt can be assigned any unused ILSW bit position on any available interrupt level.

The following interrupts must be assigned for all systems:

```
TI Timer interrupt (combined interrupt signal from three interval timers)

Typ-1 First 1816 or 1053 (circuitry is basic in P-C)

2401/2 1802 only

CI Console interrupt
```

The following interrupts must be assigned if any of the associated features are ordered for the system:

```
Typ-2
Typ-3
            1053s
Typ-4
            1816 or 1053
Typ-5
                                  Output Printer
Typ-6
                                  Expander
Typ-7
            1053s
Typ-8
            Digital Analog Output
DAO
            Digital Input (DI, PC, or PI)
\mathbf{DI}
```

1442-1	First 1442 Adapter
1442-2	Second 1442 Adapter
1054/5	1054/1055
1627	1627 Controls
1443	1443 Controls
2310-1	2310 (first drive) Model A1, A2, or
	A3
2310-2	2310 (second drive) Model A2 or A3
2310 - 3	2310 (third drive) Model A3
360/CA	System/360 Adapter
AIB	Analog Input Basic (any ADC in 1801/2)
AIBC	Analog Input Basic with Comparator (in 1801/2)
AIE	Analog Input Expander (in 1826)
AIEC	Analog Input Expander with Comparator (in 1826)

Assignment of devices to ILSWs should begin with the leftmost bit position (bit 0) and progress to the next higher bit position for each device assigned to that ILSW.

Analog Input (1851)

There are 1024 (0-1023) decimal addresses (Multiplexer Addresses) available for use with Analog Input. The first 256 addresses (0-255) are used by both Multiplexer/S and Multiplexer/R. Since these 256 addresses have a dual use, bit 3 of each Multiplexer Address Word is used to specify which multiplexer is being addressed (Multiplexer/S or Multiplexer/R). When bit 3 is a zero, Multiplexer/R is addressed. When bit 3 is a one, Multiplexer/S is addressed.

All Multiplexer/S groups are installed in the lowest numbered 1851s (1851s 1-4). Multiplexer/S will be followed by Multiplexer/R in the sequence listed below.

- 1. High Level
- 2. ±10 mv range
- 3. ± 20 mv range
- 4. ±50 mv range
- 5. ± 100 mv range
- 6. ± 200 mv range
- 7. ± 500 mv range

Addresses for each point within an 1851 are shown in Figure 33 for Multiplexer/S and Figure 34 for Multiplexer/R. Each 1851 ordered is assigned the 64 addresses shown in these two illustrations.

Multiplexer/S groups are installed in an 1851 in the following sequence: Group 0, group 1,

group 2, and group 3. For example, if two groups of Multiplexer/S are ordered, they are installed

	nbering			51s With	
Group	in 1851 Point	lst	Mu I 2nd	tiplexer/S 3rd	4th
Number	Number	1851	1851	1851	1851
	00 01	00	64 65	128 129	192 193
İ	02 03	02	66	130	194
1	03	03 04	67 68	131 132	195 196
	05	05	69	133	197
0	06 07	06 07	70 71	134 135	198 199
	08	08	72	136	200
	09 10	09 10	73 74	137 138	201 202
	11	11	75	139	203
1	12 13	12 13	76 77	140 141	204 205
	14	14	78	142	206
	15 16	15 16	79 80	143 144	207 208
	1 <i>7</i>	17	81	145	209
	18 19	18 19	82 83	146 147	210 211
1	20	20 🦵	- 84	148	212
	21 22	21 22	85 86	149 150	213 214
1	23	23	87	151	215
	24 25	24 25	88 89	152 153	216 217
	26	26	90	154	218
	27 28	27 28	91 92	155 156	219
	29	29	93	157	220 221
	30 31	30 31	94 95	158 159	222 223
	32	32	96	160	224
	33 34	33 34	97 98	161 162	225 226
	35	35	99	163	227
	36 37	36 37	100 101	164 165	228 229
	. 38	38	102	166	230
2	39 40	39 40	103 104	1 <i>67</i> 1 <i>6</i> 8	231 232
	41	41	105	169	233
	42 43	42 43	106 107	170 171	234 235
	44	44	108	172	236
	45 46	45 46	109 110	173 174	237 238
	47	47	111	1 <i>7</i> 5	239
	48 49	48 49	112 113	176 1 <i>7</i> 7	240 241
	50	50	114	1 <i>7</i> 8	242
	51 52	51 52	115 116	1 <i>7</i> 9 180	243 244
	53	53	117	181	245
_	54 55	54 55	118 119	182 183	246 247
3	56	56	120	184	248
	57 58	57 58	121 122	185 186	249 250
	59	59	123	187	251
	60 61	60	124 125	188 189	252 253
	62	62	126	190	254
	63	63	127	191	255

Figure 33. Multiplexer/S Addresses

Numbe Within		1851s With Multiplexer/R															
Group Number	Point Number	1st 1851	2nd 1851	3rd 1851	4th 1851 -	5†h 1851	6th 1851	<i>7</i> th 1851	8th 1851	9th 1851	10th 1851	11th 1851	12th 1851	13th 1851	14th 1851	15th 1851	16th 1851
0	00 01 02 03 04 05 06 07	00 01 02 03 04 05 06 07 08	64 65 66 67 68 69 70 71 72	128 129 130 131 132 133 134 135 136	192 193 194 195 196 197 198 199 200	256 257 258 259 260 261 262 263 264	320 321 322 323 324 325 326 327 328	384 385 386 387 388 389 390 391 392	448 449 450 451 452 453 454 455 456	512 513 514 515 516 517 518 519 520	576 577 578 579 580 581 582 583 584	640 641 642 643 644 645 646 647 648	704 705 706 707 708 709 710 711 712	768 769 770 771 772 773 774 775 776	832 833 834 835 836 837 838 839 840 841	896 897 898 899 900 901 902 903 904 905	960 961 962 963 964 965 966 967 968 969
	09 10 11 12 13 14 15	09 10 11 12 13 14 15	73 74 75 76 77 78 79	137 138 139 140 141 142 143	201 202 203 204 205 206 207	265 266 267 268 269 270 271	329 330 331 332 333 334 335	393 394 395 396 397 398 399	457 458 459 460 461 462 463	521 522 523 524 525 526 527	585 586 587 588 589 590 591	649 650 651 652 653 654 655	713 714 715 716 717 718 719	777 778 779 780 781 782 783	842 843 844 845 846 847	906 907 908 909 910 911	970 971 972 973 974 975
1	16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31	16 17 18 19 20 21 22 23 24 25 26 27 28 29 30	80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95	144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159	208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223	272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287	336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351	400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415	464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479	528 529 530 531 532 533 534 535 536 537 538 540 541 542 543	592 593 594 595 596 597 598 599 600 601 602 603 604 605 606	656 657 658 659 660 661 662 663 664 665 666 667 668 669 670	720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735	784 785 786 787 788 789 790 791 792 793 794 795 796 797 798	848 849 850 851 852 853 854 855 856 857 858 859 860 861 862	912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927	976 977 978 979 980 981 982 983 984 985 986 987 988 989 990
2	32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47	32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47	96 97 98 99 100 101 102 103 104 105 106 107 108 109 110	160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175	224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239	288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303	352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367	416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431	480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495	544 545 546 547 548 550 551 552 553 554 555 556 557 558 559	608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623	672 673 674 675 676 677 678 679 680 681 682 683 684 685 686	736 737 738 739 740 741 742 743 744 745 746 747 748 750 751	800 801 802 803 804 805 806 807 808 809 810 811 812 813 814	864 865 866 867 868 869 870 871 872 873 874 875 876 877 878	928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943	992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007
3	48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63	48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63	112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127	176 177 178 179 180 181 182 183 184 185 186 187 188 189 190	240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255	304 305 306 307 308 309 310 311 312 313 314 315 316 317 318	368 369 370 371 372 373 374 375 376 377 380 381 382 383	432 433 434 435 436 437 438 439 440 441 442 443 444 445 446	496 497 498 499 500 501 502 503 504 505 506 507 508 509 510	560 561 562 563 564 565 566 567 568 569 570 571 572 573 574	627 628 629 630 631 632 633 634 635 636 637 638	688 689 690 691 692 693 694 695 696 697 700 701 702 703	752 753 754 755 756 757 758 759 760 761 762 763 764 765 766	816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831	891 892 893	955 956 957 958	1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023

Figure 34. Multiplexer/R Addresses

in group 0 and group 1. Addresses are assigned to each 1851, so that in the above example, 32 addresses are assigned to group 0 and 1, and 32 addresses are reserved for groups 2 and 3.

Addresses for 1851s containing Multiplexer/R (Multiplexer/S and Multiplexer/R are not installed in the same 1851) are assigned as shown in Figure 34.

Multiplexer/R groups are installed in an 1851 in one of the following sequences, depending on the system configuration.

- 1851s containing all high-level inputs or all the same low level range are installed in the following sequence: Group 0, group 1, group 2, and group 3.
- 2. 1851s containing high-level inputs and one low-level input range (maximum two ranges per 1851) are installed in the following sequence: High-level starting with group 0 and ascending, low-level starting with group 3 and descending. For example, if one group of high-level and three groups of ±10 my range are ordered for

the same 1851, the one group of high level is installed in group 0 and the three groups of ±10 mv range are installed in groups 3, 2, and 1. An exception to this sequence occurs when the groups of high-level inputs are installed in an 1851 Model 2. Since points 00 and 01 are reserved for reference voltage and RBT respectively in an 1851 Model 2, high-level groups are installed starting with group 3 and descending, and the thermocouple inputs are installed starting with group 0 and ascending (opposite of the above example). An 1851 Model 2 must have ±10 mv, ±20 mv, or ±50 mv range specified for group 0.

3. 1851s containing two ranges of low-level inputs have the first range installed in ascending order starting with group 0. The second range is installed in descending order starting with group 3. For example, if two groups of ±10 mv range and two groups of ±20 mv range are ordered, the two groups of the ±10 mv range are installed in groups 0 and 1, and the two groups of ±20 mv range are installed in groups 3 and 2.

The System/360 Adapter (located within the 1826) permits communication between the 1800 P-C and the System/360. Each system regards the other as an I/O device capable of requesting service on a random basis. The System/360 Adapter is functionally equivalent to the corresponding System/360 device, the channel-to-channel adapter.

The channel provides the ability to transfer blocks of data and/or programs at rates up to 250 kb (kilobytes) between the System/360 and the 1800 system.

Exercise caution when powering the 1800 system up or down to ensure that the System/360 Channel is not active. Failure to stop the System/360 before the power transition will force channel failures. If the System/360 Adapter happens to be the terminating (last) device on the channel, the channel will be inoperable during the entire power down time.

Addressing

The System/360 Adapter has two device addresses: one of which responds to the System/360 and one which responds to the 1800. The System/360 address is assigned at installation time. The 1800 address is fixed, area code of 01101. Each assignment conforms to the requirements of the two systems' channels.

Mode of Operation

The System/360 Adapter acts as a burst mode control unit on the System/360 channel and operates on a Data Channel with the 1800.

Data is transferred to or from the 1800, two 8-bit bytes at a time; data transfer to or from the System/360 channel occurs one 8-bit byte at a time. An 18-bit (16 data bits plus 2 parity bits) buffer register is provided for serializing and deserializing the data bytes. The left-hand byte of the buffer, corresponding to the more significant byte of the 1800 word, is loaded or transferred first over the System/360 channel.

The priority of the System/360 Adapter is selected for the 1800 by assigning a particular interrupt level and a particular Data Channel priority to the device. Control unit priority for the System/360 is governed by its position on the channel as defined in the System Reference Library publication, <u>IBM</u> System/360 Principles of Operation.

COMMANDS

The System/360 Adapter decodes and responds to seven System/360 commands and five 1800 commands. (See Table 8.)

The Read, Read Backward, Write, and Control command bytes, including modifier bits, of the System/360 and the Initialize Read or Initialize Write control words of the 1800, after being presented to the idle Adapter, are available to the programmer of the other system by use of their respective Sense commands.

The M bit being on in the System/360 Read or Write commands (Table 8) will suppress the 1800 interrupt normally caused by a System/360 command when loaded into the buffer. For example, the program for a System/360 initiated transfer may involve first, a Control command which identifies the desired operation via the modifier bits, then a Read or Write to complete the operation. These may or may not be chained. Both commands could be accepted by the Adapter buffer, and hence cause two interrupts in the 1800 system. The second interrupt (from the accepted Read or Write command) would be caused if the 1800 system response to the indicated operation (coded in the Control modifier bits) were delayed, either by the interrupt being masked, or perhaps a required intervening disk storage Seek operation. Thus, at the time the command byte following the Control arrives at the Adapter from the System/360, the Adapter would be in an idle condition and would latch the second command in the Adapter buffer. This operation normally causes an 1800 system interrupt to establish the presence of a command byte. The M-bit modifier then, is provided to suppress the interrupt for a Read or Write which could cause unnecessary interrupts in an exchange sequence such as described above.

The R bit being on the 1800 Sense DSW (Table 8), will reset the interrupting DSW bit.

• Table 8. Commands

1800 Sy	stem Commands	•	System/360	Commands
Func	Mod.			
101 110 111 111 011 100	XXXXXXX XXXXXXX 0 XXXXXXR 1 XXXXXXX XXXXXXXX	Initialize Write Initialize Read Sense DSW Sense Word Count *Sense Interrupt Level Control (Reset)	Test I/O Write Read Control Sense Read Backward No Operation	XXXX0000 XXXXXM01 XXXXXX111 XXXX0100 XXXX1100 XXXXX011

Area Code not required to execute

17230B

NOTE: The interrupt due to the Read Backward command cannot be suppressed.

DEVICE STATUS

System/360 Status Byte

The System/360 Adapter presents the following device status information to the System/360:

Status	System/360 Status				
Condition	Byte Bit Position				
Attention	0				
Busy	3				
Channel End	4				
Device End	5				

In addition, the System/360 channel develops a status byte. The definition of these channel status bits are as defined in the Systems Reference Library publication, IBM System/360 Principles of Operation.

Attention: Indicates the condition, if on, that a prior Read or Write command function has been issued from the 1800 but that the System/360 has not issued the required complementary command.


Busy: The busy indication is off when the System/360 Adapter is idle. Busy on indicates that the device has been selected by the System/360 and an operation is pending, a transfer is in progress, or ending status has not been accepted.

<u>Channel End:</u> Presented to the System/360 during initial selection sequence for Control or No Op, or with Device End during the ending sequence for all other SIO commands.

<u>Device End:</u> Presented to the System/360 during the initial selection sequence for No Op, after an 1800 Sense DSW (with bit 15 on) command response to Control, or at the end of the data transfer for all other SIO commands.

1800 Device Status Word

The System/360 Adapter presents the following status information to a Sense DSW command from the 1800:



Command Reject: This bit on indicates that the System/360 Adapter refused an 1800 command for

23408

reset by Sense DSW (IOCC bit 15 = 1) only when command stored is a Control command.

1. Invalid Op Code.

one of the following reasons:

- 2. An Initialize Read or Initialize Write was issued before a previous Initialize Read or Initialize Write had been cleared.
- An Initialize Read was issued after the System/ 360 had issued a Read, Read Backward, or Control command.
- 4. An Initialize Write was sent after the System/ 360 had issued a Write or Control command.

This bit causes an 1800 interrupt and is reset after an 1800 Sense DSW with bit 15 on. This condition also causes an 1800 internal level interrupt.

If a Command Reject occurs when no 1800 command is stored, the word count register is reset to its maximum value. Such a reset can occur when Transfer End has been issued but not yet accepted.

1800 Command Stored: This bit is on whenever the System/360 Adapter has accepted an Initialize Read or Initialize Write from the 1800. It is reset when Transfer End occurs.

360 Command Stored: This bit on indicates that the System/360 has issued a Read, Read Backward, Write, or Control Command to the Adapter.

If the command is Read or Write, this bit will cause an interrupt in the 1800 unless suppressed by the System/360 command M bit being on or by a compleme stary 1800 command waiting in the Adapter. An 1800 Sense DSW with bit 15 on will reset the interrupt. Transfer End resets the indicator bit.

If the command is Read Backward the response is identical to Read, as described above, except that the interrupt cannot be suppressed with the command M bit.

If the command is Control, this bit forces an interrupt in the 1800. An 1800 Sense DSW with bit 15 on will reset the interrupt and the indicator bit.

The 360 Command Stored indicator can be on at the same time as Transfer End, indicating that a new operation has been initiated by the System/360.

Halt: This bit causes an interrupt if the System/360 stops data transfer either with a normal stop or an interface disconnect sequence. Bit 6 (Transfer End) will also be on. This bit is reset after an 1800 Sense DSW with bit 15 is on.

<u>Data Check:</u> This bit on indicates that the 1800 detected a parity error during a cycle steal or the Adapter detected a System/360 bus out parity error. The Data Check causes an interrupt in the 1800 and is reset by an 1800 Sense DSW with bit 15 on.

If the error is detected during the first cycle steal of the operation (load word count cycle) and there is no complementary System/360 command stored, the Adapter is reset and the 1800 can reinitialize the data transfer operation.

If a parity error is detected during the first cycle steal operation (load word count cycle) and there is a complementary System/360 command stored or the parity error is detected during any subsequent cycle of the operation, an immediate ending procedure is initiated. The Adapter issues Device End and Channel End to the System/360, and Data Check and Transfer End to the 1800.

If the 1800 detects incorrect parity during the execution of the XIO command, the Adapter ignores the command and initiates no interrupts to either the 1800 or the System/360. This error causes an 1800 internal interrupt.

Storage Protect: This bit on indicates that the System/360 attempted to store data in a protected area in 1800 core storage on a 360 Write/1800 Read data cycle. This causes the System/360 Adapter to initiate an ending procedure, sending Channel End and Device End to the System/360, and Storage Protect

and Transfer End to the 1800. An interrupt is given to the 1800. This bit is reset by an 1800 Sense DSW with bit 15 on.

<u>Transfer End:</u> This bit on indicates that no additional data is to be transferred. This condition can be caused by any of the following conditions:

- The 1800 Word Count goes to zero and no chaining is indicated.
- 2. The System/360 byte count has gone to zero.
- 3. The System/360 issues a Halt I/O instruction or executes an interface disconnect sequence.
- 4. Parity error is detected.
- 5. A storage protect violation has occurred.

This bit is reset by an 1800 Sense DSW with bit 15 on. (An 1800 Initialize Read or Write is rejected if the Transfer End status is on.)

End of Table: This bit will be turned on (if requested by the Scan Control bits) causing an interrupt, when the 1800 word count in the System/360 Adapter goes to zero. This bit is reset by an 1800 Sense DSW with bit 15 on.

360 Command Byte: If Bit 2 is on (360 Command stored) and Bit 1 is off (no 1800 command stored), bits 8 - 15 contain the issued 360 command byte. (See Table 8.) Note: These bits can be assumed to be zero only after a reset.

PROGRAMMED OPERATION

The System/360 Adapter performs with respect to the System/360 channel as described in the System Reference Library publication IBM System/360 Principles of Operation with the exception described below.

The System/360 Sense command stores in core storage at the address specified in the CCW up to two bytes of sense data under control of the byte count. The first byte contains the area and function of the 1800 I/O control word from the high order byte of the System/360 Adapter buffer. The next byte, from the low order buffer byte, contains the modifier bits of the I/O control word. All valid command codes from the System/360 are acceptable to the System/360 Adapter. The System/360 adapter rejects undefined command functions from the 1800 and identifies this occurrence by the Command Reject status bit presented in the device status word.

The following descriptions of System/360 I/O commands include statements regarding the resulting condition code. For the definition and application of these condition codes refer to the System Reference Library publication IBM System/360 Principles of Operation.

CONTROL (SYSTEM/360)

Control as used in the System/360 Adapter is always an immediate command. This means that Channel End status is sent to the System/360 in response to the initial selection (if the command is accepted), thus freeing the channel if a chain flag is not present. A Control from the System/360 may be rejected because the 1800 had previously commanded the System/360 Adapter with an Initialize Read or Write.

The modifier bits in the Control command byte may be used to communicate the particular type of transfer requested by the System/360. The Control command is normally chained to a subsequent Read or Write command, depending on the operation necessary to complete the transfer.

Control to Idle Adapter: The System/360 initiated the Control command. The complete command byte, including modifiers, is latched in the Adapter. The Adapter responds to initial selection with Channel End status, thus freeing the System/360 channel, and initiates an interrupt in the 1800. The condition code in the System/360 resulting from the command is status stored (1). The 1800, when interrupted, can accept the request by executing an XIO Sense DSW command to the Adapter. The XIO Sense DSW command loads into the 1800 accumulator the Device Status Word (DSW) containing the System/360 command byte from the buffer. A Device End status is then sent to the System/360.

Control to a Busy Adapter: A Control from the System/360 may be Busy rejected by one of three conditions:

- The Control could be issued by the System/360 before a previous Control from the System/360 had been cleared. The Adapter response would be Busy status causing a condition code of busy (2) for the SIO Control.
- 2. The Control could be issued by the System/360 after a previous Control had been cleared but before the Device End had been accepted by the System/360. The response would be Busy and Device End status causing a condition code of status stored (1) for the SIO Control. This would clear the Device End from the Adapter and leave it idle.
- 3. The Control might be issued by the System/360 after the 1800 had issued an Initialize Read or Initialize Write command to the Adapter. The Adapter would respond with Busy and Attention

status to the System/360 causing a condition code of status stored (1) for the SIO Control. The Attention, after being accepted in this way, would no longer attempt to interrupt the System/360. If another command, such as Control, were issued from the System/360, the response would still be Busy and Attention.

SENSE (SYSTEM/360)

The Sense command is the normal response to Attention status (an 1800 initiated transfer). The initial status will be zero and ending status will be Device End and Channel End. If the Adapter contains an uncomplemented 1800 command, the ending status will also contain Attention. When a Sense command is received by the Adapter, one or two 8-bit bytes are transmitted to the System/360. The sense bytes consist of the contents of the System/360 Adapter buffer latches.

The Sense command data presented under alternative conditions is:

	High-Order Buffer	Low-Order Buffer
Condition	BYTE 1	BYTE 2
Adapter Idle	Undefined	Undefined
1800 Previously	/ Issued:	
Initialize Read	Area/Function	Modifier
Initialize Write	Area/Function	Modifier
Control .	Zero	Zero

17446 A

The only exception to the above is encountered when the System/360 issues a Sense command to the Adapter before a previous Control from the System/360 had been cleared. If the Control had not been answered by a Sense from the 1800, then the SIO Sense command would receive Busy status, condition code 2. If the Control had been answered, but the Device End had not been taken, or had been stacked, the Sense command would receive Busy and Device End status causing a condition code 1, status stored. This would clear the Device End from the Adapter and leave it idle.

READ OR READ BACKWARD (SYSTEM/360)

The Adapter recognizes no difference between Read and Read Backward from the System/360. In both

cases, the primary function of the Adapter is the transmission of data bytes to the System/360 from the 1800.

Read to an Idle Adapter: When the Read command is issued to an idle Adapter, the System/360 receives zero status response (condition code 0, operation initiated) and is then held up until the 1800 responds with an Initialize Write command. Unless suppressed with the M bit, a interrupt is set up to signal the 1800 that an operation is waiting. The complete Read command byte is latched in the Adapter buffer and is available to a Sense DSW command from the 1800.

Read to a Waiting Initialize Write: If a Read, issued by the System/360, encounters a previously issued Initialize Write from the 1800, both operations are performed. The System/360 receives zero initial status (condition code 0, operation initiated) whether the Attention is accepted or not. The operation continues until the System/360 byte count is zeroed, the Adapter word count is zeroed, or an error condition is detected. If neither channel is data chaining, status containing Channel End and Device End is issued to the System/360. The acceptance of the status by the System/360 frees the Adapter and returns it to idle.

Read to a Busy Adapter: There are three Busy responses to a Read command:

- 1. Busy status alone responds to the Read command if the System/360 had previously issued a Control command that was still in the Adapter. Condition code 2, busy.
- 2. Busy and Device End status is the response to a Read command if a previously issued Control command was cleared but the Device End had not been accepted. This clears the Device End and leaves the Adapter idle. Condition code 1, status stored.
- 3. Busy and Attention status is the response to a Read command from the System/360 if the 1800 had previously issued an Initialize Read. If the Attention was not previously accepted by the System/360, this clears it as an interrupting condition, although it would still appear as a response to another Read until the previously issued command from the 1800 is satisfied. Condition code 1, status stored.

WRITE (SYSTEM/360)

The function of the Write command is the transmission of data from the System/360 to the 1800.

Write to an Idle Adapter: When the Write command is issued to an idle Adapter, the System/360 will receive zero status response (condition Code 0, operation initiated) and will then be held up until the 1800 responds with Initialize Read.

Unless suppressed by the M bit, an interrupt is generated to signal the 1800 that an operation is waiting. The Write command is latched in the Adapter and is available to a Sense DSW command from the 1800.

Write to a Waiting Initialize Read: If a Write command issued by the System/360 encounters a previously issued Initialize Read from the 1800, both operations are performed. System/360 receives Zero status (condition code 0, operation initiated) in response to its command. The operation continues until the System/360 byte count is zeroed, the Adapter word count is zeroed, or an error condition is detected. If neither channel is data chaining, ending status containing Channel End and Device End is issued to the System/360.

The acceptance of the status by the System/360 frees the Adapter and returns it to idle.

Write to a Busy Adapter: There are three Busy responses to a Write issued by the System/360.

- 1. Busy status alone responds to the Write command if a previously issued Control command is still in the Adapter. Condition code 2, busy.
- 2. Busy and Device End status are the response to a Write command if a previously issued Control command was cleared but the Device End had not been accepted. This clears the Device End and leaves the Adapter idle. Condition code 1, status stored.
- 3. Busy and Attention status are the response to a Write command from the System/360 if the 1800 previously issued an Initialize Write. If the Attention had not been previously accepted by the System/360, this clears it as an interrupt condition, although it still appears as a response to another Write until the previously issued command from the 1800 is satisfied. Condition code 1, status stored.

TEST I/O (SYSTEM/360)

A Test I/O may be used by the programmer to determine the status of the System/360 Adapter any time the channel is free. The status received indicates the condition of the Adapter as follows:

- 1. A Zero status indicates that the Adapter is idle at the time of response. Condition code 0, available.
- 2. A Busy status indicates to the System/360 that a Control previously issued had not been accepted. Condition code 2, busy.
- 3. An Attention status indicates to the System/360 that the 1800 previously issued an Initialize Read or Initialize Write. Condition code 1, status stored.
- 4. A Device End status indicates that a previously issued Control was accepted, but that the final interrupting condition had not been accepted by the channel. This clears the Device End status and leaves the Adapter idle. Condition code 1, status stored.
- 5. Channel End and Device End status indicates that a data transfer has been terminated but that the final interrupting condition had not been accepted. This clears the status and leaves the Adapter idle. Condition code 1, status stored.

NO-OPERATION (SYSTEM/360)

The No-Operation command as used with the System/360 Adapter does not affect the contents of the Adapter latches. It is always handled as an immediate command.

No-Operation to an Idle Adapter: If a No-Operation is issued to an idle Adapter, the System/360 will receive a status response containing Channel End and Device End. No interrupt will occur in the 1800. Condition code 1, status stored.

No-Operation to a Busy Adapter: A No-Operation from the System/360 may be Busy rejected by one of the following three conditions:

1. A No-Operation could be issued by the System/360 before a previous Control is cleared. The Adapter response is Busy status (condition code 2, busy).

- A No-Operation could be issued by the System/ 360 after a previous Control is cleared, but before Device End is accepted. The response is Busy and Device End. This clears the Device End and leaves the Adapter idle. Condition code 1, status stored.
- 3. The No-Operation might be issued by the System/360 after the 1800 had issued an Initialize Read or Initialize Write command to the Adapter. The adapter responds with Busy and Attention status to the System/360 (condition code 1, status stored).

HALT I/O (SYSTEM/360)

If Halt I/O is issued while a System/360 Read, Read Backward, Write, or Sense command is latched in the Adapter, the response is immediate. It terminates the operation, (condition code 2, burst operation terminated) sets Channel End and Device End in its status, and waits for a chance to send the status to the System/360. If the 1800 is operating with the Adapter, it receives Halt and Transfer End status via interrupt and a Sense DSW command.

If Halt I/O is issued while an unserviced System/360 Control is latched in the Adapter it will be Busy rejected (condition code 1, status stored).

If Halt I/O is issued to an idle Adapter, zero status is developed (condition code 1, status stored).

Status Summary (System/360)

The following chart summarizes the status information presented to the System/360 during initial selection.

	Initial Status Presented							
360 Issues	Idle 360 Control 1800 Rec			1800 Write				
Read or Read Backward	Zero		Busy and Attention	Zero				
Write	Zero	B	Zero	Busy and Attention				
Control	Channel End	Busy and Device End*	Busy and Attention	Busy and Attention				
No-Operation	Channel End and Device End		Busy and Attention	Busy and Attention				
Sense	Zero		Zero	Zero				
Test I/O	Zero	Busy or Device End*	Attention	Attention				

^{*} Device End is conditional, refer to text.

SENSE (1800)

Three Sense commands are recognized by the Adapter when issued by the 1800 system. A Sense function executed by the 1800 always presents 16 bits of information which are placed in the accumulator.

Sense Device Status Word (DSW): When the I/O control word bit 8 is equal to zero, the 1800 Device Status Word is presented. The various conditions and the corresponding information appearing in the 1800 accumulator in response to the unmodified Sense function are:

Condition	High-Order Accumulator	Low-Order Accumulator
Adapter Idle	Device Status	Undefined
System/360 has previously issued:		
Control Read Backward	Device Status	Command Buto
Read Write	Device Status	Command Byte
HALT I/O	Device Status	Zero
Transfer of Data	Device Status	Data Byte from Low – Order Buffer Byte
1800 has previously issued:		
Initialize Read Initialize Write	Device Status	IOCC Modifier

17447 A

The 1800 always responds to the Adapter interrupt by executing a Sense DSW command to identify the specific interrupt condition. Command bytes from the System/360 appear as follows in the eight low-order bits of the accumulator. This command resets all status bits except 1 and 2 if IOCC bit 15 is on.

		Lov	v Oro	ler Bi	its		
8	9	10	11	12	13	14	15

System/360 has previously issued:

Control	х	хх	X	X	1	1	1
Read Backward	X	$\mathbf{x} \ \mathbf{x}$	X	1	1	0	0
Read	X	хх	X	X	M	1	0
Write	X	хх	X	\mathbf{X}	M	0	1

Sense Word Count: A modified Sense command ("one" in bit position 8 of the control word) is provided to present the current word count of the 1800 Data Channel. The word count will be in true binary format. Following a reset, the word counter will contain maximum value, i.e., bits 2 through 15 on.

<u>Sense Interrupt Level:</u> Identification of a particular interrupt on any level is accomplished with a Sense Interrupt Level command.

INITIALIZE READ (1800)

This command, issued in conjunction with a Write command from the System/360, initiates data transfer from the System/360 to the 1800.

Initialize Read to Idle Adapter: Execution of this function latches the 16-bit portion of the IOCC containing the Area/Function/Modifier into the Adapter buffer, loads the Adapter word count, and raises Attention status to notify the System/360 that an operation is waiting.

Initialize Read to a Waiting Write: If an Initialize Read issued by the 1800 encounters a previously issued Write from the System/360, both operations are performed. The operation continues until either the System/360 byte count is zeroed, the Adapter word count is zeroed, or an error condition is detected. Terminating status will be Transfer End. The terminating status will also contain Halt if the System/360 terminated the data transfer.

<u>Initialize Read to a Busy Adapter:</u> There are two Busy responses to an Initialize Read command issued by the 1800:

- Busy rejection is caused by issuing the command to a previously issued uncompleted command from the 1800. The resulting DSW condition is Command Reject and 1800 Command Stored; 360 Command Stored will also be on if a data transfer is in progress.
- An Initialize Read to the Adapter, which contains a previously issued System/360 command other than Write is rejected. A sense DSW indicates Command Reject and 360 Command Stored.

INITIALIZE WRITE (1800)


Issued to a System/360 Read command, Initialize Write initiates data transfer. If the Adapter is idle, the buffer is loaded with the I/O control word, the word counter is loaded, and Attention is raised to System/360. Busy and DSW response are the same as those indicated under Initialize Read with the Read/Write relationships reversed.

CONTROL (1800)

An 1800 Control command performs a reset of the Adapter. The Adapter is not available to either system for the duration of the reset.

NOTE: If the System/360 is using the Adapter at the time of the reset, this command may cause an Interface Control Check in the System/360.

The table in this appendi	x provides for direct con-	HEXADECIMAL	DECIMAL
version of decimal and hex	adecimal numbers in these	4000	16384
ranges:	manuscry in these	5000	20480
ranges.		6000	24576
HEXADECIMAL	DECIMAL	7000	28672
000 to FFF	0000 to 4095	8000	32768
For numbers outside the	range of the table, add the	9000	36864
following values to the table		A000	40960
ronowing values to the table	ingures.	B000	45056
HEXADECIMAL	DECIMAL	C000	49152
1000	4096	D000	53248
2000	8192	E000	57344
3000	12288	F000	61440



11365A

	- 0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
<u></u> ↓-	0512	0513	0514	0515	0516	0517	0518	0519	0520	0521	0522	0523	0524	0525	0526	0527
20 -	0512	0529	0530	0531	0532	0533	0534	0535	0536	0537	0538	0539	0540	0541	0542	0543
22 _	0544	0545	0546	0547	0548	0549	0550	0551	0552 0568	0553 0569	0554 0570	0555 0571	0556 0572	0557 0573	0558 0574	0559 0575
23 _	0560	0561	0562	0563 0579	0564 0580	0565 0581	0566 0582	0567 0583	0584	0585	0586	0587	0588	0589	0590	0591
24 _ 25 _	0576 0592	0577 0593	0578 0594	0595	0596	0597	0598	0599	0600	0601	0602	0603	0604	0605	0606	0607
26 _	0608	0609	0610	0611	0612	0613	0614	0615	0616	0617	0618 0634	0619 0635	0620 0636	0621 0637	0622 0638	0623 0639
27 _	0624	0625	0626	0627	0628	0629 0645	0630 0646	0631 0647	0632 0648	0633 0649	0650	0651	0652	0653	0654	0655
28 – 29 –	0640 0656	0641 0657	0642 0658	0643 0659	0644 0660	0661	0662	0663	0664	0665	0666	0667	0668	0669	0670	0671
2A_	0672	0673	0674	0675	0676	0677	0678	0679	0680	0681	0682 0698	0683 0699	0684 0700	0685 0701	0686 0702	0687 0703
2B _	0688	0689	0690	0691	0692	0693 0709	0694 0710	0695 0711	0696 0712	0697 0713	0714	0715	0716	0717	0718	0719
2C_ 2D_	0704 0720	$0705 \\ 0721$	0706 0722	0707 0723	$0708 \\ 0724$	0709	0710	0711	0712	0729	0730	0731	0732	0733	0734	0735
2E_	0736	0737	0738	0739	0740	0741	0742	0743	0744	0745	0746	0747	0748	0749 0765	0750 0766	0751 0767
2F_	0752	0753	0754	0755	0756	0757	0758	0759	0760	0761	0762	0763	0764			
30 -	0768	0769	0770	0771	0772	0773	0774 0790	0775 0791	$0776 \\ 0792$	0777 0793	0778 0794	0779 0795	0780 0796	0781 0797	0782 0798	0783 0799
31 _ 32 _	0784 0800	0785 0801	0786 0802	0787 0803	0788 0804	0789 0805	0806	0807	0808	0809	0810	0811	0812	0813	0814	0815
33 _	0816	0817	0818	0819	0820	0821	0822	0823	0824	0825	0826	0827	0828	0829	0830	0831
34 -	0832	0833	0834	0835	0836	0837	0838 0854	0839 0855	0840 0856	0841 0857	0842 0858	0843 0859	0844 0860	0845 0861	0846 0862	0847 0863
35 <u> </u>	0848 0864	0849 0865	0850 0866	0851 0867	0852 0868	0853 0869	0870	0871	0872	0873	0874	0875	0876	0877	0878	0879
37 _	0880	0881	0882	0883	0884	0885	0886	0887	0888	0889	0890	0891	0892	0893	0894	0895
38 _	0896	0897	0898	0899	0900	0901	0902	0903	0904 0920	$0905 \\ 0921$	0906 0922	0907 0923	0908 0924	0909 0925	0910 0926	0911 0927
39 _ 3A _	0912	0913 0929	0914 0930	0915 0931	0916 0932	0917 0933	0918 0934	0919 0935	0920	0921	0938	0939	0940	0941	0942	0943
3B_	0944	0945	0946	0947	0948	0949	0950	0951	0952	0953	0954	0955	0956	0957	0958	0959
3C_	0960	0961	0962	0963	0964	0965	0966	0967	0968	0969	0970	0971	0972 0988	0973 0989	0974 0990	0975 0991
3D_ 3E_	0976	0977 0993	0978 0994	0979 0995	0980 0996	0981 0997	0982 0998	0983 0999	0984 1000	0985 1001	$0986 \\ 1002$	0987 1003	1004	1005	1006	1007
3F_	1008	1009	1010	1011	1012	1013	1014	1015	1016	1017	1018	1019	1020	1021	1022	1023
1	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Е	F
	<u> </u>		2	3	4	5 1029	6	1031	1032	1033	1034	1035	1036	1037	1038	1039
40 - 41 -	0 1024 1040	1 1025 1041	1026 1042	1027 1043	1028 1044	1029 1045	1030 1046	1031 1047	1032 1048	1033 1049	1034 1050	1035 1051	1036 1052	1037 1053	1038 1054	1039 1055
40 - 41 - 42 -	0 1024 1040 1056	1 1025 1041 1057	1026 1042 1058	1027 1043 1059	1028 1044 1060	1029 1045 1061	1030	1031	1032	1033	1034	1035	1036	1037	1038	1039
40 - 41 - 42 - 43 -	0 1024 1040	1 1025 1041	1026 1042	1027 1043	1028 1044	1029 1045 1061 1077 1093	1030 1046 1062 1078 1094	1031 1047 1063	1032 1048 1064	1033 1049 1065 1081 1097	1034 1050 1066 1082 1098	1035 1051 1067 1083 1099	1036 1052 1068 1084 1100	1037 1053 1069 1085 1101	1038 1054 1070 1086 1102	1039 1055 1071 1087 1103
40 - 41 - 42 - 43 - 44 - 45 -	0 1024 1040 1056 1072 1088 1104	1 1025 1041 1057 1073 1089 1105	1026 1042 1058 1074 1090 1106	1027 1043 1059 1075 1091 1107	1028 1044 1060 1076 1092 1108	1029 1045 1061 1077 1093 1109	1030 1046 1062 1078 1094 1110	1031 1047 1063 1079 1095 1111	1032 1048 1064 1080 1096 1112	1033 1049 1065 1081 1097 1113	1034 1050 1066 1082 1098 1114	1035 1051 1067 1083 1099 1115	1036 1052 1068 1084 1100 1116	1037 1053 1069 1085 1101 1117	1038 1054 1070 1086 1102 1118	1039 1055 1071 1087 1103 1119
40 - 41 - 42 - 43 - 44 - 45 - 46 -	0 1024 1040 1056 1072 1088 1104 1120	1 1025 1041 1057 1073 1089 1105 1121	1026 1042 1058 1074 1090 1106 1122	1027 1043 1059 1075 1091 1107 1123	1028 1044 1060 1076 1092 1108 1124	1029 1045 1061 1077 1093 1109 1125	1030 1046 1062 1078 1094	1031 1047 1063 1079 1095	1032 1048 1064 1080 1096	1033 1049 1065 1081 1097	1034 1050 1066 1082 1098	1035 1051 1067 1083 1099	1036 1052 1068 1084 1100	1037 1053 1069 1085 1101	1038 1054 1070 1086 1102	1039 1055 1071 1087 1103
40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 -	0 1024 1040 1056 1072 1088 1104	1 1025 1041 1057 1073 1089 1105	1026 1042 1058 1074 1090 1106	1027 1043 1059 1075 1091 1107	1028 1044 1060 1076 1092 1108	1029 1045 1061 1077 1093 1109	1030 1046 1062 1078 1094 1110 1126	1031 1047 1063 1079 1095 1111 1127 1143 1159	1032 1048 1064 1080 1096 1112 1128 1144	1033 1049 1065 1081 1097 1113 1129 1145	1034 1050 1066 1082 1098 1114 1130 1146	1035 1051 1067 1083 1099 1115 1131 1147	1036 1052 1068 1084 1100 1116 1132 1148	1037 1053 1069 1085 1101 1117 1133 1149 1165	1038 1054 1070 1086 1102 1118 1134 1150	1039 1055 1071 1087 1103 1119 1135 1151
40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 -	1024 1040 1056 1072 1088 1104 1120 1136 1152 1168	1 1025 1041 1057 1073 1089 1105 1121 1137 1153 1169	1026 1042 1058 1074 1090 1106 1122 1138 1154 1170	1027 1043 1059 1075 1091 1107 1123 1139 1155 1171	1028 1044 1060 1076 1092 1108 1124 1140 1156 1172	1029 1045 1061 1077 1093 1109 1125 1141 1157 1173	1030 1046 1062 1078 1094 1110 1126 1142 1158 1174	1031 1047 1063 1079 1095 1111 1127 1143 1159 1175	1032 1048 1064 1080 1096 1112 1128 1144 1160 1176	1033 1049 1065 1081 1097 1113 1129 1145 1161 1177	1034 1050 1066 1082 1098 1114 1130 1146 1162 1178	1035 1051 1067 1083 1099 1115 1131 1147 1163 1179	1036 1052 1068 1084 1100 1116 1132 1148 1164 1180	1037 1053 1069 1085 1101 1117 1133 1149 1165 1181	1038 1054 1070 1086 1102 1118 1134 1150 1166 1182	1039 1055 1071 1087 1103 1119 1135 1151 1167 1183
40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 4A -	0 1024 1040 1056 1072 1088 1104 1120 1136 1152 1168 1184	1 1025 1041 1057 1073 1089 1105 1121 1137 1153 1169 1185	1026 1042 1058 1074 1090 1106 1122 1138 1154 1170 1186	1027 1043 1059 1075 1091 1107 1123 1139 1155 1171 1187	1028 1044 1060 1076 1092 1108 1124 1140 1156 1172 1188	1029 1045 1061 1077 1093 1109 1125 1141 1157 1173 1189	1030 1046 1062 1078 1094 1110 1126 1142	1031 1047 1063 1079 1095 1111 1127 1143 1159	1032 1048 1064 1080 1096 1112 1128 1144	1033 1049 1065 1081 1097 1113 1129 1145	1034 1050 1066 1082 1098 1114 1130 1146	1035 1051 1067 1083 1099 1115 1131 1147	1036 1052 1068 1084 1100 1116 1132 1148	1037 1053 1069 1085 1101 1117 1133 1149 1165	1038 1054 1070 1086 1102 1118 1134 1150	1039 1055 1071 1087 1103 1119 1135 1151
40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 48 - 48 - 48 -	1024 1040 1056 1072 1088 1104 1120 1136 1152 1168	1 1025 1041 1057 1073 1089 1105 1121 1137 1153 1169	1026 1042 1058 1074 1090 1106 1122 1138 1154 1170	1027 1043 1059 1075 1091 1107 1123 1139 1155 1171	1028 1044 1060 1076 1092 1108 1124 1140 1156 1172	1029 1045 1061 1077 1093 1109 1125 1141 1157 1173	1030 1046 1062 1078 1094 1110 1126 1142 1158 1174 1190 1206	1031 1047 1063 1079 1095 1111 1127 1143 1159 1175 1191 1207 1223	1032 1048 1064 1080 1096 1112 1128 1144 1160 1176 1192 1208	1033 1049 1065 1081 1097 1113 1129 1145 1161 1177 1193 1209 1225	1034 1050 1066 1082 1098 1114 1130 1146 1162 1178 1194 1210	1035 1051 1067 1083 1099 1115 1131 1147 1163 1179 1195 1211	1036 1052 1068 1084 1100 1116 1132 1148 1164 1180 1196 1212	1037 1053 1069 1085 1101 1117 1133 1149 1165 1181 1197 1213	1038 1054 1070 1086 1102 1118 1134 1150 1166 1182 1198 1214	1039 1055 1071 1087 1103 1119 1135 1151 1167 1183 1199 1215
40 - 41 - 42 - 43 - 45 - 46 - 47 - 48 - 49 - 4A - 4B - 4C - 4D -	1024 1040 1056 1072 1088 1104 1120 1136 1152 1168 1184 1200 1216 1232	1 1025 1041 1057 1073 1089 1105 1121 1137 1153 1169 1185 1201 1217 1233	1026 1042 1058 1074 1090 1106 1122 1138 1154 1170 1186 1202 1218 1234	1027 1043 1059 1075 1091 1107 1123 1139 1155 1171 1187 1203 1219 1235	1028 1044 1060 1076 1092 1108 1124 1140 1156 1172 1188 1204 1220 1236	1029 1045 1061 1077 1093 1109 1125 1141 1157 1173 1189 1205 1221 1237	1030 1046 1062 1078 1094 1110 1126 1142 1158 1174 1190 1206 1222 1238	1031 1047 1063 1079 1095 1111 1127 1143 1159 1175 1191 1207 1223 1239	1032 1048 1064 1080 1096 1112 1128 1144 1160 1176 1192 1208 1224	1033 1049 1065 1081 1097 1113 1129 1145 1161 1177 1193 1209 1225 1241	1034 1050 1066 1082 1098 1114 1130 1146 1162 1178 1194 1210 1226 1242	1035 1051 1067 1083 1099 1115 1131 1147 1163 1179 1195 1211 1227 1243	1036 1052 1068 1084 1100 1116 1132 1148 1164 1180 1196 1212 1228 1244	1037 1053 1069 1085 1101 1117 1133 1149 1165 1181 1197 1213 1229 1245	1038 1054 1070 1086 1102 1118 1134 1150 1166 1182 1198 1214 1230	1039 1055 1071 1087 1103 1119 1135 1151 1167 1183 1199 1215 1231 1247
40 - 41 - 42 - 43 - 45 - 46 - 47 - 48 - 49 - 4A - 4B - 4C - 4D - 4E -	0 1024 1040 1056 1072 1088 1104 1120 1136 1152 1168 1184 1200 1216 1232 1248	1 1025 1041 1057 1073 1089 1105 1121 1137 1153 1169 1185 1201 1217 1233 1249	1026 1042 1058 1074 1090 1106 1122 1138 1154 1170 1186 1202 1218 1234 1250	1027 1043 1059 1075 1091 1107 1123 1139 1155 1171 1187 1203 1219 1235 1251	1028 1044 1060 1076 1092 1108 1124 1140 1156 1172 1188 1204 1220 1236 1252	1029 1045 1061 1077 1093 1109 1125 1141 1157 1173 1189 1205	1030 1046 1062 1078 1094 1110 1126 1142 1158 1174 1190 1206	1031 1047 1063 1079 1095 1111 1127 1143 1159 1175 1191 1207 1223	1032 1048 1064 1080 1096 1112 1128 1144 1160 1176 1192 1208	1033 1049 1065 1081 1097 1113 1129 1145 1161 1177 1193 1209 1225	1034 1050 1066 1082 1098 1114 1130 1146 1162 1178 1194 1210	1035 1051 1067 1083 1099 1115 1131 1147 1163 1179 1195 1211	1036 1052 1068 1084 1100 1116 1132 1148 1164 1180 1196 1212	1037 1053 1069 1085 1101 1117 1133 1149 1165 1181 1197 1213	1038 1054 1070 1086 1102 1118 1134 1150 1166 1182 1198 1214	1039 1055 1071 1087 1103 1119 1135 1151 1167 1183 1199 1215
40 - 41 - 42 - 43 - 45 - 46 - 47 - 48 - 49 - 4A - 4B - 4C - 4F -	0 1024 1040 1056 1072 1088 1104 1120 1136 1152 1168 1184 1200 1216 1232 1248 1264	1 1025 1041 1057 1073 1089 1105 1121 1137 1153 1169 1185 1201 1217 1233 1249 1265	1026 1042 1058 1074 1090 1106 1122 1138 1154 1170 1186 1202 1218 1234 1250 1266	1027 1043 1059 1075 1091 1107 1123 1139 1155 1171 1187 1203 1219 1235 1251 1267	1028 1044 1060 1076 1092 1108 1124 1140 1156 1172 1188 1204 1220 1236 1252 1268	1029 1045 1061 1077 1093 1109 1125 1141 1157 1173 1189 1205 1221 1237 1253 1269	1030 1046 1062 1078 1094 1110 1126 1142 1158 1174 1190 1206 1222 1238 1254 1270	1031 1047 1063 1079 1095 1111 1127 1143 1159 1175 1191 1207 1223 1239 1255 1271	1032 1048 1064 1080 1096 1112 1128 1144 1160 1176 1192 1208 1224 1240 1256	1033 1049 1065 1081 1097 1113 1129 1145 1161 1177 1193 1209 1225 1241 1257	1034 1050 1066 1082 1098 1114 1130 1146 1162 1178 1194 1210 1226 1242 1258	1035 1051 1067 1083 1099 1115 1131 1147 1163 1179 1195 1211 1227 1243 1259	1036 1052 1068 1084 1100 1116 1132 1148 1164 1180 1196 1212 1228 1244 1260	1037 1053 1069 1085 1101 1117 1133 1149 1165 1181 1197 1213 1229 1245 1261 1277	1038 1054 1070 1086 1102 1118 1134 1150 1166 1182 1198 1214 1230 1246 1262 1278	1039 1055 1071 1087 1103 1119 1135 1151 1167 1183 1199 1215 1231 1247 1263 1279
40 - 41 - 42 - 43 - 45 - 46 - 47 - 48 - 49 - 4A - 4B - 4C - 4F - 50 - 51 -	0 1024 1040 1056 1072 1088 1104 1120 1136 1152 1168 1184 1200 1216 1232 1248	1 1025 1041 1057 1073 1089 1105 1121 1137 1153 1169 1185 1201 1217 1233 1249 1265	1026 1042 1058 1074 1090 1106 1122 1138 1154 1170 1186 1202 1218 1234 1250 1266	1027 1043 1059 1075 1091 1107 1123 1139 1155 1171 1187 1203 1219 1235 1251 1267	1028 1044 1060 1076 1092 1108 1124 1140 1156 1172 1188 1204 1226 1236 1252 1268	1029 1045 1061 1077 1093 1109 1125 1141 1157 1173 1189 1205 1221 1237 1253 1269 1285 1301	1030 1046 1062 1078 1094 1110 1126 1142 1158 1174 1190 1206 1222 1238 1254 1270	1031 1047 1063 1079 1095 1111 1127 1143 1159 1175 1191 1207 1223 1239 1255 1271 1287 1303	1032 1048 1064 1080 1096 1112 1128 1144 1160 1176 1192 1208 1224 1240 1256 1272	1033 1049 1065 1081 1097 1113 1129 1145 1161 1177 1193 1209 1225 1241 1257 1273	1034 1050 1066 1082 1098 1114 1130 1146 1162 1178 1194 1210 1226 1242 1258 1274	1035 1051 1067 1083 1099 1115 1131 1147 1163 1179 1195 1211 1227 1243 1259 1275	1036 1052 1068 1084 1100 1116 1132 1148 1164 1180 1196 1212 1228 1244 1260 1276	1037 1053 1069 1085 1101 1117 1133 1149 1165 1181 1197 1213 1229 1245 1261 1277	1038 1054 1070 1086 1102 1118 1134 1150 1166 1182 1198 1214 1230 1246 1262 1278	1039 1055 1071 1087 1103 1119 1135 1151 1167 1183 1199 1215 1231 1247 1263 1279
40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 4A - 4E - 4E - 4F - 50 - 51 - 52 -	0 1024 1040 1056 1072 1088 1104 1120 1136 1152 1168 1184 1200 1216 1232 1248 1264 1280 1296 1312	1 1025 1041 1057 1073 1089 1105 1121 1137 1153 1169 1185 1201 1217 1223 1249 1265 1281 1297 1313	1026 1042 1058 1074 1090 1106 1122 1138 1154 1170 1186 1202 1218 1234 1250 1266 1282 1298 1314	1027 1043 1059 1075 1091 1107 1123 1139 1155 1171 1187 1203 1219 1235 1251 1267 1283 1299 1315	1028 1044 1060 1076 1092 1108 1124 1140 1156 1172 1188 1204 1220 1236 1252 1268 1284 1300 1316	1029 1045 1061 1077 1093 1109 1125 1141 1157 1173 1189 1205 1221 1237 1253 1269 1285 1301 1317	1030 1046 1062 1078 1094 1110 1126 1142 1158 1174 1190 1206 1222 1238 1254 1270 1286 1302 1318	1031 1047 1063 1079 1095 1111 1127 1143 1159 1175 1191 1207 1223 1239 1255 1271 1287 1303 1319	1032 1048 1064 1080 1096 1112 1128 1144 1160 1176 1192 1208 1224 1240 1256 1272	1033 1049 1065 1081 1097 1113 1129 1145 1161 1177 1193 1209 1225 1241 1257 1273 1289 1305 1321	1034 1050 1066 1082 1098 1114 1130 1146 1162 1178 1194 1210 1226 1242 1258 1274 1290 1306 1322	1035 1051 1067 1083 1099 1115 1131 1147 1163 1179 1195 1211 1227 1243 1259 1275	1036 1052 1068 1084 1100 1116 1132 1148 1164 1180 1196 1212 1228 1244 1260 1276	1037 1053 1069 1085 1101 1117 1133 1149 1165 1181 1197 1213 1229 1245 1261 1277 1293 1309 1325	1038 1054 1070 1086 1102 1118 1134 1150 1166 1182 1198 1214 1230 1246 1262 1278	1039 1055 1071 1087 1103 1119 1135 1151 1167 1183 1199 1215 1231 1247 1263 1279
40 - 41 - 42 - 43 - 45 - 46 - 47 - 48 - 49 - 4A - 4B - 4C - 4D - 4E - 50 - 51 - 52 - 53 -	0 1024 1040 1056 1072 1088 1104 1120 1136 1152 1168 1184 1200 1216 1232 1248 1264 1280 1296 1312 1328	1 1025 1041 1057 1073 1089 1105 1121 1137 1153 1169 1185 1201 1217 1233 1249 1265 1281 1297 1313 1329	1026 1042 1058 1074 1090 1106 1122 1138 1154 1170 1186 1202 1218 1234 1250 1266 1282 1298 1314 1330	1027 1043 1059 1075 1091 1107 1123 1139 1155 1171 1187 1203 1219 1235 1251 1267 1283 1299 1315 1331	1028 1044 1060 1076 1092 1108 1124 1140 1156 1172 1188 1204 1220 1236 1252 1268 1284 1300 1316 1332	1029 1045 1061 1077 1093 1109 1125 1141 1157 1173 1189 1205 1221 1237 1253 1269 1285 1301 1317 1333	1030 1046 1062 1078 1094 1110 1126 1142 1158 1174 1190 1206 1222 1238 1254 1270 1286 1302 1318 1334	1031 1047 1063 1079 1095 1111 1127 1143 1159 1175 1191 1207 1223 1239 1255 1271 1287 1303 1319 1335	1032 1048 1064 1080 1096 1112 1128 1144 1160 1176 1192 1208 1224 1240 1256 1272 1288 1304 1320 1336	1033 1049 1065 1081 1097 1113 1129 1145 1161 1177 1193 1209 1225 1241 1257 1273	1034 1050 1066 1082 1098 1114 1130 1146 1162 1178 1194 1210 1226 1242 1258 1274	1035 1051 1067 1083 1099 1115 1131 1147 1163 1179 1195 1211 1227 1243 1259 1275	1036 1052 1068 1084 1100 1116 1132 1148 1164 1180 1196 1212 1228 1244 1260 1276	1037 1053 1069 1085 1101 1117 1133 1149 1165 1181 1197 1213 1229 1245 1261 1277	1038 1054 1070 1086 1102 1118 1134 1150 1166 1182 1198 1214 1230 1246 1262 1278 1294 1310 1326 1342 1358	1039 1055 1071 1087 1103 1119 1135 1151 1167 1183 1199 1215 1231 1247 1263 1279 1295 1311 1327 1343 1359
40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 4A - 4E - 4E - 4F - 50 - 51 - 52 -	0 1024 1040 1056 1072 1088 1104 1120 1136 1152 1168 1184 1200 1216 1232 1248 1264 1280 1296 1312	1 1025 1041 1057 1073 1089 1105 1121 1137 1153 1169 1185 1201 1217 1233 1249 1265 1281 1297 1313 1329 1345 1361	1026 1042 1058 1074 1090 1106 1122 1138 1154 1170 1186 1202 1218 1234 1250 1266 1282 1298 1314 1330 1346 1362	1027 1043 1059 1075 1091 1107 1123 1139 1155 1171 1187 1203 1219 1235 1251 1267 1283 1299 1315 1331 1347 1363	1028 1044 1060 1076 1092 1108 1124 1140 1156 1172 1188 1204 1220 1236 1252 1268 1284 1300 1316 1332 1348	1029 1045 1061 1077 1093 1109 1125 1141 1157 1173 1189 1205 1221 1237 1253 1269 1285 1301 1317 1333 1349 1365	1030 1046 1062 1078 1094 1110 1126 1142 1158 1174 1190 1206 1222 1238 1254 1270 1286 1302 1318 1334 1350 1366	1031 1047 1063 1079 1095 1111 1127 1143 1159 1175 1191 1207 1223 1239 1255 1271 1287 1303 1319 1335 1351	1032 1048 1064 1080 1096 1112 1128 1144 1160 1176 1192 1208 1224 1240 1256 1272 1288 1304 1336 1336	1033 1049 1065 1081 1097 1113 1129 1145 1161 1177 1193 1209 1225 1241 1257 1273 1289 1305 1321 1337 1353 1369	1034 1050 1066 1082 1098 1114 1130 1146 1162 1178 1194 1210 1226 1242 1258 1274 1290 1302 1338 1354 1370	1035 1051 1067 1083 1099 1115 1131 1147 1163 1179 1195 1211 1227 1243 1259 1275 1291 1307 1303 1339 1355 1371	1036 1052 1068 1084 1100 1116 1132 1148 1164 1180 1212 1228 1244 1260 1276 1292 1308 1324 1340 1356 1372	1037 1053 1069 1085 1101 1117 1133 1149 1165 1181 1197 1213 1229 1245 1261 1277 1293 1309 1325 1341 1357	1038 1054 1070 1086 1102 1118 1134 1150 1166 1182 1294 1214 1230 1246 1262 1278 1294 1310 1326 1342 1358 1374	1039 1055 1071 1087 1103 1119 1135 1151 1167 1183 1199 1215 1231 1247 1263 1279 1295 1311 1327 1343 1359 1375
40 - 41 - 42 - 43 - 44 - 45 - 47 - 48 - 47 - 48 - 45 - 51 - 52 - 53 - 56 - 56 - 56 - 56 - 56 - 56 - 56	0 1024 1040 1056 1072 1088 1104 1120 1136 1152 1168 1184 1200 1216 1232 1248 1264 1296 1312 1328 1344 1360 1376	1 1025 1041 1057 1073 1089 1105 1121 1137 1153 1169 1185 1201 1217 1233 1249 1265 1281 1297 1313 1329 1345 1361 1377	1026 1042 1058 1074 1090 1106 1122 1138 1154 1170 1186 1202 1218 1234 1250 1266 1282 1298 1314 1330 1346 1362 1378	1027 1043 1059 1075 1091 1107 1123 1139 1155 1171 1187 1203 1219 1235 1251 1267 1283 1299 1315 1331 1347 1363 1379	1028 1044 1060 1076 1092 1108 1124 1140 1156 1172 1188 1204 1220 1236 1252 1268 1284 1300 1316 1336 1348 1364	1029 1045 1061 1077 1093 1109 1125 1141 1157 1173 1189 1205 1221 1237 1253 1269 1285 1301 1317 1313 1349 1365 1381	1030 1046 1062 1078 1094 1110 1126 1142 1158 1174 1190 1206 1222 1238 1254 1270 1286 1302 1318 1334 1350 1366 1382	1031 1047 1063 1079 1095 1111 1127 1143 1159 1175 1191 1207 1223 1239 1255 1271 1287 1303 1319 1335 1351 1367 1383	1032 1048 1064 1080 1096 1112 1128 1144 1160 1176 1192 1208 1224 1240 1256 1272 1288 1304 1336 1352 1368 1384	1033 1049 1065 1081 1097 1113 1129 1145 1161 1177 1193 1209 1225 1241 1257 1273 1289 1305 1321 1337 1353 1369 1385	1034 1050 1066 1082 1098 1114 1130 1146 1162 1178 1194 1210 1226 1242 1258 1274 1290 1306 1322 1338	1035 1051 1067 1083 1099 1115 1131 1147 1163 1179 1195 1211 1227 1243 1259 1275 1291 1307 1323 1339 1355 1371 1387	1036 1052 1068 1084 1100 1116 1132 1148 1164 1180 1212 1228 1244 1260 1276 1292 1308 1324 1340 1356 1372 1388	1037 1053 1069 1085 1101 1117 1133 1149 1165 1181 1197 1213 1229 1245 1261 1277 1293 1309 1325 1341 1357 1373 1389	1038 1054 1070 1086 1102 1118 1134 1150 1166 1182 1198 1214 1230 1246 1262 1278 1294 1310 1326 1342 1358	1039 1055 1071 1087 1103 1119 1135 1151 1167 1183 1199 1215 1231 1247 1263 1279 1295 1311 1327 1343 1359 1375 1391
40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 45 - 45 - 51 - 52 - 53 - 56 - 57 -	0 1024 1040 1056 1072 1088 1104 1120 1136 1152 1168 1184 1200 1216 1232 1248 1264 1296 1312 1328 1344 1360 1376 1376 1392	1 1025 1041 1057 1073 1089 1105 1121 1137 1153 1169 1185 1201 1217 1233 1249 1265 1281 1297 1313 1329 1345 1351 1377 1393	1026 1042 1058 1074 1090 1106 1122 1138 1154 1170 1186 1202 1218 1234 1250 1266 1282 1298 1314 1330 1346 1362 1378 1394	1027 1043 1059 1075 1091 1107 1123 1139 1155 1171 1187 1203 1219 1235 1251 1267 1283 1299 1315 1331 1347 1363 1379 1395	1028 1044 1060 1076 1092 1108 1124 1140 1156 1172 1188 1204 1220 1236 1252 1268 1284 1300 1316 1332 1348 1364 1380 1396	1029 1045 1061 1077 1093 1109 1125 1141 1157 1173 1189 1205 1221 1237 1253 1269 1285 1301 1317 1333 1349 1365 1381 1397	1030 1046 1062 1078 1094 1110 1126 1142 1158 1174 1190 1206 1222 1238 1254 1270 1286 1302 1318 1334 1350 1366 1382 1398	1031 1047 1063 1079 1095 1111 1127 1143 1159 1175 1191 1207 1223 1239 1255 1271 1287 1303 1319 1335 1351 1367 1383 1399	1032 1048 1064 1080 1096 1112 1128 1144 1160 1176 1192 1208 1224 1240 1256 1272 1288 1304 1336 1352 1368 1384 1400	1033 1049 1065 1081 1097 1113 1129 1145 1161 1177 1193 1209 1225 1241 1257 1273 1289 1305 1321 1337 1353 1369 1385 1401	1034 1050 1066 1082 1098 1114 1130 1146 1162 1178 1194 1210 1226 1242 1258 1274 1290 1302 1338 1354 1370	1035 1051 1067 1083 1099 1115 1131 1147 1163 1179 1195 1211 1227 1243 1259 1275 1291 1307 1303 1339 1355 1371	1036 1052 1068 1084 1100 1116 1132 1148 1164 1180 1212 1228 1244 1260 1276 1292 1308 1324 1340 1356 1372	1037 1053 1069 1085 1101 1117 1133 1149 1165 1181 1197 1213 1229 1245 1261 1277 1293 1309 1325 1341 1357	1038 1054 1070 1086 1102 1118 1134 1150 1166 1182 1198 1214 1230 1246 1262 1278 1390 1342 1358 1374 1390 1406	1039 1055 1071 1087 1103 1119 1135 1151 1167 1183 1199 1215 1231 1247 1263 1279 1295 1311 1327 1343 1359 1375 1391 1407
40 - 41 - 42 - 43 - 44 - 45 - 47 - 48 - 47 - 48 - 45 - 51 - 52 - 53 - 56 - 56 - 56 - 56 - 56 - 56 - 56	0 1024 1040 1056 1072 1088 1104 1120 1136 1152 1168 1184 1200 1216 1232 1248 1264 1296 1312 1328 1344 1360 1376	1 1025 1041 1057 1073 1089 1105 1121 1137 1153 1169 1185 1201 1217 1223 1249 1265 1281 1297 1313 1329 1345 1361 1377 1393 1409 1425	1026 1042 1058 1074 1090 1106 1122 1138 1154 1170 1186 1202 1218 1234 1250 1266 1282 1298 1314 1330 1346 1362 1378 1394 1410 1426	1027 1043 1059 1075 1091 1107 1123 1139 1155 1171 1187 1203 1219 1235 1251 1267 1283 1299 1315 1331 1347 1363 1379 1395 1411	1028 1044 1060 1076 1092 1108 1124 1140 1156 1172 1188 1204 1220 1236 1252 1268 1284 1300 1316 1332 1348 1364 1386 1396	1029 1045 1061 1077 1093 1109 1125 1141 1157 1173 1189 1205 1221 1237 1253 1269 1285 1301 1317 1333 1349 1365 1381 1397 1413 1429	1030 1046 1062 1078 1094 1110 1126 1142 1158 1174 1190 1206 1222 1238 1254 1270 1286 1302 1318 1334 1350 1366 1362 1398 1414	1031 1047 1063 1079 1095 1111 1127 1143 1159 1175 1191 1207 1223 1239 1255 1271 1287 1303 1319 1335 1351 1367 1381 1399 1415 1431	1032 1048 1064 1080 1096 1112 1128 1144 1160 1176 1192 1208 1224 1240 1256 1272 1288 1304 1320 1336 1352 1368 1384 1400	1033 1049 1065 1081 1097 1113 1129 1145 1161 1177 1193 1209 1225 1241 1257 1273 1289 1305 1321 1337 1353 1369 1369 1401 1417 1433	1034 1050 1066 1082 1098 1114 1130 1146 1162 1178 1194 1210 1226 1242 1258 1274 1290 1306 1322 1338 1354 1370 1386 1402	1035 1051 1067 1083 1099 1115 1131 1147 1163 1179 1195 1211 1227 1243 1259 1275 1291 1307 1323 1339 1355 1371 1403 1419 1435	1036 1052 1068 1084 1100 1116 1132 1148 1164 1180 1196 1212 1228 1244 1260 1276 1292 1308 1324 1340 1356 1372 1388 1404 1420 1436	1037 1053 1069 1085 1101 1117 1133 1149 1165 1181 1197 1213 1229 1245 1261 1277 1293 1309 1325 1341 1357 1373 1389 1405	1038 1054 1070 1086 1102 1118 1134 1150 1166 1182 1198 1214 1230 1246 1262 1278 1294 1310 1326 1342 1358 1374 1394 1406	1039 1055 1071 1087 1103 1119 1135 1151 1167 1183 1199 1215 1231 1247 1263 1279 1295 1311 1327 1343 1359 1375 1391 1407
40 - 41 - 42 - 43 - 45 - 46 - 47 - 48 - 49 - 4A - 4B - 4C - 4D - 50 - 51 - 52 - 53 - 55 - 56 - 57 - 58 - 58 - 58 - 58 - 58 - 58 - 58 - 58	0 1024 1040 1056 1072 1088 1104 1120 1136 1152 1168 1184 1200 1216 1232 1248 1264 1296 1312 1328 1344 1360 1376 1376 1392 1498	1 1025 1041 1057 1073 1089 1105 1121 1137 1153 1169 1185 1201 1217 1233 1249 1265 1281 1297 1313 1329 1345 1361 1377 1393 1409 1425 1441	1026 1042 1058 1074 1090 1106 1122 1138 1154 1170 1186 1202 1218 1234 1256 1266 1282 1298 1314 1330 1346 1362 1378 1394 1410 1426 1426	1027 1043 1059 1075 1091 1107 1123 1139 1155 1171 1187 1203 1219 1235 1251 1267 1283 1299 1315 1331 1347 1363 1379 1395 1411 1427 1443	1028 1044 1060 1076 1092 1108 1124 1140 1156 1172 1188 1204 1220 1236 1252 1268 1284 1306 1316 1332 1348 1364 1380 1396	1029 1045 1061 1077 1093 1109 1125 1141 1157 1173 1189 1205 1221 1237 1259 1285 1301 1317 1333 1349 1365 1381 1397 1413 1429 1445	1030 1046 1062 1078 1094 1110 1126 1142 1158 1174 1190 1206 1222 1238 1254 1257 1286 1302 1318 1334 1350 1366 1382 1382 1394 1414 1430 1446	1031 1047 1063 1079 1095 1111 1127 1143 1159 1175 1191 1207 1223 1239 1255 1271 1287 1303 1319 1335 1351 1367 1383 1399 1415 1431 1447	1032 1048 1064 1080 1096 1112 1128 1144 1160 1176 1192 1208 1224 1240 1256 1272 1288 1304 1320 1336 1352 1368 1400 1416 1432 1448	1033 1049 1065 1081 1097 1113 1129 1145 1161 1177 1193 1209 1225 1241 1257 1273 1289 1305 1321 1337 1353 1369 1385 1401 1413 1433 1449	1034 1050 1066 1082 1098 1114 1130 1146 1162 1178 1194 1210 1226 1242 1258 1274 1290 1306 1322 1338 1354 1370 1386 1402 1418	1035 1051 1067 1083 1099 1115 1131 1147 1163 1179 1195 1211 1227 1243 1259 1275 1291 1307 1323 1339 1355 1371 1403 1413 1435 1451	1036 1052 1068 1084 1100 1116 1132 1148 1164 1196 1212 1228 1244 1260 1276 1292 1308 1324 1340 1356 1372 1388 1404 1420 1436 1436	1037 1053 1069 1085 1101 1117 1133 1149 1165 1181 1197 1213 1229 1245 1261 1277 1293 1309 1325 1341 1357 1373 1389 1405	1038 1054 1070 1086 1102 1118 1134 1150 1166 1182 1198 1214 1230 1246 1262 1278 1390 1342 1358 1374 1390 1406	1039 1055 1071 1087 1103 1119 1135 1151 1167 1183 1199 1215 1231 1247 1263 1279 1295 1311 1327 1343 1359 1375 1391 1403 1423 1439 1455
40 - 41 - 42 - 43 - 46 - 47 - 48 - 49 - 4E - 4F - 50 - 51 - 55 - 56 - 57 - 58 - 58 - 58 - 58 - 58 - 58 - 58	0 1024 1040 1056 1072 1088 1104 1120 1136 1152 1168 1184 1200 1216 1232 1248 1264 1296 1312 1328 1344 1360 1376 1392 1498 1494 1496 1496 1496 1496 1496 1496 1496	1 1025 1041 1057 1073 1089 1105 1121 1137 1153 1169 1185 1201 1217 1233 1249 1265 1281 1297 1313 1329 1345 1361 1377 1393 1409 1425 1441 1457	1026 1042 1058 1074 1090 1106 1122 1138 1154 1170 1186 1202 1218 1234 1250 1266 1282 1298 1314 1330 1346 1362 1378 1394 1410 1426 1442 1458	1027 1043 1059 1075 1091 1107 1123 1139 1155 1171 1187 1203 1219 1235 1251 1267 1283 1299 1315 1331 1347 1363 1379 1395 1411 1427 1443 1459	1028 1044 1060 1076 1092 1108 1124 1140 1156 1172 1188 1204 1220 1236 1252 1268 1284 1306 1316 1332 1348 1364 1380 1396	1029 1045 1061 1077 1093 1109 1125 1141 1157 1173 1189 1205 1221 1237 1259 1285 1301 1317 1333 1349 1365 1381 1397 1413 1429 1445 1461	1030 1046 1062 1078 1094 1110 1126 1142 1158 1174 1190 1206 1222 1238 1254 1270 1286 1302 1318 1334 1350 1366 1382 1398 1414 1446 1462	1031 1047 1063 1079 1095 1111 1127 1143 1159 1175 1191 1207 1223 1239 1255 1271 1287 1303 1319 1335 1351 1367 1383 1399 1415 1431 1447 1463	1032 1048 1064 1080 1096 1112 1128 1144 1160 1176 1192 1208 1224 1240 1256 1272 1288 1304 1320 1336 1352 1368 1384 1400 1416 1432 1448 1464	1033 1049 1065 1081 1097 1113 1129 1145 1161 1177 1193 1209 1225 1241 1257 1273 1289 1305 1321 1337 1353 1369 1369 1401 1417 1433	1034 1050 1066 1082 1098 1114 1130 1146 1162 1178 1194 1210 1226 1242 1258 1274 1290 1306 1322 1338 1354 1370 1386 1402	1035 1051 1067 1083 1099 1115 1131 1147 1163 1179 1195 1211 1227 1243 1259 1275 1291 1307 1323 1339 1355 1371 1403 1419 1435	1036 1052 1068 1084 1100 1116 1132 1148 1164 1180 1196 1212 1228 1244 1260 1276 1292 1308 1324 1340 1356 1372 1388 1404 1420 1436	1037 1053 1069 1085 1101 1117 1133 1149 1165 1181 1197 1213 1229 1245 1261 1277 1293 1309 1325 1341 1357 1373 1405 1405 1421 1437 1453 1469	1038 1054 1070 1086 1102 1118 1134 1156 1166 1182 1214 1230 1246 1262 1278 1294 1310 1326 1342 1358 1374 1390 1406 1428 1438 1454 1470	1039 1055 1071 1087 1103 1119 1135 1151 1167 1183 1199 1215 1231 1247 1263 1279 1295 1311 1327 1343 1359 1375 1391 1407 1423 1435 1455 1471
40 - 41 - 42 - 43 - 44 - 45 - 47 - 48 - 47 - 48 - 45 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 55 - 55 - 55 - 55 - 55 - 55	0 1024 1040 1056 1072 1088 1104 1120 1136 1152 1168 1184 1202 1216 1232 1248 1264 1296 1312 1328 1344 1360 1376 1392 1408 1424 1424 1436 1456 1472 1488	1 1025 1041 1057 1073 1089 1105 1121 1137 1153 1169 1185 1201 1217 1233 1249 1265 1281 1297 1313 1329 1345 1346 1377 1393 1409 1425 1441 1457 1473 1489	1026 1042 1058 1074 1090 1106 1122 1138 1154 1170 1186 1202 1218 1234 1250 1266 1282 1298 1314 1330 1346 1362 1378 1394 1410 1426 1442 1458 1474 1490	1027 1043 1059 1075 1091 1107 1123 1139 1155 1171 1187 1203 1219 1235 1251 1267 1283 1299 1315 1347 1363 1379 1395 1411 1427 1443 1459 1475 1491	1028 1044 1060 1076 1092 1108 1124 1140 1156 1172 1188 1204 1220 1236 1252 1268 1284 1300 1316 1332 1348 1364 1380 1396 1412 1428 1444 1460	1029 1045 1061 1077 1093 1109 1125 1141 1157 1173 1189 1205 1221 1237 1253 1269 1285 1301 1317 1333 1349 1365 1381 1397 1413 1425 1445 1461 1477 1493	1030 1046 1062 1078 1094 1110 1126 1142 1158 1174 1190 1206 1222 1238 1254 1270 1286 1302 1318 1334 1350 1366 1382 1398 1414 1446 1462 1478	1031 1047 1063 1079 1095 1111 1127 1143 1159 1175 1191 1207 1223 1239 1255 1271 1287 1303 1319 1335 1351 1367 1383 1399 1415 1447 1463 1479 1495	1032 1048 1064 1080 1096 1112 1128 1144 1160 1176 1192 1208 1224 1240 1256 1272 1288 1304 1320 1336 1352 1368 1384 1400 1416 1432 1448 1480 1496	1033 1049 1065 1081 1097 1113 1129 1145 1161 1177 1193 1209 1225 1241 1257 1273 1289 1305 1321 1337 1353 1369 1385 1401 1417 1433 1449 1465	1034 1050 1066 1082 1098 1114 1130 1146 1162 1178 1194 1210 1226 1242 1258 1274 1290 1306 1326 1338 1354 1370 1386 1402 1418 1450 1466 1482 1498	1035 1051 1067 1083 1099 1115 1131 1147 1163 1179 1195 1211 1227 1243 1259 1275 1291 1307 1303 1339 1355 1371 1387 1403 1419 1435 1451 1467 1483 1499	1036 1052 1068 1084 1100 1116 1132 1148 1164 1180 1212 1228 1244 1260 1276 1292 1308 1324 1340 1356 1372 1388 1404 1420 1436 1452 1468	1037 1053 1069 1085 1101 1117 1133 1149 1165 1181 1197 1213 1229 1245 1261 1277 1293 1309 1325 1341 1373 1389 1405 1421 1437 1453 1463 1463 1463 1463	1038 1054 1070 1086 1102 1118 1134 1150 1166 1182 1198 1214 1230 1246 1262 1278 1390 1342 1374 1390 1406 1422 1438 1474 1470 1486 1502	1039 1055 1071 1087 1103 1119 1135 1151 1167 1183 1199 1215 1231 1247 1263 1279 1295 1311 1327 1343 1359 1375 1391 1407 1423 1435 1455 1471
40 - 41 - 42 - 43 - 46 - 47 - 48 - 49 - 4A - 4E - 4F - 50 - 51 - 55 - 56 - 57 - 58 - 59 - 58 - 55 - 55 - 55 - 55 - 55	0 1024 1040 1056 1072 1088 1104 1120 1136 1152 1168 1184 1200 1216 1232 1248 1264 1280 1296 1312 1328 1344 1360 1376 1392 1408 1408 1408 1408 1408 1408 1408 1408	1 1025 1041 1057 1073 1089 1105 1121 1137 1153 1169 1185 1201 1217 1223 1249 1265 1281 1297 1313 1329 1345 1361 1377 1393 1409 1425 1441 1457 1458 1450 1450	1026 1042 1058 1074 1090 1106 1122 1138 1154 1170 1186 1202 1218 1234 1250 1266 1282 1298 1314 1330 1346 1346 1346 1349 1410 1426 1442 1450 1474 1490 1506	1027 1043 1059 1075 1091 1107 1123 1139 1155 1171 1187 1203 1219 1235 1251 1267 1283 1299 1315 1315 1347 1363 1379 1395 1411 1427 1443 1459 1475	1028 1044 1060 1076 1092 1108 1124 1140 1156 1172 1188 1204 1220 1236 1252 1268 1284 1300 1316 1332 1348 1364 1380 1396 1412 1428 1424 1426 1426 1426 1426 1426 1426 1426	1029 1045 1061 1077 1093 1109 1125 1141 1157 1173 1189 1205 1221 1237 1253 1269 1285 1301 1317 1333 1349 1365 1381 1397 1413 1429 1445 1461	1030 1046 1062 1078 1094 1110 1126 1142 1158 1174 1190 1206 1222 1238 1254 1270 1286 1302 1318 1334 1350 1366 1382 1398 1414 1446 1462 1478	1031 1047 1063 1079 1095 1111 1127 1143 1159 1175 1191 1207 1223 1239 1255 1271 1287 1301 1319 1335 1351 1367 1383 1399 1415 1447 1463 1479	1032 1048 1064 1080 1096 1112 1128 1144 1160 1176 1192 1208 1224 1240 1256 1272 1288 1304 1336 1352 1368 1384 1400 1416 1432 1448 1464 1480	1033 1049 1065 1081 1097 1113 1129 1145 1161 1177 1193 1209 1225 1241 1257 1273 1363 1363 1369 1385 1401 1417 1433 1449 1465 1481 1491 1513	1034 1050 1066 1082 1098 1114 1130 1146 1162 1178 1194 1210 1226 1242 1258 1274 1290 1306 1322 1338 1354 1370 1386 1402 1418 1434 1450 1466 1482	1035 1051 1067 1083 1099 1115 1131 1147 1163 1179 1195 1211 1227 1243 1259 1275 1291 1307 1323 1339 1355 1371 1403 1419 1435 1451 1463 1471 1483 1499 1515	1036 1052 1068 1084 1100 1116 1132 1148 1164 1196 1212 1228 1244 1260 1276 1292 1308 1324 1340 1356 1372 1388 1404 1420 1436 1452 1468	1037 1053 1069 1085 1101 1117 1133 1149 1165 1181 1197 1213 1225 1261 1277 1293 1309 1325 1341 1357 1373 1389 1405 1421 1437 1453 1469 1485 1501 1517	1038 1054 1070 1086 1102 1118 1134 1150 1166 1182 1198 1214 1230 1246 1262 1278 1390 1342 1358 1374 1390 1406 1422 1438 1454 1470	1039 1055 1071 1087 1103 1119 1135 1151 1167 1183 1199 1215 1231 1247 1263 1279 1295 1311 1327 1343 1359 1375 1391 1407 1423 1439 1455 1471 1487 1503 1519

	 0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F
60 ¥	1536	1537	1538	1539	1540	1541	1542	1543	1544	1545	1546	1547	1548	1549	1550	1551
61 _	1552 1568	1553 1569	1554 1570	1555 1571	1556 1572	1557 1573	1558 1574	1559 1575	1560 1576	1561 1577	1562 1578	1563 1579	1564 1580	1565 1581	1566 1582	1567 1583
63 _	1584	1585	1586	1587	1588	1589	1590	1591	1592	1593	1594	1595	1596	1597	1598	1599
64 _	1600	1601	1602	1603	1604	1605	1606	1607	1608	1609	1610	1611	1612	1613	1614	1615
65	1616 1632	1617 1633	1618 1634	1619 1635	1620 1636	1621 1637	1622 1638	1623 1639	1624 1640	1625 1641	1626 1642	1627 1643	1628 1644	1629 1645	1630 1646	1631 1647
66 - 67 -	1648	1649	1650	1651	1652	1653	1654	1655	1656	1657	1658	1659	1660	1661	1662	1663
68 _	1664	1665	1666	1667	1668	1669	1670	1671	1672	1673	1674	1675	1676	1677	1678	1679
69	1680 1696	1681 1697	1682 1698	1683 1699	1684 1700	1685 1701	1686 1702	1687 1703	1688 1704	1689 1705	1690 1706	1691 1707	1692 1708	1693 1709	1694 1710	1695 1711
6A _ 6B _	1712	1713	1714	1715	1716	1717	1718	1719	1720	1721	1722	1723	1724	1725	1726	1727
6C_	1728	1729	1730	1731	1732	1733	1734	1735	1736	1737	1738	1739	1740	1741	1742	1743
6D_ 6E_	1744 1760	1745 1761	1746 1762	1747 1763	1748 1764	1749 1765	1750 1766	1751 1767	1752 1768	1753 1769	1754 1770	1755 1771	1756 1772	1757 1773	1758 1774	1759 1775
6F_	1776	1777	1778	1779	1780	1781	1782	1783	1784	1785	1786	1787	1788	1789	1790	1791
70_	1792	1793	1794	1795	1796	1797	1798	1799	1800	1801	1802	1803	1804	1805	1806	1807
71 - 72 -	1808 1824	1809 1825	1810 1826	1811 1827	1812 1828	1813 1829	1814 1830	1815 1831	1816 1832	1817 1833	1818 1834	1819 1835	1820 1836	1821 1837	1822 1838	1823 1839
73 _	1840	1841	1842	1843	1844	1845	1846	1847	1848	1849	1850	1851	1852	1853	1854	1855
74 _	1856	1857	1858	1859	1860	1861	1862	1863	1864	1865	1866	1867	1868	1869	1870	1871
75 _	1872 1888	1873 1889	1874 1890	1875 1891	1876 1892	1877 1893	1878 1894	1879 1895	1880 1896	1881 1897	1882 1898	1883 1899	1884 1900	1885 1901	1886 1902	1887 1903
76 – 77 –	1904	1905	1906	1907	1908	1909	1910	1911	1912	1913	1914	1915	1916	1917	1918	1919
78 _	1920	1921	1922	1923	1924	1925	1926	1927	1928	1929	1930	1931	1932	1933	1934	1935
79 _ 7A_	1936 1952	1937 1953	1938 1954	1939 1955	1940 1956	1941 1957	1942 1958	1943 1959	1944 1960	1945 1961	1946 1962	1947 1963	1948 1964	1949 1965	1950 1966	1951 1967
7B_	1968	1969	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983
7C_	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999
7D_ 7E_	2000	$\frac{2001}{2017}$	2002 2018	2003 2019	2004 2020	$\frac{2005}{2021}$	2006 2022	2007 2023	2008 2024	2009 2025	2010 2026	2011 2027	2012 2028	2013 2029	2014 2030	2015 2031
7F_	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047
	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
80 _	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063
81 _	2048 2064	2049 2065	2050 2066	2051 2067	2052 2068	2053 2069	2054 2070	2055 2071	2056 2072	2057 2073	2058 2074	2059 2075	2060 2076	2061 2077	2062 2078	2063 2079
	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063
81 82 83 84	2048 2064 2080 2096 2112	2049 2065 2081 2097 2113	2050 2066 2082 2098 2114	2051 2067 2083 2099 2115	2052 2068 2084 2100 2116	2053 2069 2085 2101 2117	2054 2070 2086 2102 2118	2055 2071 2087 2103 2119	2056 2072 2088 2104 2120	2057 2073 2089 2105 2121	2058 2074 2090 2106 2122	2059 2075 2091 2107 2123	2060 2076 2092 2108 2124	2061 2077 2093 2109 2125	2062 2078 2094 2110 2126	2063 2079 2095 2111 2127
81 82 83 84 85	2048 2064 2080 2096 2112 2128	2049 2065 2081 2097 2113 2129	2050 2066 2082 2098 2114 2130	2051 2067 2083 2099 2115 2131	2052 2068 2084 2100 2116 2132	2053 2069 2085 2101 2117 2133	2054 2070 2086 2102 2118 2134	2055 2071 2087 2103 2119 2135	2056 2072 2088 2104 2120 2136	2057 2073 2089 2105 2121 2137	2058 2074 2090 2106 2122 2138	2059 2075 2091 2107 2123 2139	2060 2076 2092 2108 2124 2140	2061 2077 2093 2109 2125 2141	2062 2078 2094 2110 2126 2142	2063 2079 2095 2111 2127 2143
81 82 83 84	2048 2064 2080 2096 2112	2049 2065 2081 2097 2113	2050 2066 2082 2098 2114	2051 2067 2083 2099 2115	2052 2068 2084 2100 2116	2053 2069 2085 2101 2117	2054 2070 2086 2102 2118	2055 2071 2087 2103 2119	2056 2072 2088 2104 2120	2057 2073 2089 2105 2121	2058 2074 2090 2106 2122	2059 2075 2091 2107 2123	2060 2076 2092 2108 2124	2061 2077 2093 2109 2125	2062 2078 2094 2110 2126	2063 2079 2095 2111 2127
81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 -	2048 2064 2080 2096 2112 2128 2144 2160 2176	2049 2065 2081 2097 2113 2129 2145 2161 2177	2050 2066 2082 2098 2114 2130 2146 2162 2178	2051 2067 2083 2099 2115 2131 2147 2163 2179	2052 2068 2084 2100 2116 2132 2148 2164 2180	2053 2069 2085 2101 2117 2133 2149 2165 2181	2054 2070 2086 2102 2118 2134 2150 2166 2182	2055 2071 2087 2103 2119 2135 2151 2167 2183	2056 2072 2088 2104 2120 2136 2152 2168 2184	2057 2073 2089 2105 2121 2137 2153 2169 2185	2058 2074 2090 2106 2122 2138 2154 2170 2186	2059 2075 2091 2107 2123 2139 2155 2171 2187	2060 2076 2092 2108 2124 2140 2156 2172 2188	2061 2077 2093 2109 2125 2141 2157 2173 2189	2062 2078 2094 2110 2126 2142 2158 2174 2190	2063 2079 2095 2111 2127 2143 2159 2175 2191
81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 89 -	2048 2064 2080 2096 2112 2128 2144 2160 2176 2192	2049 2065 2081 2097 2113 2129 2145 2161 2177 2193	2050 2066 2082 2098 2114 2130 2146 2162 2178 2194	2051 2067 2083 2099 2115 2131 2147 2163 2179 2195	2052 2068 2084 2100 2116 2132 2148 2164 2180 2196	2053 2069 2085 2101 2117 2133 2149 2165 2181 2197	2054 2070 2086 2102 2118 2134 2150 2166 2182 2198	2055 2071 2087 2103 2119 2135 2151 2167 2183 2199	2056 2072 2088 2104 2120 2136 2152 2168 2184 2200	2057 2073 2089 2105 2121 2137 2153 2169 2185 2201	2058 2074 2090 2106 2122 2138 2154 2170 2186 2202	2059 2075 2091 2107 2123 2139 2155 2171 2187 2203	2060 2076 2092 2108 2124 2140 2156 2172 2188 2204	2061 2077 2093 2109 2125 2141 2157 2173 2189 2205	2062 2078 2094 2110 2126 2142 2158 2174 2190 2206	2063 2079 2095 2111 2127 2143 2159 2175 2191 2207
81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 -	2048 2064 2080 2096 2112 2128 2144 2160 2176	2049 2065 2081 2097 2113 2129 2145 2161 2177	2050 2066 2082 2098 2114 2130 2146 2162 2178 2194 2210 2226	2051 2067 2083 2099 2115 2131 2147 2163 2179 2195 2211 2227	2052 2068 2084 2100 2116 2132 2148 2164 2180 2196 2212 2228	2053 2069 2085 2101 2117 2133 2149 2165 2181 2197 2213 2229	2054 2070 2086 2102 2118 2134 2150 2166 2182	2055 2071 2087 2103 2119 2135 2151 2167 2183	2056 2072 2088 2104 2120 2136 2152 2168 2184	2057 2073 2089 2105 2121 2137 2153 2169 2185	2058 2074 2090 2106 2122 2138 2154 2170 2186	2059 2075 2091 2107 2123 2139 2155 2171 2187	2060 2076 2092 2108 2124 2140 2156 2172 2188 2204 2220 2236	2061 2077 2093 2109 2125 2141 2157 2173 2189	2062 2078 2094 2110 2126 2142 2158 2174 2190	2063 2079 2095 2111 2127 2143 2159 2175 2191
81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 8A - 8B - 8C -	2048 2064 2080 2096 2112 2128 2144 2160 2176 2192 2208 2224 2240	2049 2065 2081 2097 2113 2129 2145 2161 2177 2193 2209 2225 2241	2050 2066 2082 2098 2114 2130 2146 2162 2178 2194 2210 2226 2242	2051 2067 2083 2099 2115 2131 2147 2163 2179 2195 2211 2227 2243	2052 2068 2084 2100 2116 2132 2148 2164 2180 2196 2212 2228 2244	2053 2069 2085 2101 2117 2133 2149 2165 2181 2197 2213 2229 2245	2054 2070 2086 2102 2118 2134 2150 2166 2182 2198 2214 2230 2246	2055 2071 2087 2103 2119 2135 2151 2167 2183 2199 2215 2231 2247	2056 2072 2088 2104 2120 2136 2152 2168 2184 2200 2216 2232 2248	2057 2073 2089 2105 2121 2137 2153 2169 2185 2201 2217 2233 2249	2058 2074 2090 2106 2122 2138 2154 2170 2186 2202 2218 2234 2250	2059 2075 2091 2107 2123 2139 2155 2171 2187 2203 2219 2235 2251	2060 2076 2092 2108 2124 2140 2156 2172 2188 2204 2220 2236 2252	2061 2077 2093 2109 2125 2141 2157 2173 2189 2205 2221 2237 2253	2062 2078 2094 2110 2126 2142 2158 2174 2190 2206 2222 2238 2254	2063 2079 2095 2111 2127 2143 2159 2175 2191 2207 2223 2239 2255
81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 88 - 88 - 8D - 8D -	2048 2064 2080 2096 2112 2128 2144 2160 2176 2192 2208 2224	2049 2065 2081 2097 2113 2129 2145 2161 2177 2193 2209 2225 2241 2257	2050 2066 2082 2098 2114 2130 2146 2162 2178 2194 2210 2226 2242 2258	2051 2067 2083 2099 2115 2131 2147 2163 2179 2195 2211 2227 2243 2259	2052 2068 2084 2100 2116 2132 2148 2164 2180 2196 2212 2228 2244 2260	2053 2069 2085 2101 2117 2133 2149 2165 2181 2197 2213 2229 2245 2261 2277	2054 2070 2086 2102 2118 2134 2150 2166 2182 2198 2214 2230 2246 2262	2055 2071 2087 2103 2119 2135 2151 2167 2183 2199 2215 2231 2247 2263	2056 2072 2088 2104 2120 2136 2152 2168 2184 2200 2216 2232	2057 2073 2089 2105 2121 2137 2153 2169 2185 2201 2217 2233	2058 2074 2090 2106 2122 2138 2154 2170 2186 2202 2218 2234	2059 2075 2091 2107 2123 2139 2155 2171 2187 2203 2219 2235	2060 2076 2092 2108 2124 2140 2156 2172 2188 2204 2220 2236	2061 2077 2093 2109 2125 2141 2157 2173 2189 2205 2221 2237 2253 2269	2062 2078 2094 2116 2126 2142 2158 2174 2190 2206 2222 2238 2254 2270	2063 2079 2095 2111 2127 2143 2159 2175 2191 2207 2223 2239
81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 8A - 8B - 8C -	2048 2064 2080 2096 2112 2128 2144 2160 2176 2192 2208 2224 2240 2256	2049 2065 2081 2097 2113 2129 2145 2161 2177 2193 2209 2225 2241	2050 2066 2082 2098 2114 2130 2146 2162 2178 2194 2210 2226 2242	2051 2067 2083 2099 2115 2131 2147 2163 2179 2195 2211 2227 2243	2052 2068 2084 2100 2116 2132 2148 2164 2180 2196 2212 2228 2244	2053 2069 2085 2101 2117 2133 2149 2165 2181 2197 2213 2229 2245	2054 2070 2086 2102 2118 2134 2150 2166 2182 2198 2214 2230 2246	2055 2071 2087 2103 2119 2135 2151 2167 2183 2199 2215 2231 2247	2056 2072 2088 2104 2120 2136 2152 2168 2184 2200 2216 2232 2248 2264	2057 2073 2089 2105 2121 2137 2153 2169 2185 2201 2217 2233 2249 2265	2058 2074 2090 2106 2122 2138 2154 2170 2186 2202 2218 2234 2250 2266	2059 2075 2091 2107 2123 2139 2155 2171 2187 2203 2219 2235 2251 2267	2060 2076 2092 2108 2124 2140 2156 2172 2188 2204 2220 2236 2252 2268	2061 2077 2093 2109 2125 2141 2157 2173 2189 2205 2221 2237 2253	2062 2078 2094 2110 2126 2142 2158 2174 2190 2206 2222 2238 2254	2063 2079 2095 2111 2127 2143 2159 2175 2191 2207 2223 2239 2255 2271
81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 89 - 8A - 8B - 8C - 8D - 8E - 8F - 90 -	2048 2064 2080 2096 2112 2128 2144 2160 2176 2192 2208 2224 2240 2256 2272 2288 2304	2049 2065 2081 2097 2113 2129 2145 2161 2177 2193 2209 2225 2241 2257 2273 2289 2305	2050 2066 2082 2098 2114 2130 2146 2162 2178 2194 2210 2226 2242 2258 2274 2290 2306	2051 2067 2083 2099 2115 2131 2147 2163 2179 2227 2211 2227 2243 2259 2275 2291 2307	2052 2068 2084 2100 2116 2132 2148 2164 2180 2212 2228 2244 2260 2276 2292	2053 2069 2085 2101 2117 2133 2149 2165 2181 2197 2213 2229 2245 2261 2277 2293 2309	2054 2070 2086 2102 2118 2134 2150 2166 2182 2198 2214 2230 2246 2262 2278 2294	2055 2071 2087 2103 2119 2135 2151 2167 2183 2295 2215 2247 2263 2279 2295	2056 2072 2088 2104 2120 2136 2152 2168 2184 2200 2216 2232 2248 2264 2280 2296	2057 2073 2089 2105 2121 2137 2153 2169 2185 2201 2217 2233 2249 2265 2281 2297	2058 2074 2090 2106 2122 2138 2154 2170 2186 2202 2218 2234 2250 2266 2282 2298	2059 2075 2091 2107 2123 2139 2155 2171 2187 2203 2219 2235 2251 2267 2283 2299	2060 2076 2092 2108 2124 2140 2156 2172 2188 2204 2220 2236 2252 2268 2284 2300 2316	2061 2077 2093 2109 2125 2141 2157 2173 2189 2205 2221 2237 2253 2269 2285 2301	2062 2078 2094 2110 2126 2142 2158 2174 2190 2206 2222 2238 2254 2270 2286 2302	2063 2079 2095 2111 2127 2143 2159 2175 2191 2207 2223 2239 2255 2271 2287 2303 2319
81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 89 - 8A - 8B - 8C - 8F - 91 - 91 -	2048 2064 2080 2096 2112 2128 2144 2160 2176 2192 2208 2224 2240 2256 2272 2288 2304 2320	2049 2065 2081 2097 2113 2129 2145 2161 2177 2193 2209 2225 2241 2257 2273 2289 2305 2321	2050 2066 2082 2098 2114 2130 2146 2162 2178 2194 2210 2226 2242 2258 2274 2290 2306 2322	2051 2067 2083 2099 2115 2131 2147 2163 2179 2195 2211 2227 2243 2259 2275 2291 2307 2323	2052 2068 2084 2100 2116 2132 2148 2164 2196 2212 2228 2244 2260 2276 2292 2308 2324	2053 2069 2085 2101 2117 2133 2149 2165 2181 2197 2213 2229 2245 2261 2277 2293 2309 2325	2054 2070 2086 2102 2118 2134 2150 2166 2182 2198 2214 2230 2246 2262 2278 2294 2310 2326	2055 2071 2087 2103 2119 2135 2151 2167 2183 2199 2215 2231 2247 2263 2279 2295	2056 2072 2088 2104 2120 2136 2152 2168 2184 2200 2216 2232 2248 2264 2280 2296	2057 2073 2089 2105 2121 2137 2153 2169 2185 2201 2217 2233 2249 2265 2281 2297 2313 2329	2058 2074 2090 2106 2122 2138 2154 2170 2186 2202 2218 2234 2250 2266 2282 2298 2314 2330	2059 2075 2091 2107 2123 2139 2155 2171 2187 2203 2219 2235 2251 2267 2283 2299 2315 2331	2060 2076 2092 2108 2124 2140 2156 2172 2188 2204 2220 2236 2252 2268 2284 2300 2316 2332	2061 2077 2093 2109 2125 2141 2157 2173 2189 2205 2221 2237 2253 2269 2285 2301 2317 2333	2062 2078 2094 2110 2126 2142 2158 2174 2190 2206 2222 2238 2254 2270 2286 2302 2318 2334	2063 2079 2095 2111 2127 2143 2159 2175 2191 2207 2223 2239 2255 2271 2287 2303 2319 2335
81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 89 - 8A - 8B - 8C - 8D - 8F - 90 - 91 - 92 - 93 -	2048 2064 2080 2096 2112 2128 2144 2160 2176 2192 2208 2224 2240 2256 2272 2288 2304	2049 2065 2081 2097 2113 2129 2145 2161 2177 2193 2209 2225 2241 2257 2273 2289 2305 2321 2337 2353	2050 2066 2082 2098 2114 2130 2146 2162 2178 2194 2210 2226 2242 2258 2274 2290 2306 2322 2338 2354	2051 2067 2083 2099 2115 2131 2147 2163 2179 2227 2211 2227 2243 2259 2275 2291 2307	2052 2068 2084 2100 2116 2132 2148 2164 2180 2212 2228 2244 2260 2276 2292	2053 2069 2085 2101 2117 2133 2149 2165 2181 2197 2213 2229 2245 2261 2277 2293 2309 2325 2341 2357	2054 2070 2086 2102 2118 2134 2150 2166 2182 2198 2214 2230 2246 2262 2278 2294	2055 2071 2087 2103 2119 2135 2151 2167 2183 2295 2215 2247 2263 2279 2295	2056 2072 2088 2104 2120 2136 2152 2168 2184 2200 2216 2232 2248 2264 2280 2296	2057 2073 2089 2105 2121 2137 2153 2169 2185 2201 2217 2233 2249 2265 2281 2297	2058 2074 2090 2106 2122 2138 2154 2170 2186 2202 2218 2234 2250 2266 2282 2298	2059 2075 2091 2107 2123 2139 2155 2171 2187 2203 2219 2235 2251 2267 2283 2299	2060 2076 2092 2108 2124 2140 2156 2172 2188 2204 2220 2236 2252 2268 2284 2300 2316	2061 2077 2093 2109 2125 2141 2157 2173 2189 2205 2221 2237 2253 2269 2285 2301	2062 2078 2094 2110 2126 2142 2158 2174 2190 2206 2222 2238 2254 2270 2286 2302	2063 2079 2095 2111 2127 2143 2159 2175 2207 2223 2239 2255 2271 2287 2303 2319
81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 89 - 8A - 8B - 8C - 8D - 8E - 90 - 91 - 92 - 93 - 94 -	2048 2064 2080 2096 2112 2128 2144 2160 2176 2192 2208 2224 2240 2256 2272 2288 2304 2336 2352 2368	2049 2065 2081 2097 2113 2129 2145 2161 2177 2193 2209 2225 2241 2257 2273 2289 2305 2321 2337 2353 2369	2050 2066 2082 2098 2114 2130 2146 2162 2178 2194 2210 2226 2242 2258 2274 2290 2306 2322 2338 2354 2370	2051 2067 2083 2099 2115 2131 2147 2163 2179 2211 2227 2243 2259 2275 2291 2307 2323 2339 2355 2371	2052 2068 2084 2100 2116 2132 2148 2169 2212 2228 2244 2260 2276 2292 2308 2324 2340 2356 2372	2053 2069 2085 2101 2117 2133 2149 2165 2181 2197 2213 2229 2245 2261 2277 2293 2309 2325 2341 2357 2373	2054 2070 2086 2102 2118 2134 2150 2166 2182 22198 2214 2230 2246 2262 2278 2294 2310 2326 2342 2358 2374	2055 2071 2087 2103 2119 2135 2151 2167 2183 2199 2215 2231 2247 2263 2279 2295 2311 2327 2343 2359 2375	2056 2072 2088 2104 2120 2136 2152 2168 2296 2216 2232 2248 2264 2296 2312 2328 2344 2360 2376	2057 2073 2089 2105 2121 2137 2153 2169 2185 2201 2217 2233 2249 2265 2281 2297 2313 2329 2345 2361 2377	2058 2074 2090 2106 2122 2138 2154 2170 2186 2202 2218 2234 2250 2266 2282 2298 2314 2330 2346 2362 2378	2059 2075 2091 2107 2123 2139 2155 2171 2187 2203 2219 2235 2251 2267 2283 2299 2315 2347 2363 2379	2060 2076 2092 2108 2124 2140 2156 2172 2188 2204 2220 2236 2252 2268 2252 2268 2316 2332 2348 2364 2380	2061 2077 2093 2109 2125 2141 2157 2173 2205 2221 2237 2253 2269 2285 2301 2317 2333 2349 2365 2381	2062 2078 2094 2110 2126 2142 2158 2174 2190 2206 2222 2238 2254 2270 2286 2302 2318 2334 2350 2366 2382	2063 2079 2095 2111 2127 2143 2159 2175 2191 2207 2223 2239 2255 2271 2287 2307 2319 235 2351 2367 2383
81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 89 - 8A - 8B - 8C - 8D - 8F - 90 - 91 - 92 - 93 - 94 - 95 -	2048 2064 2080 2096 2112 2128 2144 2160 2176 2192 2208 2224 2240 2256 2272 2288 2304 2336 2352 2368 2384	2049 2065 2081 2097 2113 2129 2145 2161 2177 2193 2209 2225 2241 2257 2273 2289 2305 2321 2337 2353 2369 2385	2050 2066 2082 2098 2114 2130 2146 2162 2178 2210 2226 2242 2258 2274 2290 2306 2322 2338 2354 2370 2386	2051 2067 2083 2099 2115 2131 2147 2163 2179 2291 2227 2243 2259 2275 2291 2307 2323 2339 2355 2371 2387	2052 2068 2084 2100 2116 2132 2148 2164 2196 2212 2228 2244 2260 2276 2292 2308 2324 2340 2356 2372 2388	2053 2069 2085 2101 2117 2133 2149 2165 2181 2197 2213 2229 2245 2261 2277 2293 2309 2325 2341 2357 2373 2389	2054 2070 2086 2102 2118 2134 2150 2166 2182 22198 2214 2230 2246 2262 2278 2294 2310 2326 2342 2358 2374 2390	2055 2071 2087 2103 2119 2135 2151 2167 2183 2199 2215 2231 2247 2263 2279 2295 2311 2327 2343 2359 2375 2391	2056 2072 2088 2104 2120 2136 2152 2168 2296 2216 2232 2248 2264 2280 2296 2312 2328 2344 2360 2376 2392	2057 2073 2089 2105 2121 2137 2153 2169 2201 2217 2233 2249 2265 2281 2297 2313 2329 2345 2361 2377 2393	2058 2074 2090 2106 2122 2138 2154 2170 2186 2202 2218 2234 2250 2266 2282 2298 2314 2330 2346 2362 2378 2394	2059 2075 2091 2107 2123 2139 2155 2171 2187 2203 2219 2235 2251 2267 2283 2299 2315 2347 2363 2379 2395	2060 2076 2092 2108 2124 2140 2156 2172 2188 2204 2220 2236 2252 2268 2284 2300 2316 2332 2348 2364 2380 2396	2061 2077 2093 2109 2125 2141 2157 2173 2205 2205 2221 2237 2253 2269 2285 2301 2317 2333 2349 2365 2381 2397	2062 2078 2094 2110 2126 2142 2158 2174 2190 2206 2222 2238 2254 2270 2286 2302 2318 2334 2350 2366 2382 2398	2063 2079 2095 2111 2127 2143 2159 2175 2207 2223 2239 2255 2271 2287 2303 2319 2335 2351 2367 2383 2399
81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 88 - 85 - 85 - 85 - 85 - 85	2048 2064 2080 2096 2112 2128 2144 2160 2176 2192 2208 2224 2240 2256 2272 2288 2304 2336 2352 2368	2049 2065 2081 2097 2113 2129 2145 2161 2177 2193 2209 2225 2241 2257 2273 2289 2305 2321 2337 2353 2369	2050 2066 2082 2098 2114 2130 2146 2162 2178 2194 2210 2226 2242 2258 2274 2290 2306 2322 2338 2354 2370	2051 2067 2083 2099 2115 2131 2147 2163 2179 2211 2227 2243 2259 2275 2291 2307 2323 2339 2355 2371	2052 2068 2084 2100 2116 2132 2148 2169 2212 2228 2244 2260 2276 2292 2308 2324 2340 2356 2372	2053 2069 2085 2101 2117 2133 2149 2165 2181 2197 2213 2229 2245 2261 2277 2293 2309 2325 2341 2357 2373	2054 2070 2086 2102 2118 2134 2150 2166 2182 22198 2214 2230 2246 2262 2278 2294 2310 2326 2342 2358 2374	2055 2071 2087 2103 2119 2135 2151 2167 2183 2199 2215 2231 2247 2263 2279 2295 2311 2327 2343 2359 2375	2056 2072 2088 2104 2120 2136 2152 2168 2296 2216 2232 2248 2264 2296 2312 2328 2344 2360 2376	2057 2073 2089 2105 2121 2137 2153 2169 2185 2201 2217 2233 2249 2265 2281 2297 2313 2329 2345 2361 2377	2058 2074 2090 2106 2122 2138 2154 2170 2186 2202 2218 2234 2250 2266 2282 2298 2314 2330 2346 2362 2378	2059 2075 2091 2107 2123 2139 2155 2171 2187 2203 2219 2235 2251 2267 2283 2299 2315 2347 2363 2379	2060 2076 2092 2108 2124 2140 2156 2172 2188 2204 2220 2236 2252 2268 2252 2268 2316 2332 2348 2364 2380	2061 2077 2093 2109 2125 2141 2157 2173 2205 2221 2237 2253 2269 2285 2301 2317 2333 2349 2365 2381	2062 2078 2094 2110 2126 2142 2158 2174 2190 2206 2222 2238 2254 2270 2286 2302 2318 2334 2350 2366 2382	2063 2079 2095 2111 2127 2143 2159 2175 2191 2207 2223 2239 2255 2271 2287 2303 2319 2335 2351 2367 2383
81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 88 - 85 - 85 - 87 - 91 - 92 - 93 - 94 - 95 - 96 - 97 - 98 -	2048 2064 2080 2096 2112 2128 2148 2160 2176 2192 2208 2224 2240 2256 2272 2288 2304 2320 2336 2352 2368 2384 2400 2416 2432	2049 2065 2081 2097 2113 2129 2145 2161 2177 2193 2209 2225 2241 2257 2273 2289 2305 2321 2337 2353 2369 2385 2401 2417 2433	2050 2066 2082 2098 2114 2130 2146 2162 2178 2194 2210 2226 2242 2258 2274 2290 2306 2322 2338 2354 2370 2386 2402 2418 2434	2051 2067 2083 2099 2115 2131 2147 2163 2179 2295 2211 2227 2243 2259 2275 2291 2307 2323 2339 2355 2371 2387 2403 2419 2435	2052 2068 2084 2100 2116 2132 2148 2164 2196 2212 2228 2244 2260 2276 2292 2308 2324 2340 2356 2372 2388 2404 2420 2436	2053 2069 2085 2101 2117 2133 2149 2165 2181 2197 2213 2229 2245 2261 2277 2293 2309 2325 2341 2357 2373 2389 2405 2421 2437	2054 2070 2086 2102 2118 2134 2154 2166 2182 2198 2214 2230 2246 2262 2278 2294 2310 2326 2342 2358 2374 2390 2406 2422 2438	2055 2071 2087 2103 2119 2135 2151 2167 2183 2199 2215 2231 2247 2263 2279 2295 2311 2327 2343 2359 2375 2375 2371 2407 2423 2439	2056 2072 2088 2104 2120 2136 2152 2168 2296 2216 2232 2248 2264 2280 2296 2312 2328 2328 2344 2360 2376 2392 2408 2424 2440	2057 2073 2089 2105 2121 2137 2153 2169 2185 2201 2217 2233 2249 2265 2281 2297 2313 2329 2345 2361 2377 2393 2409 2425 2441	2058 2074 2090 2106 2122 2138 2154 2170 2186 2202 2218 2234 2250 2266 2282 2298 2314 2330 2346 2362 2378 2394 2410 2426 2442	2059 2075 2091 2107 2123 2139 2155 2171 2203 2219 2235 2251 2267 2283 2299 2315 2347 2363 2379 2395 2411 2427 2443	2060 2076 2092 2108 2124 2140 2156 2172 2188 2204 2220 2236 2252 2268 2284 2300 2316 2332 2348 2364 2380 2396 2412 2428	2061 2077 2093 2109 2125 2141 2157 2173 2189 2205 2221 2237 2253 2269 2285 2301 2317 2333 2349 2365 2381 2397 2413 2429 2445	2062 2078 2094 2110 2126 2142 2158 2174 2190 2206 2222 2238 2254 2270 2286 2302 2318 2334 2350 2366 2382 2398 2414 2430 2446	2063 2079 2095 2111 2127 2143 2175 2191 2207 2223 2239 2255 2271 2387 2303 2319 2335 2351 2367 2383 2399 2415 2431 2447
81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 88 - 85 - 85 - 85 - 85 - 85	2048 2064 2080 2096 2112 2128 2144 2160 2176 2192 2208 2224 2240 2256 2272 2288 2304 2320 2336 2352 2368 2448 2416 2416 2432	2049 2065 2081 2097 2113 2129 2145 2161 2177 2193 2209 2225 2241 2257 2273 2289 2305 2321 2337 2353 2369 2385 2401 2417 2433 2449	2050 2066 2082 2098 2114 2130 2146 2162 2178 2194 2210 2226 2242 2258 2274 2290 2306 2322 2338 2354 2370 2386 2402 2418 2434 2434	2051 2067 2083 2099 2115 2131 2147 2163 2179 2295 2211 2227 2243 2259 2275 2291 2307 2323 2339 2355 2371 2387 2403 2419 2435 2451	2052 2068 2084 2100 2116 2132 2148 2164 2196 2212 2228 2244 2260 2276 2292 2308 2324 2340 2356 2372 2388 24424 2420 2436 2436 2452	2053 2069 2085 2101 2117 2133 2149 2165 2181 2197 2213 2229 2245 2261 2277 2293 2309 2325 2341 2357 2373 2389 2405 2421 2437 2453	2054 2070 2086 2102 2118 2134 2156 2166 2182 22198 2214 2230 2246 2262 2278 2294 2310 2326 2342 2358 2374 2390 2408 2422 2438 2454	2055 2071 2087 2103 2119 2135 2151 2167 2183 2199 2215 2231 2247 2263 2279 2295 2311 2327 2343 2359 2375 2391 2407 2423 2439 2455	2056 2072 2088 2104 2120 2136 2152 2168 2200 2216 2232 2248 2264 2280 2296 2312 2328 2344 2360 2376 2396 2408 2424 2440 2456	2057 2073 2089 2105 2121 2137 2153 2169 2185 2201 2217 2233 2249 2265 2281 2297 2313 2329 2345 2361 2377 2392 2492 2441 2457	2058 2074 2090 2106 2122 2138 2154 2170 2186 2202 2218 2234 2250 2266 2282 2298 2314 2330 2346 2362 2378 2394 2410 2426 2428 2442 2458	2059 2075 2091 2107 2123 2139 2155 2171 2203 2219 2235 2251 2267 2283 2299 2315 2347 2363 2379 2395 2411 2427 2443 2459	2060 2076 2092 2108 2124 2140 2156 2204 2220 2236 2252 2268 2252 2268 2330 2316 2332 2348 2364 2380 2396 2412 2428 2444 2460	2061 2077 2093 2109 2125 2141 2157 2173 2205 2221 2237 2253 2269 2285 2301 2317 2333 2349 2365 2381 2397 2413 2429 2445 2461	2062 2078 2094 2110 2126 2142 2158 2174 2206 2222 2238 2254 2270 2286 2302 2318 2334 2350 2366 2382 2398 2414 2430 2446 2462	2063 2079 2095 2111 2127 2143 2159 2175 2191 2207 2223 2239 2255 2271 2303 2319 2335 2367 2383 2399 2415 2431 2447 2463
81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 88 - 85 - 85 - 87 - 91 - 92 - 93 - 94 - 95 - 96 - 97 - 98 -	2048 2064 2080 2096 2112 2128 2148 2160 2176 2192 2208 2224 2240 2256 2272 2288 2304 2320 2336 2352 2368 2384 2400 2416 2432	2049 2065 2081 2097 2113 2129 2145 2161 2177 2193 2209 2225 2241 2257 2273 2289 2305 2321 2337 2353 2369 2385 2401 2417 2433	2050 2066 2082 2098 2114 2130 2146 2162 2178 2194 2210 2226 2242 2258 2274 2290 2306 2322 2338 2354 2370 2386 2402 2418 2434	2051 2067 2083 2099 2115 2131 2147 2163 2179 2295 2211 2227 2243 2259 2275 2291 2307 2323 2339 2355 2371 2387 2403 2419 2435	2052 2068 2084 2100 2116 2132 2148 2164 2196 2212 2228 2244 2260 2276 2292 2308 2324 2340 2356 2372 2388 2404 2420 2436	2053 2069 2085 2101 2117 2133 2149 2165 2181 2197 2213 2229 2245 2261 2277 2293 2309 2325 2341 2357 2373 2389 2405 2421 2437	2054 2070 2086 2102 2118 2134 2154 2166 2182 2198 2214 2230 2246 2262 2278 2294 2310 2326 2342 2358 2374 2390 2406 2422 2438	2055 2071 2087 2103 2119 2135 2151 2167 2183 2199 2215 2231 2247 2263 2279 2295 2311 2327 2343 2359 2375 2375 2371 2407 2423 2439	2056 2072 2088 2104 2120 2136 2152 2168 2296 2216 2232 2248 2264 2280 2296 2312 2328 2328 2344 2360 2376 2392 2408 2424 2440	2057 2073 2089 2105 2121 2137 2153 2169 2185 2201 2217 2233 2249 2265 2281 2297 2313 2329 2345 2361 2377 2393 2409 2425 2441	2058 2074 2090 2106 2122 2138 2154 2170 2186 2202 2218 2234 2250 2266 2282 2298 2314 2330 2346 2362 2378 2394 2410 2426 2442	2059 2075 2091 2107 2123 2139 2155 2171 2203 2219 2235 2251 2267 2283 2299 2315 2347 2363 2379 2395 2411 2427 2443	2060 2076 2092 2108 2124 2140 2156 2172 2188 2204 2220 2236 2252 2268 2284 2300 2316 2332 2348 2364 2380 2396 2412 2428	2061 2077 2093 2109 2125 2141 2157 2173 2189 2205 2221 2237 2253 2269 2285 2301 2317 2333 2349 2365 2381 2397 2413 2429 2445	2062 2078 2094 2110 2126 2142 2158 2174 2190 2206 2222 2238 2254 2270 2286 2302 2318 2334 2350 2366 2382 2398 2414 2430 2446	2063 2079 2095 2111 2127 2143 2159 2175 2191 2207 2223 2239 2255 2271 2387 2303 2319 2335 2351 2367 2383 2399 2415 2431 2447
81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 89 - 8A - 8B - 8C - 8D - 91 - 92 - 93 - 94 - 95 - 96 - 97 - 98 - 99 - 98 - 98 - 98 - 98 - 98	2048 2064 2080 2096 2112 2128 2144 2160 2176 2192 2208 2224 2240 2256 2272 2288 2304 2320 2336 2352 2368 2352 2400 2416 2432 2448 2448 2448 2496	2049 2065 2081 2097 2113 2129 2145 2161 2177 2193 2209 2225 2241 2257 2273 2289 2305 2321 2337 2353 2369 2385 2401 2417 2433 2449 2465 2481 2497	2050 2066 2082 2098 2114 2130 2146 2178 2194 2210 2226 2242 2258 2274 2290 2306 2322 2338 2354 2370 2386 2402 2418 2434 2450 2466 2482 2498	2051 2067 2083 2099 2115 2131 2147 2163 2179 2291 2227 2243 2259 2275 2291 2307 2323 2339 2355 2371 2387 2403 2419 2435 2451 2467 2483 2499	2052 2068 2084 2100 2116 2132 2148 2169 2212 2228 2244 2260 2276 2292 2308 2324 2340 2356 2372 2388 2404 2420 2436 2452 2468 2468 2484 2500	2053 2069 2085 2101 2117 2133 2149 2165 2181 2197 2213 2229 2245 2261 2277 2293 2309 2325 2341 2357 2373 2389 2405 2421 2437 2453 2469 2485 2501	2054 2070 2086 2102 2118 2134 2150 2166 2182 2198 2214 2230 2246 2262 2278 2294 2310 2326 2342 2358 2374 2390 2406 2422 2438 2454 2470 2486 2502	2055 2071 2087 2103 2119 2135 2151 2167 2183 2199 2215 2231 2247 2263 2279 2295 2311 2327 2343 2359 2375 2391 2407 2423 2439 2455 2471 2487 2503	2056 2072 2088 2104 2120 2136 2152 2168 2296 2216 2232 2248 2264 2296 2312 2328 2344 2360 2376 2392 2408 2424 2440 2456 2472 2488 2504	2057 2073 2089 2105 2121 2137 2153 2169 2185 2201 2217 2233 2249 2265 2281 2297 2313 2329 2345 2361 2377 2393 2409 2425 241 2457 2473 2489 2505	2058 2074 2090 2106 2122 2138 2154 2170 2186 2202 2218 2234 2250 2266 2282 2298 2314 2330 2346 2362 2378 2394 2410 2426 2442 2442 2442 2442 2442 2458 2474 2490 2506	2059 2075 2091 2107 2123 2139 2155 2171 2187 2203 2219 2235 2251 2267 2283 2299 2315 2347 2363 2379 2395 2411 2427 2443 2459 2475 2491 2507	2060 2076 2092 2108 2124 2140 2156 2172 2188 2204 2220 2236 2252 2268 2284 2300 2316 2332 2348 2364 2396 2412 2428 2444 2460 2476 2492 2508	2061 2077 2093 2109 2125 2141 2157 2173 2205 2221 2237 2253 2269 2285 2301 2317 2333 2349 2365 2381 2397 2413 2429 2445 2477 2493 2509	2062 2078 2094 2110 2126 2142 2158 2174 2190 2206 2222 2238 2254 2270 2286 2302 2318 2334 2350 2366 2382 2414 2430 2446 2462 2478 2494 2510	2063 2079 2095 2111 2127 2143 2159 2175 2191 2207 2223 2239 2255 2271 2287 2303 2319 2335 2351 2367 2383 2399 2415 2431 2447 2463 2479 2495 2511
81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 89 - 8A - 8B - 8C - 8D - 91 - 92 - 93 - 94 - 95 - 96 - 97 - 98 - 99 - 9A - 98 - 98 - 98 - 98 - 98	2048 2064 2080 2096 2112 2128 2144 2160 2176 2192 2208 2224 2240 2256 2272 2288 2304 2336 2352 2368 2384 2406 2416 2432 2448 2448	2049 2065 2081 2097 2113 2129 2145 2161 2177 2193 2209 2225 2241 2257 2273 2289 2305 2321 2337 2353 2369 2385 2401 2417 2433 2449 2465 2481	2050 2066 2082 2098 2114 2130 2146 2162 2178 2194 2210 2226 2242 2258 2274 2290 2306 2322 2338 2354 2370 2386 2402 2418 2434 2450 2466 2482	2051 2067 2083 2099 2115 2131 2147 2163 2179 2211 2227 2243 2259 2275 2291 2307 2323 2339 2355 2371 2387 2409 2419 2435 2451 2467 2483	2052 2068 2084 2100 2116 2132 2148 2169 2212 2228 2244 2260 2276 2292 2308 2324 2340 2356 2372 2388 2442 2468 2452 2468 2484	2053 2069 2085 2101 2117 2133 2149 2165 2181 2197 2213 2229 2245 2261 2277 2293 2309 2325 2341 2357 2373 2389 2405 2421 2437 2453 2469 2485	2054 2070 2086 2102 2118 2134 2150 2166 2182 22198 2214 2230 2246 2262 2278 2294 2310 2326 2342 2358 2374 2390 2406 2422 2438 2454 2470 2486	2055 2071 2087 2103 2119 2135 2151 2167 2183 2199 2215 2231 2247 2263 2279 2295 2311 2327 2343 2359 2375 2391 2407 2423 2439 2455 2471 2487	2056 2072 2088 2104 2120 2136 2152 2168 2296 2216 2232 2248 2264 2296 2312 2328 2344 2360 2376 2392 2408 2404 2456 2472 2488	2057 2073 2089 2105 2121 2137 2153 2169 2185 2201 2217 2233 2249 2265 2281 2297 2313 2329 2345 2361 2377 2393 2402 2425 2441 2457 2473 2489	2058 2074 2090 2106 2122 2138 2154 2170 2186 2202 2218 2234 2250 2266 2282 2298 2314 2330 2346 2362 2378 2394 2410 2426 2442 2442 2442 2442 2442 2449	2059 2075 2091 2107 2123 2139 2155 2171 2187 2203 2219 2235 2251 2267 2283 2299 2315 2347 2363 2379 2395 2411 2427 2443 2459 2475 2491	2060 2076 2092 2108 2124 2140 2156 2172 2188 2204 2220 2236 2252 2268 2284 2300 2316 2332 2348 2364 2396 2412 2428 2444 2460 2476 2492	2061 2077 2093 2109 2125 2141 2157 2173 2189 2205 2221 2237 2253 2269 2285 2301 2317 2333 2349 2365 2381 2397 2413 2429 2445 2461 2477 2493	2062 2078 2094 2110 2126 2142 2158 2174 2190 2206 2222 2238 2254 2270 2286 2302 2318 2334 2350 2366 2382 2414 2430 2446 2462 2478 2494	2063 2079 2095 2111 2127 2143 2159 2175 2191 2207 2223 2239 2255 2271 2303 2319 2335 2351 2367 2383 2399 2415 2431 2447 2463 2479 2495

No.	1	Γ							7	0	0	Δ	В	С	D	E	F
No.			1	2	3	4	5	6	7	8	9	A 70570					
A 28902 5303 2594 2905 2906 2907 2909 2901 2902 2903 2904 2905 2906 2907 2908 2909 2901 2911 2912 2922 2923 2920 2921 2920 2921 2920 2921 2920 2921 2922 2923 2921 2922 2923 2921 2922 2923 2921 2922 2923 2921 2922 2923 2921 2922 2923 2921 2922 2923 2931 2934 2941 2942 2942 2942 2943 2942 2943 2942 2943 <	A0 <u>*</u>																
AΔ =		2576									2601	2602	2603	2604	2605	2606	
March Marc						2612	2613										
Dec	A4 _																
X.Y. 2 6872 2673 2674 2675 2676 2677 2678 2695 2681 2682 2680 2681 2680 2681 2680 2681 2682 2682 2681 2682 2882 <t>2882 2882 2882 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>2669</td><td>2670</td><td>2671</td></t<></t>															2669	2670	2671
\$\frac{2}{2}\frac{2}{1}\frac{2}{2}\frac{2}\frac{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}\frac{2}\f	1 .									2680	2681						
AAL 270	A8 _	2688															
AB _ 2738																	
AC 2 752 2753 2753 2754 2755 2755 2750 2757 2775 2775 2775 2776 2776 2776 2776															2749	2750	
AF = 28794 9785 9786 9787 9788 9789 9798 9799 9879 9879		i	2753	2754													
AFE																	
Bar																	2815
BI L B852 B2843 B2843 B2851 B2850 B2851 B2852 B2854 B2850 B2850 B2850 B2850 B2850 B2850 B2850 B2851 B2852 B2852 B2853 B2854 B2855 B2856 B2857 B2864 B2865 B2867 B2868 B2887 B2884 B2852 B2886 B2887 B2886 B2887 B2886 B2887 B2888 B2889 B2890 B2891 B2892 B2890 B2891 B2892 B2890 B2891 B2894 B2896 B2890 B2891 B2891 B2891 B2891 B2892 B2902 B2912 B2913 B2914 B2914 B2914 B2914 B2914 B2918 B2914 B2915 B2968 B2967 B	1		2817	2818	2819	2820	2821	2822	2823	2824	2825	2826	2827				
BS _ S 2864 2865 2866 2867 2868 2860 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2870 2871 2878 2878 2889 2881 2889 2889 2881 28899 28899 2889 2889 2889 2889 2889 2889 2889 2889 2889 2889 2889 28	B1 _	2832	2833	2834	2835	2836	2837	2838	2839								
BA L 2880 2881 2882 2881 2882 2883 2884 2885 2886 2897 2886 2897 2898 2890 2901 2901 2901 2901 2901 2901 2901 2901 2901 2901 2901 2901 2901 2901 2901 2901 2901 2901 2901 2902 2903 2903 2901 2902 2903 2903 2901 2902 2903 2904 2945 2946 2947 2948 2949 2948 2949 2948 2949 2948 2949 2940 2940 2940 2940 2940 <th< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>																	
15	1	1														2894	2895
B6 — 2912 2913 2914 2915 2916 2917 2918 2929 2929 2929 2929 2929 2921 2924 2945 2946 2947 2948 2949 2950 2951 2952 2953 2955 2956 2957 2958 2959 2957 2958 2959 2950 2950 2952 2953 2954 2955 2956 2967 29571 2972 2973 2974 2975 2958 2969 2968 2969 2968 2969 2960 2967 2988 2989 2999 2969 2969 <t< td=""><td></td><td>2896</td><td>2897</td><td>2898</td><td>2899</td><td>2900</td><td>2901</td><td>2902</td><td>2903</td><td>2904</td><td>2905</td><td>2906</td><td>2907</td><td></td><td></td><td></td><td></td></t<>		2896	2897	2898	2899	2900	2901	2902	2903	2904	2905	2906	2907				
BB	B6 _																
BB	1	1															
BA — 2976 2977 2978 2979 2996 2997 2998 2998 2993 2998 2998 2998 2998 2998 2998 2998 2998 2998 2998 3001 3001 3002 3003 3004 3005 3006 3007 3008 3009 3001 3001 3001 3002 3021 3023 3023 3033 3034 3035 3038 3039 3038 3039 3038 3039 3038 3039 3038 3039 3038 3039 3038 3039 3036 3057 3058 3058 3059 3066 3067 3068 3069 3070 3060 3061 3052 3053 3064 3069 3060 3067 3068 3069 3070 3060 3061 3052 3053 3064 3067 3068 3089 3069 3070 3060 3061 3062 3070 3060 3067 3068 <th< td=""><td></td><td>2960</td><td>2961</td><td>2962</td><td>2963</td><td>2964</td><td>2965</td><td>2966</td><td>2967</td><td>2968</td><td>2969</td><td>2970</td><td>2971</td><td>2972</td><td>2973</td><td>2974</td><td>2975</td></th<>		2960	2961	2962	2963	2964	2965	2966	2967	2968	2969	2970	2971	2972	2973	2974	2975
BBC_ BOC_ BOC_ SOR 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 BDC_ 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 BBC_ 3040 3041 3042 3043 3042 3043 3055 3053 3054 3055 BF_ 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3071 3071 3071 3071 3072 3073 3074 3075 3076 3077 3078 3079 3078 3079 3078 3079 3078 3079 3074 3075 3076 3077 3078 3079 3078 3079 3079 3079 3079 3079 3079 3079 3079																	
BD_ Signar Sign		ł															
No. Proceed Street Proced Street							3029	3030	3031	3032	3033	3034	3035	3036	3037	3038	3039
The color of the																	
CO 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 C1 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3088 3089 3010 310 310 310 310 310 310 310 310 311 3113 3114 3115 3113 3113 3134 3135 3134 3135 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3135 3155 3155 3155 3155 3155 3157 3158 3159 3158 3159 3158 3159 3158 3159 3158 3159 3158 3159 3158 3159 3158 3159 3158 3159 3158 3159 3158 3159 3158 3159 3158 3159	Br _	3030	3031	3030	3033	3000	0001	0002	- 0000	0001							
C1 _ 3088																	
C2 _ 3104		0	1	2	3	4	5	6	7	8	9	A	В				
C3 _ 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3145 3146 3147 3148 3149 3150 3151 3153 3153 3153 3154 3155 3153 3154 3155 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3171 3173 3174 3176 3177 3178 3179 3180 3181 3188 3189 3190 3191 3192 3193 3195 3196 3197 3198 3199 C8 _ 3200 3201 3201 3221 3223 3232 3233 3234 3235 3236 3227 3228 3229 3230 3231 3241 3242 3243 3242 3243 3242 3243 3242 3243 32		3072	3073	3074	3075	3076	3077	3078	3079	3080	3081	3082	3083	3084	3085	3086	3087
C5 _ 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 C6 _ 3168 3169 3170 3171 3173 3174 3175 3176 3177 3180 3181 3183 3189 3199 3191 3192 3193 3194 3195 3196 3197 3188 3189 3199 3191 3192 3193 3194 3195 3196 3197 3188 3189 3199 3191 3192 3193 3194 3195 3196 3197 3188 3189 3199 3191 3192 3193 3194 3195 3198 3199 3198 3199 3198 3199 3198 3199 3198 3199 3190 3211 3212 3213 3214 3245 3243 3243 3245 3226 3223 3233 3234 3245 32	C1 _	3072 3088	3073 3089	3074 3090	3075 3091	3076 3092	3077 3093	3078 3094	3079 3095	3080 3096	3081 3097	3082 3098	3083 3099	3084 3100	3085 3101	3086 3102	3087 3103
C6 _ 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 C7 _ 3184 3185 3186 3187 3188 3189 3190 3191 3195 3196 3197 3198 3199 C8 _ 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3226 3227 3223 3224 3225 3226 3227 3228 3229 3220 3221 3222 3223 3224 3224 3243 3245 3256 3257 3258 3259 3260 3261 3246 3246 3246 3246 3267 3268 3289 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3291 3292 3293<	C1 - C2 -	3072 3088 3104	3073 3089 3105	3074 3090 3106	3075 3091 3107	3076 3092 3108	3077 3093 3109	3078 3094 3110	3079 3095 3111 3127	3080 3096 3112	3081 3097 3113	3082 3098 3114	3083 3099 3115	3084 3100 3116 3132	3085 3101 3117 3133	3086 3102 3118 3134	3087 3103 3119 3135
C7 _ 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 C8 _ 3200 3201 3202 3203 3204 3205 3206 3207 3228 3225 3228 3229 3221 3212 3213 3214 3215 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3224 3241 3242 3243 3244 3244 3243 3244 3244 3243 3244 3241 3242 3243 3244 3243 3244 3243 3244 3243 3244 3245 3246 3247 CC _ 3264 3265 3267 3268 3269 3270 3271 3271 3272 3273 3276 3277 3278 3276 3277 3278 3276 3277 3278<	C1 - C2 - C3 - C4 -	3072 3088 3104 3120 3136	3073 3089 3105 3121 3137	3074 3090 3106 3122 3138	3075 3091 3107 3123 3139	3076 3092 3108 3124 3140	3077 3093 3109 3125 3141	3078 3094 3110 3126 3142	3079 3095 3111 3127 3143	3080 3096 3112 3128 3144	3081 3097 3113 3129 3145	3082 3098 3114 3130 3146	3083 3099 3115 3131 3147	3084 3100 3116 3132 3148	3085 3101 3117 3133 3149	3086 3102 3118 3134 3150	3087 3103 3119 3135 3151
C9 _ 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 CA _ 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 CB _ 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3246 3247 CC _ 3264 3265 3266 3267 3268 3269 3270 3271 3273 3274 3275 3276 3277 3278 3279 3291 3292 3293 3294 3295 CE _ 3296 3297 3298 3299 3300 3301 3302 3303 3304 3306 3307 3308 3309 3310 3311 3312 3313 3314 3315 3316 3317 3318 3319 3323 <td< td=""><td>C1 - C2 - C3 - C4 - C5 -</td><td>3072 3088 3104 3120 3136 3152</td><td>3073 3089 3105 3121 3137 3153</td><td>3074 3090 3106 3122 3138 3154</td><td>3075 3091 3107 3123 3139 3155</td><td>3076 3092 3108 3124 3140 3156</td><td>3077 3093 3109 3125 3141 3157</td><td>3078 3094 3110 3126 3142 3158</td><td>3079 3095 3111 3127 3143 3159</td><td>3080 3096 3112 3128 3144 3160</td><td>3081 3097 3113 3129 3145 3161</td><td>3082 3098 3114 3130 3146 3162</td><td>3083 3099 3115 3131 3147 3163</td><td>3084 3100 3116 3132 3148 3164</td><td>3085 3101 3117 3133 3149 3165</td><td>3086 3102 3118 3134 3150 3166</td><td>3087 3103 3119 3135 3151 3167</td></td<>	C1 - C2 - C3 - C4 - C5 -	3072 3088 3104 3120 3136 3152	3073 3089 3105 3121 3137 3153	3074 3090 3106 3122 3138 3154	3075 3091 3107 3123 3139 3155	3076 3092 3108 3124 3140 3156	3077 3093 3109 3125 3141 3157	3078 3094 3110 3126 3142 3158	3079 3095 3111 3127 3143 3159	3080 3096 3112 3128 3144 3160	3081 3097 3113 3129 3145 3161	3082 3098 3114 3130 3146 3162	3083 3099 3115 3131 3147 3163	3084 3100 3116 3132 3148 3164	3085 3101 3117 3133 3149 3165	3086 3102 3118 3134 3150 3166	3087 3103 3119 3135 3151 3167
CA _ 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 CB _ 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 CC _ 3264 3265 3266 3267 3268 3269 3271 3272 3273 3274 3275 3276 3277 3278 3279 CD _ 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 CE _ 3296 3297 3298 3299 3300 3301 3312 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 D0 _ 3328 3329 3330 3331 3332 3333 3334 3355 3356 3356	C1 _ C2 _ C3 _ C4 _ C5 _ C6 _	3072 3088 3104 3120 3136 3152 3168	3073 3089 3105 3121 3137 3153 3169	3074 3090 3106 3122 3138 3154 3170	3075 3091 3107 3123 3139 3155 3171	3076 3092 3108 3124 3140 3156 3172	3077 3093 3109 3125 3141 3157 3173	3078 3094 3110 3126 3142 3158 3174	3079 3095 3111 3127 3143 3159 3175	3080 3096 3112 3128 3144 3160 3176	3081 3097 3113 3129 3145 3161 3177	3082 3098 3114 3130 3146 3162 3178	3083 3099 3115 3131 3147 3163 3179 3195	3084 3100 3116 3132 3148 3164 3180 3196	3085 3101 3117 3133 3149 3165 3181 3197	3086 3102 3118 3134 3150 3166 3182 3198	3087 3103 3119 3135 3151 3167 3183 3199
CB _ 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 CC _ 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 CD _ 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3291 3292 3293 3294 3295 CE _ 3296 3297 3298 3299 3300 3301 3302 3303 3305 3306 3305 3306 3307 3308 3309 3310 3311 3311 3311 3311 3313 3313 3313 3333 3333 3334 3352 3323 3323 3344 3342 3343 3343 3355 3363 3364 3365 3366 3367 3368 3369 3371 3373 3373 3373 3373 3373 <t< td=""><td>C1 - C2 - C3 - C4 - C5 - C6 - C7 - C8 -</td><td>3072 3088 3104 3120 3136 3152 3168 3184 3200</td><td>3073 3089 3105 3121 3137 3153 3169 3185 3201</td><td>3074 3090 3106 3122 3138 3154 3170 3186 3202</td><td>3075 3091 3107 3123 3139 3155 3171 3187 3203</td><td>3076 3092 3108 3124 3140 3156 3172 3188 3204</td><td>3077 3093 3109 3125 3141 3157 3173 3189 3205</td><td>3078 3094 3110 3126 3142 3158 3174 3190 3206</td><td>3079 3095 3111 3127 3143 3159 3175 3191 3207</td><td>3080 3096 3112 3128 3144 3160 3176 3192 3208</td><td>3081 3097 3113 3129 3145 3161 3177 3193 3209</td><td>3082 3098 3114 3130 3146 3162 3178 3194 3210</td><td>3083 3099 3115 3131 3147 3163 3179 3195 3211</td><td>3084 3100 3116 3132 3148 3164 3180 3196 3212</td><td>3085 3101 3117 3133 3149 3165 3181 3197 3213</td><td>3086 3102 3118 3134 3150 3166 3182 3198 3214</td><td>3087 3103 3119 3135 3151 3167 3183 3199 3215</td></t<>	C1 - C2 - C3 - C4 - C5 - C6 - C7 - C8 -	3072 3088 3104 3120 3136 3152 3168 3184 3200	3073 3089 3105 3121 3137 3153 3169 3185 3201	3074 3090 3106 3122 3138 3154 3170 3186 3202	3075 3091 3107 3123 3139 3155 3171 3187 3203	3076 3092 3108 3124 3140 3156 3172 3188 3204	3077 3093 3109 3125 3141 3157 3173 3189 3205	3078 3094 3110 3126 3142 3158 3174 3190 3206	3079 3095 3111 3127 3143 3159 3175 3191 3207	3080 3096 3112 3128 3144 3160 3176 3192 3208	3081 3097 3113 3129 3145 3161 3177 3193 3209	3082 3098 3114 3130 3146 3162 3178 3194 3210	3083 3099 3115 3131 3147 3163 3179 3195 3211	3084 3100 3116 3132 3148 3164 3180 3196 3212	3085 3101 3117 3133 3149 3165 3181 3197 3213	3086 3102 3118 3134 3150 3166 3182 3198 3214	3087 3103 3119 3135 3151 3167 3183 3199 3215
CD_ 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 CE_ 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 CF_ 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 D0_ 3328 3329 3330 3331 3331 3331 3331 3331 3331 3343 3343 3350 3351 3352 3353 3356 3357 3358 3359 3350 3351 3352 3353 3354 3355 3356 3357 3358 3357 3373 3374 3373 3374 3373 3374 3373 3374 3373 3374 3373 3374 3373 3374 3373 3374 3374 33	C1 _ C2 _ C3 _ C4 _ C5 _ C6 _ C7 _ C8 _ C9 _	3072 3088 3104 3120 3136 3152 3168 3184 3200 3216	3073 3089 3105 3121 3137 3153 3169 3185 3201 3217	3074 3090 3106 3122 3138 3154 3170 3186 3202 3218	3075 3091 3107 3123 3139 3155 3171 3187 3203 3219	3076 3092 3108 3124 3140 3156 3172 3188 3204 3220	3077 3093 3109 3125 3141 3157 3173 3189 3205 3221	3078 3094 3110 3126 3142 3158 3174 3190 3206 3222	3079 3095 3111 3127 3143 3159 3175 3191 3207 3223	3080 3096 3112 3128 3144 3160 3176 3192 3208 3224	3081 3097 3113 3129 3145 3161 3177 3193 3209 3225	3082 3098 3114 3130 3146 3162 3178 3194 3210 3226	3083 3099 3115 3131 3147 3163 3179 3195 3211 3227	3084 3100 3116 3132 3148 3164 3180 3196 3212 3228	3085 3101 3117 3133 3149 3165 3181 3197 3213 3229	3086 3102 3118 3134 3150 3166 3182 3198 3214 3230	3087 3103 3119 3135 3151 3167 3183 3199 3215 3231
CE _ 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 CF _ 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 D0 _ 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 D1 _ 3344 3345 3346 3347 3348 3349 3350 3351 3353 3354 3355 3356 3356 3366 3367 3368 3369 3370 3371 3372 3373 3373 3373 3373 3373 3373 3373 3371 3373 3373 3371 3373 3373 3371 3373 3373 3374 3375 3368 3389 3400 3401 3402 3403 3404 3406 <t< td=""><td>C1 - C2 - C3 - C4 - C5 - C6 - C7 - C8 - C9 - CA -</td><td>3072 3088 3104 3120 3136 3152 3168 3184 3200 3216 3232</td><td>3073 3089 3105 3121 3137 3153 3169 3185 3201 3217 3233</td><td>3074 3090 3106 3122 3138 3154 3170 3186 3202 3218 3234</td><td>3075 3091 3107 3123 3139 3155 3171 3187 3203 3219 3235</td><td>3076 3092 3108 3124 3140 3156 3172 3188 3204 3220 3236</td><td>3077 3093 3109 3125 3141 3157 3173 3189 3205 3221 3237</td><td>3078 3094 3110 3126 3142 3158 3174 3190 3206 3222 3238</td><td>3079 3095 3111 3127 3143 3159 3175 3191 3207 3223 3239</td><td>3080 3096 3112 3128 3144 3160 3176 3192 3208 3224 3240</td><td>3081 3097 3113 3129 3145 3161 3177 3193 3209 3225 3241</td><td>3082 3098 3114 3130 3146 3162 3178 3194 3210 3226 3242</td><td>3083 3099 3115 3131 3147 3163 3179 3195 3211 3227 3243 3259</td><td>3084 3100 3116 3132 3148 3164 3180 3196 3212 3228 3244 3260</td><td>3085 3101 3117 3133 3149 3165 3181 3197 3213 3229 3245</td><td>3086 3102 3118 3134 3150 3166 3182 3198 3214 3230 3246</td><td>3087 3103 3119 3135 3151 3167 3183 3199 3215 3231 3247 3263</td></t<>	C1 - C2 - C3 - C4 - C5 - C6 - C7 - C8 - C9 - CA -	3072 3088 3104 3120 3136 3152 3168 3184 3200 3216 3232	3073 3089 3105 3121 3137 3153 3169 3185 3201 3217 3233	3074 3090 3106 3122 3138 3154 3170 3186 3202 3218 3234	3075 3091 3107 3123 3139 3155 3171 3187 3203 3219 3235	3076 3092 3108 3124 3140 3156 3172 3188 3204 3220 3236	3077 3093 3109 3125 3141 3157 3173 3189 3205 3221 3237	3078 3094 3110 3126 3142 3158 3174 3190 3206 3222 3238	3079 3095 3111 3127 3143 3159 3175 3191 3207 3223 3239	3080 3096 3112 3128 3144 3160 3176 3192 3208 3224 3240	3081 3097 3113 3129 3145 3161 3177 3193 3209 3225 3241	3082 3098 3114 3130 3146 3162 3178 3194 3210 3226 3242	3083 3099 3115 3131 3147 3163 3179 3195 3211 3227 3243 3259	3084 3100 3116 3132 3148 3164 3180 3196 3212 3228 3244 3260	3085 3101 3117 3133 3149 3165 3181 3197 3213 3229 3245	3086 3102 3118 3134 3150 3166 3182 3198 3214 3230 3246	3087 3103 3119 3135 3151 3167 3183 3199 3215 3231 3247 3263
CF _ 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 D0 _ 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 D1 _ 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3355 3356 3357 3358 3359 D2 _ 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3371 3372 3373 3374 3375 D3 _ 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 D4 _ 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403	C1 - C2 - C3 - C4 - C5 - C6 - C7 - C8 - C9 - CA - CB - CC - CC - CC - CC - CC - CC	3072 3088 3104 3120 3136 3152 3168 3184 3200 3216 3232 3248 3264	3073 3089 3105 3121 3137 3153 3169 3185 3201 3217 3233 3249 3265	3074 3090 3106 3122 3138 3154 3170 3186 3202 3218 3234 3250 3266	3075 3091 3107 3123 3139 3155 3171 3187 3203 3219 3235 3251 3267	3076 3092 3108 3124 3140 3156 3172 3188 3204 3220 3236 3252 3268	3077 3093 3109 3125 3141 3157 3173 3189 3205 3221 3237 3253 3269	3078 3094 3110 3126 3142 3158 3174 3190 3206 3222 3238 3254 3270	3079 3095 3111 3127 3143 3159 3175 3191 3207 3223 3239 3255 3271	3080 3096 3112 3128 3144 3160 3176 3192 3208 3224 3240 3256	3081 3097 3113 3129 3145 3161 3177 3193 3209 3225 3241 3257 3273	3082 3098 3114 3130 3146 3162 3178 3194 3210 3226 3242 3258 3274	3083 3099 3115 3131 3147 3163 3179 3195 3211 3227 3243 3259 3275	3084 3100 3116 3132 3148 3164 3180 3196 3212 3228 3244 3260 3276	3085 3101 3117 3133 3149 3165 3181 3197 3213 3229 3245 3261 3277	3086 3102 3118 3134 3150 3166 3182 3198 3214 3230 3246 3262 3278	3087 3103 3119 3135 3151 3167 3183 3199 3215 3231 3247 3263 3279
D1 _ 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 3357 3358 3359 D2 _ 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3371 3371 3372 3373 3374 3375 D3 _ 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 D4 _ 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3403 3404 3405 3406 3407 D5 _ 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3422 3423 D6 _ 3424 3425 3426 3427 3428 3429 3430	C1 - C2 - C3 - C4 - C5 - C6 - C7 - C8 - C9 - CA - CD - CD -	3072 3088 3104 3120 3136 3152 3168 3184 3200 3216 3232 3248 3264 3280	3073 3089 3105 3121 3137 3153 3169 3185 3201 3217 3233 3249 3265 3281	3074 3090 3106 3122 3138 3154 3170 3186 3202 3218 3234 3250 3266 3282	3075 3091 3107 3123 3139 3155 3171 3187 3203 3235 3251 3267 3283	3076 3092 3108 3124 3140 3156 3172 3188 3204 3220 3236 3252 3268 3284	3077 3093 3109 3125 3141 3157 3173 3189 3205 3221 3237 3253 3269 3285	3078 3094 3110 3126 3142 3158 3174 3190 3206 3222 3238 3254 3270 3286	3079 3095 3111 3127 3143 3159 3175 3191 3207 3223 3239 3255 3271 3287	3080 3096 3112 3128 3144 3160 3176 3192 3208 3224 3240 3256 3272 3288	3081 3097 3113 3129 3145 3161 3177 3193 3209 3225 3241 3257 3273 3289	3082 3098 3114 3130 3146 3162 3178 3194 3210 3226 3242 3258 3274 3290	3083 3099 3115 3131 3147 3163 3179 3195 3211 3227 3243 3259 3275 3291	3084 3100 3116 3132 3148 3164 3180 3196 3212 3228 3244 3260 3276 3292	3085 3101 3117 3133 3149 3165 3181 3197 3213 3229 3245 3261 3277 3293	3086 3102 3118 3134 3150 3166 3182 3198 3214 3230 3246 3262 3278 3294	3087 3103 3119 3135 3151 3167 3183 3199 3215 3231 3247 3263 3279 3295
D1 _ 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 3357 3358 3359 D2 _ 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3371 3371 3372 3373 3374 3375 D3 _ 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 D4 _ 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 D5 _ 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 D6 _ 3424 3424 3443 3444 3445 3446 3447 3448 3449 3450	C1 - C2 - C3 - C4 - C6 - C7 - C8 - C9 - CA - CB - CD - CD - CE - CE - CE - CE - CE - CE	3072 3088 3104 3120 3136 3152 3168 3184 3200 3216 3232 3248 3264 3280 3296	3073 3089 3105 3121 3137 3153 3169 3185 3201 3217 3233 3249 3265 3281 3297	3074 3090 3106 3122 3138 3154 3170 3186 3202 3218 3234 3250 3266 3282 3298	3075 3091 3107 3123 3139 3155 3171 3187 3203 3219 3235 3251 3267 3283 3299	3076 3092 3108 3124 3140 3156 3172 3188 3204 3220 3236 3252 3268 3284 3300	3077 3093 3109 3125 3141 3157 3173 3189 3205 3221 3237 3253 3269 3285 3301	3078 3094 3110 3126 3142 3158 3174 3190 3206 3222 3238 3254 3270 3286 3302	3079 3095 3111 3127 3143 3159 3175 3191 3207 3223 3239 3255 3271 3287 3303	3080 3096 3112 3128 3144 3160 3176 3192 3208 3224 3240 3256 3272 3288 3304	3081 3097 3113 3129 3145 3161 3177 3193 3209 3225 3241 3257 3273 3289 3305	3082 3098 3114 3130 3146 3162 3178 3194 3210 3226 3242 3258 3274 3290 3306	3083 3099 3115 3131 3147 3163 3179 3195 3211 3227 3243 3259 3275 3291 3307	3084 3100 3116 3132 3148 3164 3180 3212 3228 3244 3260 3276 3292 3308	3085 3101 3117 3133 3149 3165 3181 3197 3213 3229 3245 3261 3277 3293 3309	3086 3102 3118 3134 3150 3166 3182 3198 3214 3230 3246 3262 3278 3294 3310	3087 3103 3119 3135 3151 3167 3183 3199 3215 3231 3247 3263 3279 3295 3311
D3 _ 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 D4 _ 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 D5 _ 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 D6 _ 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 D7 _ 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3453 3454 3453 3454 3453 3454 3453 3461 3466 3467 3468 3469 3470 3471 3471 <td< td=""><td>C1 _ C2 _ C3 _ C4 _ C5 _ C6 _ C7 _ C8 _ C9 _ CA _ CD _ CC _ CD _ CE _ CF _ CF _ CF _ CF _ CF _ CF _ CF</td><td>3072 3088 3104 3120 3136 3152 3168 3296 3216 3232 3248 3264 3280 3296 3312</td><td>3073 3089 3105 3121 3137 3153 3169 3185 3201 3217 3233 3249 3265 3281 3297 3313</td><td>3074 3090 3106 3122 3138 3154 3170 3186 3202 3218 3234 3250 3266 3282 3298 3314</td><td>3075 3091 3107 3123 3139 3155 3171 3187 3203 3219 3235 3251 3267 3283 3299 3315</td><td>3076 3092 3108 3124 3140 3156 3172 3188 3204 3236 3252 3268 3284 3300 3316</td><td>3077 3093 3109 3125 3141 3157 3173 3189 3205 3221 3237 3253 3269 3285 3301 3317 3333</td><td>3078 3094 3110 3126 3142 3158 3174 3190 3206 3222 3238 3254 3270 3286 3302 3318 3334</td><td>3079 3095 3111 3127 3143 3159 3175 3191 3207 3223 3239 3255 3271 3287 3303 3319 3335</td><td>3080 3096 3112 3128 3144 3160 3176 3192 3208 3224 3240 3256 3272 3288 3304 3320 3336</td><td>3081 3097 3113 3129 3145 3161 3177 3193 3209 3225 3241 3257 3273 3289 3305 3321 3337</td><td>3082 3098 3114 3130 3146 3162 3178 3194 3210 3226 3242 3258 3274 3290 3306 3322 3338</td><td>3083 3099 3115 3131 3147 3163 3179 3195 3211 3227 3243 3259 3275 3291 3307 3323 3339</td><td>3084 3100 3116 3132 3148 3164 3196 3212 3228 3244 3260 3276 3292 3308 3324 3340</td><td>3085 3101 3117 3133 3149 3165 3181 3197 3213 3229 3245 3261 3277 3293 3309 3325 3341</td><td>3086 3102 3118 3134 3150 3166 3182 3198 3214 3230 3246 3262 3278 3294 3310 3326 3342</td><td>3087 3103 3119 3135 3151 3167 3183 3199 3215 3231 3247 3263 3279 3295 3311 3327 3343</td></td<>	C1 _ C2 _ C3 _ C4 _ C5 _ C6 _ C7 _ C8 _ C9 _ CA _ CD _ CC _ CD _ CE _ CF _ CF _ CF _ CF _ CF _ CF _ CF	3072 3088 3104 3120 3136 3152 3168 3296 3216 3232 3248 3264 3280 3296 3312	3073 3089 3105 3121 3137 3153 3169 3185 3201 3217 3233 3249 3265 3281 3297 3313	3074 3090 3106 3122 3138 3154 3170 3186 3202 3218 3234 3250 3266 3282 3298 3314	3075 3091 3107 3123 3139 3155 3171 3187 3203 3219 3235 3251 3267 3283 3299 3315	3076 3092 3108 3124 3140 3156 3172 3188 3204 3236 3252 3268 3284 3300 3316	3077 3093 3109 3125 3141 3157 3173 3189 3205 3221 3237 3253 3269 3285 3301 3317 3333	3078 3094 3110 3126 3142 3158 3174 3190 3206 3222 3238 3254 3270 3286 3302 3318 3334	3079 3095 3111 3127 3143 3159 3175 3191 3207 3223 3239 3255 3271 3287 3303 3319 3335	3080 3096 3112 3128 3144 3160 3176 3192 3208 3224 3240 3256 3272 3288 3304 3320 3336	3081 3097 3113 3129 3145 3161 3177 3193 3209 3225 3241 3257 3273 3289 3305 3321 3337	3082 3098 3114 3130 3146 3162 3178 3194 3210 3226 3242 3258 3274 3290 3306 3322 3338	3083 3099 3115 3131 3147 3163 3179 3195 3211 3227 3243 3259 3275 3291 3307 3323 3339	3084 3100 3116 3132 3148 3164 3196 3212 3228 3244 3260 3276 3292 3308 3324 3340	3085 3101 3117 3133 3149 3165 3181 3197 3213 3229 3245 3261 3277 3293 3309 3325 3341	3086 3102 3118 3134 3150 3166 3182 3198 3214 3230 3246 3262 3278 3294 3310 3326 3342	3087 3103 3119 3135 3151 3167 3183 3199 3215 3231 3247 3263 3279 3295 3311 3327 3343
D4 _ 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 D5 _ 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 D6 _ 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 D7 _ 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3455 3451 3452 3453 3454 3455 D8 _ 3456 3457 3458 3459 3460 3461 3462 3463 3461 3467 3468 3469 3470 3471 3478 3472 3488 3489 3490 3491	C1 _ C2 _ C3 _ C4 _ C5 _ C6 _ C7 _ C8 _ C9 _ CA _ CD _ CC _ CD _ CE _ CT _ CD _ CI _ CI _ CI _ CI _ CI _ CI _ CI	3072 3088 3104 3120 3136 3152 3168 3200 3216 3232 3248 3264 3280 3296 3312	3073 3089 3105 3121 3137 3153 3165 3201 3217 3233 3249 3265 3281 3297 3313 3329 3345	3074 3090 3106 3122 3138 3154 3170 3186 3202 3218 3234 3250 3266 3282 3298 3314	3075 3091 3107 3123 3139 3155 3171 3187 3203 3219 3235 3251 3267 3283 3299 3315	3076 3092 3108 3124 3140 3156 3172 3188 3204 3220 3236 3252 3268 3284 3300 3316 3332 3348	3077 3093 3109 3125 3141 3157 3173 3189 3205 3221 3237 3253 3269 3285 3301 3317 3333 3349	3078 3094 3110 3126 3142 3158 3174 3190 3206 3222 3238 3254 3270 3286 3302 3318	3079 3095 3111 3127 3143 3159 3175 3191 3207 3223 3239 3255 3271 3287 3303 3319 3335 3351	3080 3096 3112 3128 3144 3160 3176 3192 3208 3224 3240 3256 3272 3288 3304 3320	3081 3097 3113 3129 3145 3161 3177 3193 3209 3225 3241 3257 3273 3289 3305 3321 3337 3353	3082 3098 3114 3130 3146 3162 3178 3210 3226 3242 3258 3274 3290 3306 3322 3338 3354	3083 3099 3115 3131 3147 3163 3179 3195 3211 3227 3243 3259 3275 3291 3307 3323 3339 3355	3084 3100 3116 3132 3148 3164 3196 3212 3228 3244 3260 3276 3292 3308 3324 3340 3356	3085 3101 3117 3133 3149 3165 3181 3197 3213 3229 3245 3261 3277 3293 3309 3325 3341 3357	3086 3102 3118 3134 3150 3166 3182 3214 3230 3246 3262 3278 3394 3310 3326	3087 3103 3119 3135 3151 3167 3183 329 3215 3231 3247 3263 3279 3295 3311 3327 3343 3359
D5 _ 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 D6 _ 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 D7 _ 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3453 3454 3455 D8 _ 3456 3457 3458 3459 3460 3461 3462 3463 3464 3467 3468 3469 3470 3471 D9 _ 3472 3473 3474 3475 3476 3477 3478 3490 3481 3482 3483 3484 3485 3486 3487 DA _ 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500	C1 _ C2 _ C3 _ C4 _ C5 _ C6 _ C7 _ C8 _ C9 _ CA _ CE _ CC _ CF _ CD _ CE _ CF _ D1 _ D2 _ D2 _ C2 _ CD _ C5 _ C7 _ C7 _ C7 _ C7 _ C7 _ C7 _ C7	3072 3088 3104 3120 3136 3152 3168 3184 3200 3216 3232 3248 3264 3290 3312 3328 3312 3328 3344 3360	3073 3089 3105 3121 3137 3153 3169 3185 3201 3217 3233 3249 3265 3281 3297 3313 3329 3345 3361	3074 3090 3106 3122 3138 3154 3170 3186 3202 3218 3234 3250 3266 3282 3298 3314 3330 3346 3362	3075 3091 3107 3123 3139 3155 3171 3187 3203 3219 3235 3251 3267 3283 3299 3315 3311 3347 3363	3076 3092 3108 3124 3140 3156 3172 3188 3204 3220 3236 3252 3268 3284 3300 3316 3332 3348 3348	3077 3093 3109 3125 3141 3157 3173 3205 3221 3237 3253 3269 3285 3301 3317 3333 3349 3365	3078 3094 3110 3126 3142 3158 3174 3190 3206 3222 3238 3254 3270 3286 3302 3318 3334 3350 3366	3079 3095 3111 3127 3143 3159 3175 3191 3207 3223 3239 3255 3271 3287 3303 3319 3335 3351 3367	3080 3096 3112 3128 3144 3160 3176 3192 3208 3224 3240 3256 3272 3288 3304 3320 3336 3352 3368	3081 3097 3113 3129 3145 3161 3177 3193 3209 3225 3241 3257 3273 3289 3305 3321 3337 3353 3369	3082 3098 3114 3130 3146 3162 3178 3194 3210 3226 3242 3258 3274 3290 3306 3322 3338 3354 3370	3083 3099 3115 3131 3147 3163 3179 3195 3211 3227 3243 3259 3275 3291 3307 3323 3339 3355 3371	3084 3100 3116 3132 3148 3164 3196 3212 3228 3244 3260 3276 3292 3308 3324 3340 3356 3372	3085 3101 3117 3133 3149 3165 3181 3197 3213 3229 3245 3261 3277 3293 3309 3325 3341 3357 3373	3086 3102 3118 3134 3150 3166 3182 3198 3214 3230 3246 3262 3278 3294 3310 3326 3342 3358 3374	3087 3103 3119 3135 3151 3167 3183 3199 3215 3231 3247 3263 3279 3295 3311 3327 3343 3359 3375
D7 - 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3453 3454 3455 D8 - 3456 3457 3458 3459 3460 3461 3462 3463 3464 3465 3466 3467 3468 3469 3470 3471 D9 - 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 DA - 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 3501 3502 3503 DB - 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 DC - 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529	C1 _ C2 _ C3 _ C4 _ C5 _ C6 _ C7 _ C8 _ C9 _ CA _ CE _ CC _ CF _ CD _ CE _ CF _ D1 _ D2 _ D3 _ C3 _ C5 _ C5 _ C5 _ C5 _ C7 _ C7 _ C7 _ C7	3072 3088 3104 3120 3136 3152 3168 3184 3206 3216 3232 3248 3264 3290 3312 3328 3344 3360 3376	3073 3089 3105 3121 3137 3153 3169 3185 3201 3217 3233 3249 3265 3281 3297 3313 3329 3345 3361 3377	3074 3090 3106 3122 3138 3154 3170 3186 3202 3218 3234 3250 3266 3282 3298 3314 3330 3346 3362 3378	3075 3091 3107 3123 3139 3155 3171 3187 3203 3219 3235 3251 3267 3283 3299 3315 3331 3347 3363 3379	3076 3092 3108 3124 3140 3156 3172 3188 3204 3220 3236 3252 3268 3284 3300 3316 3332 3348 3364 3380	3077 3093 3109 3125 3141 3157 3173 3205 3221 3237 3253 3269 3285 3301 3317 3333 3349 3365 3381	3078 3094 3110 3126 3142 3158 3174 3190 3206 3222 3238 3254 3270 3286 3302 3318 3334 3350 3366 3382	3079 3095 3111 3127 3143 3159 3175 3191 3207 3223 3239 3255 3271 3287 3303 3319 3351 3367 3383	3080 3096 3112 3128 3144 3160 3176 3192 3208 3224 3240 3256 3272 3288 3304 3320 3336 3352 3368 3384	3081 3097 3113 3129 3145 3161 3177 3193 3209 3225 3241 3257 3273 3289 3305 3321 3337 3353 3369 3385	3082 3098 3114 3130 3146 3162 3178 3194 3210 3226 3242 3258 3274 3290 3306 3322 3338 3354 3370 3386	3083 3099 3115 3131 3147 3163 3179 3195 3211 3227 3243 3259 3275 3291 3307 3323 3339 3355 3371 3387	3084 3100 3116 3132 3148 3164 3190 3212 3228 3244 3260 3276 3292 3308 3324 3340 3356 3372 3388	3085 3101 3117 3133 3149 3165 3181 3197 3213 3229 3245 3261 3277 3293 3309 3325 3341 3357 3373 3389	3086 3102 3118 3134 3150 3166 3182 3194 3214 3230 3246 3262 3278 3294 3310 3326 3342 3358 3374 3390 3406	3087 3103 3119 3135 3151 3167 3183 3199 3215 3231 3247 3263 3279 3295 3311 3327 3343 3359 3375 3391
D8 _ 3456 3457 3458 3459 3460 3461 3462 3463 3464 3465 3466 3467 3468 3469 3470 3471 D9 _ 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 DA _ 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 3501 3502 3503 DB _ 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 DC _ 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3551 DD _ 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545	C1 _ C2 _ C3 _ C4 _ C5 _ C6 _ C7 _ C8 _ C9 _ CA _ CD _ CE _ CF _ D1 _ D1 _ D2 _ D3 _ D4 _ D5 _ C5 _ C	3072 3088 3104 3120 3136 3152 3168 3296 3216 3232 3248 3264 3280 3296 3312 3328 3344 3360 3376 3392 3408	3073 3089 3105 3121 3137 3153 3169 3185 3201 3217 3233 3249 3265 3281 3297 3313 3329 3345 3361 3377 3393 3409	3074 3090 3106 3122 3138 3154 3170 3186 3202 3218 3234 3250 3266 3282 3298 3314 3330 3346 3346 3378 3394 3410	3075 3091 3107 3123 3139 3155 3171 3187 3203 3219 3235 3251 3267 3283 3299 3315 3331 3347 3363 3379 3395 3411	3076 3092 3108 3124 3140 3156 3172 3188 3204 3236 3252 3268 3284 3300 3316 3332 3348 3348 3360 3396 3412	3077 3093 3109 3125 3141 3157 3173 3295 3221 3237 3253 3269 3285 3301 3317 3333 3349 3365 3381 3397 3413	3078 3094 3110 3126 3142 3158 3174 3190 3206 3222 3238 3254 3270 3286 3302 3318 3334 3350 3366 3382 3398 3414	3079 3095 3111 3127 3143 3159 3175 3191 3207 3223 3255 3271 3287 3303 3319 3335 3351 3367 3383 3399 3415	3080 3096 3112 3128 3144 3160 3176 3192 3208 3224 3240 3256 3272 3288 3304 3320 3336 3358 3368 3384 3400 3416	3081 3097 3113 3129 3145 3161 3177 3193 3209 3225 3241 3257 3273 3289 3305 3321 3337 3359 3369 3385 3401 3417	3082 3098 3114 3130 3146 3162 3178 3194 3210 3226 3242 3258 3274 3290 3306 3322 3338 3354 3370 3386 3402 3418	3083 3099 3115 3131 3147 3163 3179 3195 3211 3227 3243 3259 3275 3291 3307 3323 3339 3355 3371 3387 3403 3419	3084 3100 3116 3132 3148 3164 3180 3196 3212 3228 3244 3260 3276 3292 3308 3324 3340 3356 3372 3388 3404 3420	3085 3101 3117 3133 3149 3165 3181 3197 3213 3229 3245 3261 3277 3293 3309 3325 3341 3357 3373 3389 3405 3421	3086 3102 3118 3134 3150 3166 3182 3198 3214 3230 3246 3262 3278 3294 3310 3326 3342 3358 3374 3390 3406 3422	3087 3103 3119 3135 3151 3167 3183 3199 3215 3231 3247 3263 3279 3295 3311 3327 3343 3359 3375 3391 3407 3423
D9 - 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 DA - 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 3501 3502 3503 DB - 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 DC - 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 DD - 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 DE - 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561	C1 _ C2 _ C3 _ C4 _ C5 _ C6 _ C7 _ C8 _ C9 _ CA _ CD _ CE _ CF _ D1 _ D2 _ D3 _ D4 _ D5 _ D6 _ D6 _ C6 _ C6 _ C7 _ C7 _ C7 _ C7 _ C8 _ C7 _ C7 _ C8 _ C7 _ C8 _ C7 _ C7	3072 3088 3104 3120 3136 3152 3168 3296 3216 3232 3248 3264 3280 3296 3312 3328 3344 3360 3376 3392 3408 3424	3073 3089 3105 3121 3137 3159 3185 3201 3217 3233 3249 3265 3281 3297 3313 3329 3345 3361 3377 3393 3409 3425	3074 3090 3106 3122 3138 3154 3170 3186 3202 3218 3234 3250 3262 3298 3314 3346 3362 3378 3394 3410 3426	3075 3091 3107 3123 3139 3155 3171 3187 3203 3219 3235 3251 3267 3283 3299 3315 3347 3363 3379 3395 3411 3427	3076 3092 3108 3124 3140 3156 3172 3188 3204 3236 3252 3268 3284 3300 3316 3332 3348 3364 3380 3396 3412 3428	3077 3093 3109 3125 3141 3157 3173 3189 3205 3221 3237 3253 3269 3285 3301 3317 3333 3349 3365 3381 3397 3413 3429	3078 3094 3110 3126 3142 3158 3174 3190 3202 3238 3254 3270 3286 3302 3318 3334 3356 3366 3382 3398 3414 3430	3079 3095 3111 3127 3143 3159 3175 3191 3207 3223 3239 3255 3271 3287 3303 3319 3335 3351 3367 3383 3399 3415 3431	3080 3096 3112 3128 3144 3160 3176 3192 3208 3224 3240 3256 3272 3288 3304 3320 3336 3352 3368 3384 3400 3416 3432	3081 3097 3113 3129 3145 3161 3177 3193 3205 3241 3257 3273 3289 3305 3321 3337 3353 3365 3365 3401 3417 3433	3082 3098 3114 3130 3146 3162 3178 3194 3210 3226 3242 3258 3274 3290 3306 3322 3338 3354 3370 3386 3402 3418 3434	3083 3099 3115 3131 3147 3163 3179 3195 3211 3227 3243 3259 3275 3291 3307 3323 3339 3355 3371 3387 3403 3419 3435	3084 3100 3116 3132 3148 3164 3180 3196 3212 3228 3244 3260 3276 3292 3308 3324 3340 3356 3372 3388 3404 3420 3436	3085 3101 3117 3133 3149 3165 3181 3197 3213 3229 3245 3261 3277 3293 3309 3325 3341 3357 3373 3389 3405 3421 3437	3086 3102 3118 3134 3150 3166 3182 3198 3214 3230 3246 3262 3278 3294 3310 3326 3342 3358 3374 3390 3406 3422 3438	3087 3103 3119 3135 3151 3167 3183 3199 3215 3231 3247 3263 3279 3295 3311 3327 3343 3359 3375 3391 3407 3423 3439
DB_ 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 DC_ 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 DD_ 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 DE_ 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565 3566 3577 DF_ 3568 3569 3570 3571 3573 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583	C1 _ C2 _ C3 _ C4 _ C5 _ C6 _ C7 _ C8 _ C9 _ CA _ CD _ CE _ CF _ D1 _ D2 _ D3 _ D4 _ D5 _ D6 _ D7 _ C6 _ D7 _ C	3072 3088 3104 3120 3136 3152 3168 3200 3216 3232 3248 3264 3280 3296 3312 3328 3344 3360 3376 3392 3408 3424 3440	3073 3089 3105 3121 3137 3153 3169 3185 3201 3217 3233 3249 3265 3281 3297 3313 3329 3345 3361 3377 3393 3409 3425 3441	3074 3090 3106 3122 3138 3154 3170 3186 3202 3218 3234 3250 3262 3298 3314 3346 3362 3378 3394 3410 3426 3442	3075 3091 3107 3123 3139 3155 3171 3187 3203 3219 3235 3251 3267 3283 3299 3315 3347 3347 3367 3379 3395 3411 3427 3443	3076 3092 3108 3124 3140 3156 3172 3188 3204 3236 3252 3268 3284 3300 3316 3332 3348 3348 3360 3396 3412 3428 3444	3077 3093 3109 3125 3141 3157 3173 3293 3221 3237 3253 3269 3285 3301 3317 3333 3349 3365 3381 3397 3413 3429 3445	3078 3094 3110 3126 3142 3158 3174 3190 3206 3222 3238 3254 3270 3286 3302 3318 3350 3366 3382 3398 3414 3430 3446	3079 3095 3111 3127 3143 3159 3175 3191 3207 3223 3239 3255 3271 3287 3303 3319 3335 3351 3367 3383 3399 3415 3431 3447	3080 3096 3112 3128 3144 3160 3176 3192 3208 3224 3240 3256 3272 3288 3304 3320 3336 3352 3368 3344 3400 3416 3432 3448	3081 3097 3113 3129 3145 3161 3177 3193 3205 3225 3241 3257 3273 3289 3305 3321 3353 3363 3363 3363 3417 3433 3449	3082 3098 3114 3130 3146 3162 3178 3194 3210 3226 3242 3258 3274 3290 3306 3322 3338 3354 3370 3386 3402 3418 3434 3434	3083 3099 3115 3131 3147 3163 3179 3195 3211 3227 3243 3259 3275 3291 3307 3323 3339 3355 3371 3387 3403 3419 3435 3451	3084 3100 3116 3132 3148 3164 3196 3212 3228 3244 3260 3276 3292 3308 3324 3340 3356 3372 3388 3404 3436 3436 3436 3436	3085 3101 3117 3133 3149 3165 3181 3197 3213 3229 3245 3261 3277 3293 3309 3325 3341 3357 3373 3389 3405 3421 3437 3453	3086 3102 3118 3134 3150 3166 3182 3198 3214 3230 3246 3262 3278 3294 3310 3326 3326 3374 3390 3406 3422 3438 3454	3087 3103 3119 3135 3151 3167 3183 3199 3215 3231 3247 3263 3279 3295 3311 3327 3343 3359 3375 3391 3407 3423 3439 3455
DC_ 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 DD_ 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 DE_ 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565 3566 3567 DF_ 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583	C1 _ C2 _ C3 _ C4 _ C5 _ C6 _ C7 _ C8 _ C9 _ CA _ C5 _ CD _ CE _ CF _ D1 _ D2 _ D3 _ D4 _ D5 _ D6 _ D7 _ D8 _ D9 _ D9 _ D9 _ C9 _ D9 _ C9 _ C9 _ C9	3072 3088 3104 3120 3136 3152 3168 3292 3216 3232 3248 3264 3280 3296 3312 3328 3344 3360 3376 3392 3498 3494 3490 3496 3496 3496 3496 3496 3496 3496 3496	3073 3089 3105 3121 3137 3153 3169 3201 3217 3233 3249 3265 3281 3297 3313 3329 3345 3361 3377 3393 3409 3425 3441 3457 3473	3074 3090 3106 3122 3138 3154 3170 3186 3202 3218 3234 3250 3266 3282 3298 3314 3330 3346 3362 3378 3394 3410 3426 3442 3458 3474	3075 3091 3107 3123 3139 3155 3171 3187 3203 3219 3235 3251 3267 3289 3315 3331 3347 3363 3379 3395 3411 3427 3443 3459 3475	3076 3092 3108 3124 3140 3156 3172 3188 3204 3236 3252 3268 3284 3300 3316 3332 3348 3364 3380 3496 3412 3428 3426 3426 3426 3426 3426 3426 3426 3426	3077 3093 3109 3125 3141 3157 3173 3205 3221 3237 3253 3269 3285 3301 3317 3333 3349 3365 3381 3397 3413 3429 3445 3461 3477	3078 3094 3110 3126 3142 3158 3174 3190 3206 3222 3238 3254 3270 3286 3302 3318 3350 3366 3382 3398 3414 3430 3446 3462 3478	3079 3095 3111 3127 3143 3159 3175 3191 3207 3223 3239 3255 3271 3383 3319 3351 3367 3383 3399 3415 3447 3463 3479	3080 3096 3112 3128 3144 3160 3176 3192 3208 3224 3240 3256 3272 3288 3304 3352 3368 3352 3400 3416 3432 3448	3081 3097 3113 3129 3145 3161 3177 3193 3209 3225 3241 3257 3273 3385 3305 3321 3337 3353 3369 3385 3401 3417 3433 3449	3082 3098 3114 3130 3146 3162 3178 3210 3226 3242 3258 3274 3290 3306 3322 3338 3354 3370 3386 3402 3418 3434 3450 3466 3482	3083 3099 3115 3131 3147 3163 3179 3195 3211 3227 3243 3259 3275 3291 3307 3323 3339 3355 3371 3387 3403 3419 3435 3451 3467 3483	3084 3100 3116 3132 3148 3164 3190 3212 3228 3244 3260 3276 3292 3308 3324 3340 3356 3372 3388 3404 3420 3436 3452 3468 3484	3085 3101 3117 3133 3149 3165 3181 3197 3213 3229 3245 3261 3277 3293 3309 3325 3341 3357 3373 3389 3405 3421 3437 3453 3469 3485	3086 3102 3118 3134 3150 3166 3182 3198 3214 3230 3246 3262 3278 3294 3310 3326 3342 3358 3374 3390 3406 3422 3438 3454 3470 3486	3087 3103 3119 3135 3151 3167 3183 3199 3215 3231 3247 3263 3279 3295 3311 3327 3343 3359 3375 3391 3407 3423 3433 3433 3433 3455 3471 3487
DD_ 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 DE_ 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565 3566 3567 DF_ 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583	C1 _ C2 _ C3 _ C4 _ C5 _ C6 _ C7 _ C8 _ C9 _ CA _ CD _ CE _ CT _ D1 _ D2 _ D3 _ D4 _ D5 _ D6 _ D7 _ D8 _ D9 _ DA _ DA _	3072 3088 3104 3120 3136 3152 3168 3184 3200 3216 3232 3248 3264 3290 3312 3328 3344 3360 3376 3392 3408 3424 3408 3424 3450 3450 3450 3450 3450 3450 3450 345	3073 3089 3105 3121 3137 3153 3169 3185 3201 3217 3233 3249 3265 3281 3297 3313 3329 3345 3377 3393 3409 3425 3441 3457 3473 3489	3074 3090 3106 3122 3138 3154 3170 3186 3202 3218 3234 3250 3266 3282 3298 3314 3346 3362 3378 3410 3426 3442 3458 3474 3490	3075 3091 3107 3123 3139 3155 3171 3187 3203 3219 3235 3251 3267 3283 3299 3315 3347 3363 3379 3395 3411 3427 3445 3475 3491	3076 3092 3108 3124 3140 3156 3172 3188 3204 3220 3236 3252 3268 3284 3306 3316 3342 3444 3492	3077 3093 3109 3125 3141 3157 3173 3205 3221 3237 3253 3269 3285 3301 3317 3333 3349 3493 3413 3429 34461 3477 3493	3078 3094 3110 3126 3142 3158 3174 3190 3206 3222 3238 3254 3270 3286 3302 3318 3344 3350 3366 3382 3398 3414 3430 3446 3478 3494	3079 3095 3111 3127 3143 3159 3175 3191 3207 3223 3239 3255 3271 3287 3303 3319 3351 3367 3383 3399 3415 3431 3447 3463 3479 3495	3080 3096 3112 3128 3144 3160 3176 3192 3208 3224 3240 3256 3272 3288 3304 3336 3352 3368 3384 3400 3416 3432 3448 3448	3081 3097 3113 3129 3145 3161 3177 3193 3209 3225 3241 3257 3273 3289 3305 3321 3337 3353 3369 3385 3401 3417 3433 3446 3465 3481 3497	3082 3098 3114 3130 3146 3162 3178 3194 3210 3226 3242 3258 3274 3290 3306 3302 3338 3354 3370 3386 3402 3418 3434 3456 3466 3482 3498	3083 3099 3115 3131 3147 3163 3179 3195 3211 3227 3243 3259 3275 3291 3307 3323 3339 3355 3419 3435 3451 3467 3483 3499	3084 3100 3116 3132 3148 3164 3196 3212 3228 3244 3260 3276 3292 3308 3324 3340 3356 3372 3388 3404 3452 3468 3452	3085 3101 3117 3133 3149 3165 3181 3229 3245 3261 3277 3293 3309 3325 3341 3357 3373 3389 3405 3421 3437 3453 3469 3485 3501	3086 3102 3118 3134 3150 3166 3182 3198 3214 3230 3246 3262 3278 3294 3310 3326 3342 3358 3374 3390 3406 3422 3438 3458 3470 3486 3502	3087 3103 3119 3135 3151 3167 3183 3215 3231 3247 3263 3279 3295 3311 3327 3343 3359 3375 3391 3407 3423 3439 3455 3471 3487 3503
DF ₋ 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583	C1 _ C2 _ C3 _ C4 _ C5 _ C6 _ C7 _ C8 _ C9 _ CA _ CD _ CE _ CT _ D1 _ D2 _ D3 _ D4 _ D5 _ D6 _ D7 _ D8 _ D9 _ DA _ DB _ DB _ DB _ DB _ DB _ DB _ DB	3072 3088 3104 3120 3136 3152 3168 3184 3200 3216 3232 3248 3264 3296 3312 3328 3344 3360 3376 3392 3408 3424 3408 3424 3424 3458 3472 3488 3504	3073 3089 3105 3121 3137 3153 3169 3185 3201 3217 3233 3249 3265 3281 3297 3313 3329 3345 3361 3377 3393 3409 3425 3447 3473 3489 3505	3074 3090 3106 3122 3138 3154 3170 3186 3202 3218 3234 3250 3266 3282 3298 3314 3346 3362 3378 3410 3426 3442 3458 3474 3490 3506	3075 3091 3107 3123 3139 3155 3171 3187 3203 3219 3235 3251 3267 3283 3299 3315 3347 3363 3379 3395 3411 3427 3423 3475 3491 3507	3076 3092 3108 3124 3140 3156 3172 3188 3204 3220 3236 3252 3268 3284 3390 3316 3348 3380 3396 3412 3428 3444 3466 3476 3476 3492 3508	3077 3093 3109 3125 3141 3157 3173 3205 3221 3237 3253 3269 3285 3301 3317 3333 3349 3365 3381 3397 3413 3429 34461 3477 3493 3509	3078 3094 3110 3126 3142 3158 3174 3190 3206 3222 3238 3254 3270 3286 3302 3318 3344 3350 3366 3382 3398 3414 3430 3446 3462 3478 3494 3510	3079 3095 3111 3127 3143 3159 3175 3191 3207 3223 3239 3255 3271 3287 3303 3319 3351 3367 3383 3399 3415 3431 3447 3463 3479 3495 3511	3080 3096 3112 3128 3144 3160 3176 3192 3208 3224 3240 3256 3272 3288 3304 3336 3352 3368 3384 3400 3416 3432 3448 3448 3496 3512	3081 3097 3113 3129 3145 3161 3177 3193 3209 3225 3241 3257 3273 3385 3305 3369 3385 3401 3417 3433 3449 3465 3481 3497 3513	3082 3098 3114 3130 3146 3162 3178 3194 3210 3226 3242 3258 3274 3290 3306 3302 3338 3354 3370 3386 3402 3418 3434 3450 3466 3482 3498 3514	3083 3099 3115 3131 3147 3163 3179 3195 3211 3227 3243 3259 3275 3291 3307 3323 3339 3355 3451 3403 3419 3435 3451 3467 3483 3499 3515	3084 3100 3116 3132 3148 3164 3196 3212 3228 3244 3260 3276 3292 3308 3324 3340 3356 3372 3388 3404 3420 3436 3452 3468 3452 3468 3452	3085 3101 3117 3133 3149 3165 3181 3197 3213 3229 3245 3261 3277 3293 3309 3325 3341 3357 347 347 3437 3469 3485 3501 3517	3086 3102 3118 3134 3150 3166 3182 3198 3214 3230 3246 3262 3278 3294 3310 3326 3342 3358 3374 3390 3406 3422 3438 3454 3470 3486 3502 3518	3087 3103 3119 3135 3151 3167 3183 3215 3231 3247 3263 3279 3295 3311 3327 3343 3359 3375 3391 3407 3423 3435 3455 3471 3487 3503 3519
	C1 _ C2 _ C3 _ C4 _ C5 _ C6 _ C7 _ C8 _ C9 _ CA _ CD _ CE _ CT _ D1 _ D2 _ D3 _ D4 _ D5 _ D6 _ D7 _ D8 _ D9 _ DA _ DB _ DB _ DB _ DB _ DB _ DD _ DB _ DB _ DD _ DB _ DB _ DB _ DD _ DB _ D	3072 3088 3104 3120 3136 3152 3168 3296 3216 3232 3248 3264 3280 3296 3312 3328 3344 3360 3376 3408 3424 3440 3456 3472 3498 3498 3498 3498 3498 3498 3498 3498	3073 3089 3105 3121 3137 3153 3169 3185 3201 3217 3233 3249 3265 3281 3297 3313 3329 3345 3361 3377 3393 3409 3425 3441 3457 3473 3457 3473 3457 3473 3457 3473 3457 3473	3074 3090 3106 3122 3138 3154 3170 3186 3202 3218 3234 3250 3262 3298 3314 3346 3362 3378 3410 3426 3442 3458 3474 3458 3474 3490 3506	3075 3091 3107 3123 3139 3155 3171 3187 3203 3219 3235 3251 3267 3283 3299 3315 3347 3363 3379 3395 3411 3427 3443 3459 3475 3493 3593 3593	3076 3092 3108 3124 3140 3156 3172 3188 3204 3252 3268 3252 3268 3284 3300 3316 3348 3364 3380 3412 3428 3444 3460 3476 3492 3508 3524 3524	3077 3093 3109 3125 3141 3157 3173 3189 3205 3221 3237 3253 3269 3285 3301 3317 3333 3349 3365 3381 3397 3413 3429 3445 3461 3477 3493 3503 3525 3541	3078 3094 3110 3126 3142 3158 3174 3190 3206 3222 3238 3254 3270 3286 3302 3318 3350 3366 3366 3382 3414 3430 3446 3462 3478 3491 3526 3526 3526 3526 3526 3626 3636 3636	3079 3095 3111 3127 3143 3159 3175 3191 3207 3223 3239 3255 3271 3287 3303 3319 3351 3367 3383 3393 3415 3431 3447 3463 3479 3495 3511 3527 3543	3080 3096 3112 3128 3144 3160 3176 3192 3208 3224 3240 3256 3272 3288 3304 3320 3352 3368 3352 3448 3406 3416 3432 3448 3496 3496 3496 3496 3496 3496 3496 3496	3081 3097 3113 3129 3145 3161 3177 3193 3209 3225 3241 3257 3273 3305 3305 3321 3337 3353 349 349 3465 3481 3493 3513 3529 3545	3082 3098 3114 3130 3146 3162 3178 3210 3226 3242 3258 3274 3290 3306 3322 3338 3354 3370 3418 3434 3450 3466 3482 3498 3514 3530 3546	3083 3099 3115 3131 3147 3163 3179 3195 3211 3227 3243 3259 3275 3291 3307 3323 3339 3357 3357 3403 3419 3435 3451 3467 3483 3493 3515 3531 3547	3084 3100 3116 3132 3148 3164 3180 3196 3212 3228 3244 3260 3276 3292 3308 3324 3340 3356 3372 3488 3404 3452 3436 3452 3436 3452 3468 3452 3516 3516	3085 3101 3117 3133 3149 3165 3181 3197 3213 3229 3245 3261 3277 3293 3309 3325 3341 3357 3373 3389 3405 3421 3437 3453 3469 3469 3483 3501 3517 3533 3549	3086 3102 3118 3134 3150 3166 3182 3198 3214 3230 3246 3262 3278 3294 3310 3326 3378 3378 3378 3379 3406 3422 3438 3454 3470 3486 3502 3518 3534 3550	3087 3103 3119 3135 3151 3167 3183 3199 3215 3231 3247 3263 3279 3295 3311 3327 343 3375 343 3439 3455 3471 3493 3455 3471 3503 3519 3535 3551
11316	C1 _ C2 _ C3 _ C4 _ C5 _ C6 _ C7 _ C8 _ C9 _ CA _ CD _ CE _ CF _ D1 _ D2 _ D3 _ D4 _ D5 _ D6 _ D7 _ D8 _ D9 _ DA _ DB _ DC _ DD _ DE _ DE _ DE _ DE _ DE _ DE	3072 3088 3104 3120 3136 3152 3168 3296 3216 3232 3248 3264 3280 3312 3328 3344 3360 3376 3376 3492 3408 3404 3456 3472 3488 3504 3526 3536 3536	3073 3089 3105 3121 3137 3153 3165 3201 3217 3233 3249 3265 3281 3297 3313 3329 3345 3361 3377 3349 3457 3473 3493 3493 3493 3493 3493 3493 349	3074 3090 3106 3122 3138 3154 3176 3186 3202 3218 3234 3250 3266 3282 3298 3314 3362 3378 3462 3474 3490 3506 3522 3538 3554	3075 3091 3107 3123 3139 3155 3171 3187 3203 3219 3235 3251 3267 3283 3299 3315 3347 3363 3379 3395 3413 3427 3443 3475 3491 3503 3523 3539 3553 3539 3555	3076 3092 3108 3124 3140 3156 3172 3188 3204 3220 3236 3252 3268 3284 3300 3316 3322 348 3364 3492 3428 3444 3460 3476 3492 3508	3077 3093 3109 3125 3141 3157 3173 3283 3295 3221 3237 3253 3269 3285 3301 3317 3349 3365 3381 3493 3445 3461 3477 3493 3505 3505 3505 3505 3505 3505 3605 360	3078 3094 3110 3126 3142 3158 3174 3190 3206 3222 3238 3254 3270 3286 3302 3318 3350 3366 3382 3446 3494 3510 3526 3542 3558	3079 3095 3111 3127 3143 3159 3175 3191 3207 3223 3239 3255 3271 3287 3303 3319 3351 3367 3383 3399 3415 3431 3447 3463 3479 3495 3511 3527 3543 3559	3080 3096 3112 3128 3144 3160 3176 3192 3208 3224 3240 3256 3272 3288 3304 3320 3368 3372 3368 340 3416 3416 342 3448 3496 3512 3528	3081 3097 3113 3129 3145 3161 3177 3193 3209 3225 3241 3257 3273 3385 3395 3395 3395 3395 3385 3401 3417 3433 3449 3465 3481 3497 3513 3529 3545 3529 3545 3561	3082 3098 3114 3130 3146 3162 3178 3210 3226 3242 3258 3274 3290 3306 3322 3386 3470 3482 3418 3434 3450 3466 3482 3498 3514 3536 3546 3546 3546 3546 3562	3083 3099 3115 3131 3147 3163 3179 3195 3211 3227 3243 3259 3275 3291 3307 3323 3339 3355 3371 3387 3403 3415 3467 3483 3499 3515 3531 3547 3563	3084 3100 3116 3132 3148 3164 3196 3212 3228 3244 3260 3276 3292 3308 3324 3340 3452 3468 3484 3500 3516 3532 3548 3564	3085 3101 3117 3133 3149 3165 3181 3197 3213 3229 3245 3261 3277 3293 3309 3325 3341 3357 3373 3485 349 3485 3501 3517 3533 3549 3565	3086 3102 3118 3134 3150 3166 3182 3198 3214 3230 3246 3262 3278 3390 3390 3406 3422 3438 3454 3470 3486 3502 3534 3534 3550 3566	3087 3103 3119 3135 3151 3167 3189 3215 3231 3247 3263 3279 3295 3311 3327 3343 3455 3471 3487 3503 3519 3535 3515 3551 3567

	_{-	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
' E E	2 _	3584 3600 3616	3585 3601 3617	3586 3602 3618	3587 3603 3619	3588 3604 3620	3589 3605 3621	3590 3606 3622	3591 3607 3623	3592 3608 3624	3593 3609 3625	3594 3610 3626	3595 3611 3627	3596 3612 3628	3597 3613 3629	3598 3614 3630	3599 3615 3631
- 1	3 _ 4 _	3632	3633 3649	3634 3650	3635 3651	3636 3652	3637 3653	3638 3654	3639 3655	3640	3641	3642	3643	3644	3645	3646	3647
E	5 _ 6 _ 7 _	3664 3680 3696	3665 3681 3697	3666 3682 3698	3667 3683 3699	3668 3684 3700	3669 3685 3701	3670 3686 3702	3671 3687 3703	3656 3672 3688 3704	3657 3673 3689 3705	3658 3674 3690 3706	3659 3675 3691 3707	3660 3676 3692 3708	3661 3677 3693 3709	3662 3678 3694 3710	3663 3679 3695 3711
E:	8 _ 9 _ A_ B_	3712 3728 3744 3760	3713 3729 3745 3761	3714 3730 3746 3762	3715 3731 3747 3763	3716 3732 3748 3764	3717 3733 3749 3765	3718 3734 3750 3766	3719 3735 3751 3767	3720 3736 3752 3768	3721 3737 3753 3769	3722 3738 3754 3770	3723 3739 3755 3771	3724 3740 3756 3772	3725 3741 3757 3773	3726 3742 3758 3774	3727 3743 3759 3775
E	C_ D_ E_ F_	3776 3792 3808 3824	3777 3793 3809 3825	3778 3794 3810 3826	3779 3795 3811 3827	3780 3796 3812 3828	3781 3797 3813 3829	3782 3798 3814 3830	3783 3799 3815 3831	3784 3800 3816 3832	3785 3801 3817 3833	3786 3802 3818 3834	3787 3803 3819 3835	3788 3804 3820 3836	3789 3805 3821 3837	3790 3806 3822 3838	3791 3807 3823 3839
F:	0 - 1 - 2 - 3 -	3840 3856 3872 3888	3841 3857 3873 3889	3842 3858 3874 3890	3843 3859 3875 3891	3844 3860 3876 3892	3845 3861 3877 3893	3846 3862 3878 3894	3847 3863 3879 3895	3848 3864 3880 3896	3849 3865 3881 3897	3850 3866 3882 3898	3851 3867 3883 3899	3852 3868 3884 3900	3853 3869 3885 3901	3854 3870 3886 3902	3855 3871 3887 3903
F5 F6 F7	4 5 - 6 - 7 -	3904 3920 3936 3952	3905 3921 3937 3953	3906 3922 3938 3954	3907 3923 3939 3955	3908 3924 3940 3956	3909 3925 3941 3957	3910 3926 3942 3958	3911 3927 3943 3959	3912 3928 3944 3960	3913 3929 3945 3961	3914 3930 3946 3962	3915 3931 3947 3963	3916 3932 3948 3964	3917 3933 3949 3965	3918 3934 3950 3966	3919 3935 3951 3967
F? F? Fl	8 _ 9 _ A _ B _	3968 3984 4000 4016	3969 3985 4001 4017	3970 3986 4002 4018	3971 3987 4003 4019	3972 3988 4004 4020	3973 3989 4005 4021	3974 3990 4006 4022	3975 3991 4007 4023	3976 3992 4008 4024	3977 3993 4009 4025	3978 3994 4010 4026	3979 3995 4011 4027	3980 3996 4012 4028	3981 3997 4013 4029	3982 3998 4014 4030	3983 3999 4015 4031
FI	C_ D_ E_ F_	4032 4048 4064 4080	4033 4049 4065 4081	4034 4050 4066 4082	4035 4051 4067 4083	4036 4052 4068 4084	4037 4053 4069 4085	4038 4054 4070 4086	4039 4055 4071 4087	4040 4056 4072 4088	4041 4057 4073 4089	4042 4058 4074 4090	4043 4059 4075 4091	4044 4060 4076 4092	4045 4061 4077 4093	4046 4062 4078 4094	4047 4063 4079 4095

11317A

Hexadecimal	Load and Store Instructions
	Load Accumulator (LD)
C0XX C1XX C2XX C3XX C400XXX C500XXX C700XXX C700XXX C480XXX C680XXX C780XXX C780XXX	Contents of CSL at EA (I+DISP) are loaded into A Contents of CSL at EA (XR1+DISP) are loaded into A Contents of CSL at EA (XR2+DISP) are loaded into A Contents of CSL at EA (XR2+DISP) are loaded into A Contents of CSL at EA (Addr) are loaded into A Contents of CSL at EA (Addr) are loaded into A Contents of CSL at EA (Addr +XR1) are loaded into A Contents of CSL at EA (Addr +XR2) are loaded into A Contents of CSL at EA (Addr +XR3) are loaded into A Contents of CSL at EA (V in CSL at "Addr) are loaded into A Contents of CSL at EA (V in CSL at "Addr +XR1") are loaded into A Contents of CSL at EA (V in CSL at "Addr +XR2") are loaded into A Contents of CSL at EA (V in CSL at "Addr +XR3") are loaded into A Contents of CSL at EA (V in CSL at "Addr +XR3") are loaded into A Contents of CSL at EA (I + DISP) and EA+1 are loaded into A and Q Contents of CSL at EA (XR1 + DISP) and EA+1 are loaded into A and Q Contents of CSL at EA (KR2 + DISP) and EA+1 are loaded into A and Q Contents of CSL at EA (KR2 + DISP) and EA+1 are loaded into A and Q
CBXX CC00XXXX CD00XXXX CE00XXXX CF00XXXX CF00XXXX CC80XXXX CC80XXXX CF80XXXX	Contents of CSL at EA (XR3 + DISP) and EA+1 are loaded into A and Q Contents of CSL at EA (Addr) and EA+1 are loaded into A and Q Contents of CSL at EA (Addr +XR1) and EA+1 are loaded into A and Q Contents of CSL at EA (Addr +XR2) and EA+1 are loaded into A and Q Contents of CSL at EA (Addr +XR3) and EA+1 are loaded into A and Q Contents of CSL at EA (V in CSL at Addr) and EA+1 are loaded into A and Q Contents of CSL at EA (V in CSL at "Addr +XR1") and EA+1 are loaded into A and Q Contents of CSL at EA (V in CSL at "Addr +XR1") and EA+1 are loaded into A and Q Contents of CSL at EA (V in CSL at "Addr +XR2") and EA+1 are loaded into A and Q Contents of CSL at EA (V in CSL at "Addr +XR3") and EA+1 are loaded into A and Q
	Store Accumulator (STO)
D0XX D1XX D2XX D3XX D400XXXX D500XXXX D500XXXX D700XXXX D480XXXX D580XXXX D680XXXX	Contents of A are stored in CSL at EA (I+DISP) Contents of A are stored in CSL at EA (XRI+DISP) Contents of A are stored in CSL at EA (XR2+DISP) Contents of A are stored in CSL at EA (XR3+DISP) Contents of A are stored in CSL at EA (Addr) Contents of A are stored in CSL at EA (Addr +XR1) Contents of A are stored in CSL at EA (Addr +XR2) Contents of A are stored in CSL at EA (Addr +XR3) Contents of A are stored in CSL at EA (V in CSL at Addr) Contents of A are stored in CSL at EA (V in CSL at "Addr +XR1") Contents of A are stored in CSL at EA (V in CSL at "Addr +XR2") Contents of A are stored in CSL at EA (V in CSL at "Addr +XR2") Contents of A are stored in CSL at EA (V in CSL at "Addr +XR2")
D8XX D9XX DAXX DBXX DC00XXXX DD00XXXX DE00XXXX DF00XXXX DC80XXXX	Double Store (STD) Contents of A and Q are stored in CSL at EA (I+DISP) and EA+1 Contents of A and Q are stored in CSL at EA (XR1 +DISP) and EA+1 Contents of A and Q are stored in CSL at EA (XR2 +DISP) and EA+1 Contents of A and Q are stored in CSL at EA (XR3 +DISP) and EA+1 Contents of A and Q are stored in CSL at EA (Addr) and EA+1 Contents of A and Q are stored in CSL at EA (Addr +XR1) and EA+1 Contents of A and Q are stored in CSL at EA (Addr +XR2) and EA+1 Contents of A and Q are stored in CSL at EA (Addr +XR2) and EA+1 Contents of A and Q are stored in CSL at EA (Addr +XR3) and EA+1 Contents of A and Q are stored in CSL at EA (V in CSL at Addr) and EA+1 Contents of A and Q are stored in CSL at EA (V in CSL at Addr) and EA+1
DD80XXXX	Contents of A and Q are stored in CSL at EA (V in CSL at "Addr +XR1") and EA+1
DE80XXXX DF80XXXX	Contents of A and Q are stored in CSL at EA (V in CSL at "Addr +XR2") and EA+1 Contents of A and Q are stored in CSL at EA (V in CSL at "Addr +XR3") and EA+1
	Load Index (LDX)
60XX 61XX 62XX 63XX 6400XXX 6500XXX 6600XXX 6700XXX 6480XXXX 6580XXX 6680XXX 6780XXX	Load DISP into the Instruction Register Load DISP into Index Register 1 Load DISP into Index Register 2 Load DISP into Index Register 3 Load Addr into Index Register 1 Load Addr into Index Register 1 Load Addr into Index Register 2 Load Addr into Index Register 3 Load Contents of CSL at Addr into the Instruction Register Load contents of CSL at Addr into Index Register 1 Load contents of CSL at Addr into Index Register 1 Load contents of CSL at Addr into Index Register 2 Load contents of CSL at Addr Into Index Register 2 Load contents of CSL at Addr Into Index Register 3
1	,

Hexadecimal	Load and Store Instructions
	Store Index (STX)
68XX 69XX 6AXX 6BXX 6C00XXX 6C00XXX 6D00XXX 6F00XXX 6F00XXX 6C80XXX 6C80XXX 6C80XXX 6F80XXXX	Store I in CSL at EA (I+DISP) Store XRI in CSL at EA (I+DISP) Store XR2 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) Store I in CSL at EA (I+DISP) Store I in CSL at EA (Addr) Store XRI in CSL at EA (Addr) Store XR2 in CSL at EA (Addr) Store XR3 in CSL at EA (Addr) Store XR3 in CSL at EA (Addr) Store I in CSL at EA (V in CSL at Addr) Store XR1 in CSL at EA (V in CSL at Addr) Store XR2 in CSL at EA (V in CSL at Addr) Store XR3 in CSL at EA (V in CSL at Addr) Store XR3 in CSL at EA (V in CSL at Addr)
	Store Status (STS)
28XX 29XX 2AXX 2BXX 2C00XXXX 2D00XXXX 2E00XXXX 2F00XXX 2D80XXX 2D80XXXX 2E80XXXX 2E80XXXX 2C41XXX 2C41XXX 2D41XXX 2D41XXX 2E40XXX 2E40XXX 2F41XXX 2F41XXX 2CC1XXX 2CC1XXX 2DC1XXX 2DC1XXX 2DC1XXX 2DC1XXX 2DC1XXX 2EC0XXXX 2EC1XXXX 2EC0XXXX 2EC1XXXX 2EC1XXXX 2EC1XXXX 2EC1XXXX 2EC1XXXX 2FC1XXXX 2FC1XXXX 2FC1XXXX 2FC1XXXX 2FC1XXXX	Store status of indicators in CSL at EA (I+DISP) Store status of indicators in CSL at EA (XR1+DISP) Store status of indicators in CSL at EA (XR2+DISP) Store status of indicators in CSL at EA (XR2+DISP) Store status of indicators in CSL at EA (Addr) Store status of indicators in CSL at EA (Addr+XR1) Store status of indicators in CSL at EA (Addr+XR2) Store status of indicators in CSL at EA (Addr+XR2) Store status of indicators in CSL at EA (Addr+XR3) Store status of indicators in CSL at EA (V in CSL at "Addr +XR1") Store status of indicators in CSL at EA (V in CSL at "Addr +XR2") Store status of indicators in CSL at EA (V in CSL at "Addr +XR2") Store status of indicators in CSL at EA (V in CSL at "Addr +XR2") Store status of indicators in CSL at EA (V in CSL at "Addr +XR3") Clear storage protect bit in CSL at EA (Addr +XR1) Write storage protect bit in CSL at EA (Addr +XR1) Write storage protect bit in CSL at EA (Addr +XR2) Write storage protect bit in CSL at EA (Addr +XR2) Write storage protect bit in CSL at EA (Addr +XR2) Clear storage protect bit in CSL at EA (Addr +XR3) Write storage protect bit in CSL at EA (Addr +XR3) Clear storage protect bit in CSL at EA (V in CSL at Addr) Write storage protect bit in CSL at EA (V in CSL at Addr) Write storage protect bit in CSL at EA (V in CSL at "Addr +XR1") Clear storage protect bit in CSL at EA (V in CSL at "Addr +XR1") Clear storage protect bit in CSL at EA (V in CSL at "Addr +XR1") Clear storage protect bit in CSL at EA (V in CSL at "Addr +XR2") Write storage protect bit in CSL at EA (V in CSL at "Addr +XR2") Write storage protect bit in CSL at EA (V in CSL at "Addr +XR2") Write storage protect bit in CSL at EA (V in CSL at "Addr +XR2") Clear storage protect bit in CSL at EA (V in CSL at "Addr +XR2") Write storage protect bit in CSL at EA (V in CSL at "Addr +XR2") Write storage protect bit in CSL at EA (V in CSL at "Addr +XR2") Write storage protect bit in CSL at EA (V in CSL at "Addr +XR2") Write storage protect bit in CSL at EA (V in CSL at "Addr +XR2")
2000 2001 2002	Load Status (LDS) Set CARRY and OVERFLOW indicators OFF Set OVERFLOW ON and CARRY OFF Set OVERFLOW OFF and CARRY ON
2003	Set CARRY and OVERFLOW indicator ON
	Arithmetic Instructions
80XX 811XX 82XX 83XX 8400XXXX 8500XXXX 8700XXXX 8700XXXX 8480XXXX 8580XXXX 8580XXXX 8780XXXX	Add (A) Add contents of CSL at EA (I+DISP) to A Add contents of CSL at EA (XR1+DISP) to A Add contents of CSL at EA (XR2+DISP) to A Add contents of CSL at EA (XR3+DISP) to A Add contents of CSL at EA (Addr) to A Add contents of CSL at EA (Addr) to A Add contents of CSL at EA (Addr +XR1) to A Add contents of CSL at EA (Addr +XR2) to A Add contents of CSL at EA (Addr +XR3) to A Add contents of CSL at EA (V in CSL at Addr) to A Add contents of CSL at EA (V in CSL at "Addr+XR1") to A Add contents of CSL at EA (V in CSL at "Addr+XR2") to A Add contents of CSL at EA (V in CSL at "Addr+XR2") to A Add contents of CSL at EA (V in CSL at "Addr+XR2") to A
88XX 89XX 8AXX 8BXX 8C00XXX 8D00XXX 8E00XXX 8F00XXX 8C80XXX 8D80XXX 8D80XXX	Double Add (AD) Add contents of CSL at EA (I+DISP) and EA+1 to A and Q Add contents of CSL at EA (XR1+DISP) and EA+1 to A and Q Add contents of CSL at EA (XR2+DISP) and EA+1 to A and Q Add contents of CSL at EA (XR2+DISP) and EA+1 to A and Q Add contents of CSL at EA (Add+) and EA+1 to A and Q Add contents of CSL at EA (Add+) and EA+1 to A and Q Add contents of CSL at EA (Add+XR1) and EA+1 to A and Q Add contents of CSL at EA (Add+XR2) and EA+1 to A and Q Add contents of CSL at EA (Add+XR2) and EA+1 to A and Q Add contents of CSL at EA (V in CSL at Add) and EA+1 to A and Q Add contents of CSL at EA (V in CSL at "Addr+XR1") and EA+1 to A and Q Add contents of CSL at EA (V in CSL at "Addr+XR2") and EA+1 to A and Q Add contents of CSL at EA (V in CSL at "Addr+XR2") and EA+1 to A and Q

90XX 91XX 91XX 92XX 93XX 9400XXX 9500XXX 9700XXX 9480XXX 9580XXX 9680XXX	Add contents of CSL at EA (V in CSL at "Addr+XR3") and EA+1 to A and Q Subtract (S) Subtract contents of CSL at EA (I+DISP) from A Subtract contents of CSL at EA (XR1+DISP) from A Subtract contents of CSL at EA (XR2+DISP) from A Subtract contents of CSL at EA (XR3+DISP) from A Subtract contents of CSL at EA (XR3+DISP) from A Subtract contents of CSL at EA (Addr) from A Subtract contents of CSL at EA (Addr+XR1) from A Subtract contents of CSL at EA (Addr+XR2) from A Subtract contents of CSL at EA (Addr+XR2) from A
91XX 92XX 93XX 9400XXXX 9500XXX 9600XXX 9700XXX 9700XXX 9580XXX	Subtract contents of CSL at EA (I+DISP) from A Subtract contents of CSL at EA (XRI+DISP) from A Subtract contents of CSL at EA (XR2+DISP) from A Subtract contents of CSL at EA (XR3+DISP) from A Subtract contents of CSL at EA (Addr) from A Subtract contents of CSL at EA (Addr+XRI) from A Subtract contents of CSL at EA (Addr+XRI) from A
91XX 92XX 93XX 9400XXXX 9500XXX 9600XXX 9700XXX 9700XXX 9580XXX	Subtract contents of CSL at EA (XR1+DISP) from A Subtract contents of CSL at EA (XR2+DISP) from A Subtract contents of CSL at EA (XR3+DISP) from A Subtract contents of CSL at EA (Addr) from A Subtract contents of CSL at EA (Addr+XR1) from A Subtract contents of CSL at EA (Addr+XR2) from A
92XX 93XX 9400XXXX 9500XXX 9500XXX 9700XXX 9480XXX 9580XXX	Subtract contents of CSL at EA (XR2+DISP) from A Subtract contents of CSL at EA (XR3+DISP) from A Subtract contents of CSL at EA (Addr) from A Subtract contents of CSL at EA (Addr+XR1) from A Subtract contents of CSL at EA (Addr+XR2) from A
93XX 9400XXXX 9500XXXX 9600XXXX 9700XXXX 9480XXXX 9580XXXX	Subtract contents of CSL at EA (XR3+DISP) from A Subtract contents of CSL at EA (Addr) from A Subtract contents of CSL at EA (Addr+XR1) from A Subtract contents of CSL at EA (Addr+XR2) from A
9400XXX 9500XXX 9600XXX 9700XXX 9480XXX 9580XXX	Subtract contents of CSL at EA (Addr) from A Subtract contents of CSL at EA (Addr+XR1) from A Subtract contents of CSL at EA (Addr+XR2) from A
9600XXXX 9700XXXX 9480XXXX 9580XXXX	Subtract contents of CSL at EA (Addr+XR1) from A Subtract contents of CSL at EA (Addr+XR2) from A
9700XXXX 9480XXXX 9580XXXX	
9480XXXX 9580XXXX	
	Subtract contents of CSL at EA (Addr+XR3) from A Subtract contents of CSL at EA (V In CSL at Addr) from A
	Subtract contents of CSL at EA (V in CSL at "Addr+XR1") from A
9780XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR2") from A
// ۵۸۸۸۸	Subtract contents of CSL at EA (V in CSL at "Addr+XR3") from A
	Double Subtract (SD)
98XX 99XX	Subtract contents of CSL at EA (I+DISP) and EA+1 from A and Q
9AXX	Subtract contents of CSL at EA (XR1+DISP) and EA+1 from A and Q Subtract contents of CSL at EA (XR2+DISP) and EA+1 from A and Q
9BXX	Subtract contents of CSL at EA (XR3+DISP) and EA+1 from A and Q
9C00XXXX 9D00XXXX	Subtract contents of CSL at EA (Addr) and EA+1 from A and Q.
9E00XXXX	Subtract contents of CSL at EA (Addr+XR1) and EA+1 from A and Q Subtract contents of CSL at EA (Addr+XR2) and EA+1 from A and Q
9F00XXXX	Subtract contents of CSL at EA (Addr+XR3) and EA+1 from A and Q
9C80XXXX	Subtract contents of CSL at EA (V in CSL at Addr) and EA+1 from
9D80XXXX	A and Q Subtract contents of CSL at EA (V in CSL at "Addr+XR1") and
	EA+1 from A and Q
9E80XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR2") and EA+1 from A and Q
9F80XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR3") and EA+1 from A and Q
	Multiply (M)
A0XX	Multiply contents of CSL at EA (I+DISP) by A
A1XX	Multiply contents of CSL at EA (XR1+DISP) by A
A2XX A3XX	Multiply contents of CSL at EA (XR2+DISP) by A Multiply contents of CSL at EA (XR3+DISP) by A
A400XXXX	Multiply contents of CSL at EA (Addr) by A
A500XXXX	Multiply contents of CSL at EA (Addr+XR1) by A
A600XXXX A700XXXX	Multiply contents of CSL at EA (Addr+XR2) by A Multiply contents of CSL at EA (Addr+XR3) by A
A480XXXX	Multiply contents of CSL at EA (V in CSL at Addr) by A
A580XXXX	Multiply contents of CSL at EA (V in CSL at "Addr+XR1") by A
A680XXXX A780XXXX	Multiply contents of CSL at EA (V in CSL at "Addr+XR2") by A Multiply contents of CSL at EA (V in CSL at "Addr+XR3") by A
	Divide (D)
A8XX	Divide A and Q by contents of CSL at EA (I+DISP)
A9XX	Divide A and Q by contents of CSL at EA (XR1+DISP)
AAXX ABXX	Divide A and Q by contents of CSL at EA (XR2+DISP) Divide A and Q by contents of CSL at EA (XR3+DISP)
AC00XXXX	Divide A and Q by contents of CSL at EA (Addr)
AD00XXXX	Divide A and Q by contents of CSL at EA (Addr+XR1)
AE00XXXX AF00XXXX	Divide A and Q by contents of CSL at EA (Addr+XR2)
AC80XXXX	Divide A and Q by contents of CSL at EA (Addr+XR3) Divide A and Q by contents of CSL at EA (V in CSL at Addr)
AD80XXXX	Divide A and Q by contents of CSL at EA(V in CSL at "Addr+XR1")
AE80XXXX AF80XXXX	Divide A and Q by contents of CSL at EA (V in CSL at "Addr+XR2") Divide A and Q by contents of CSL at EA (V in CSL at "Addr+XR3")
	Logical And (AND)
EOXX	AND contents of CSL at EA (I+DISP) with A
E1XX	AND contents of CSL at EA (XRI+DISP) with A
E2XX	AND contents of CSL at EA (XR2+DISP) with A
E3XX E400XXXX	AND contents of CSL at EA (XR3+DISP) with A AND contents of CSL at EA (Addr) with A
E500XXXX	AND contents of CSL at EA (Addr) with A AND contents of CSL at EA (Addr+XR1) with A
E600XXXX	AND contents of CSL at EA (Addr+XR2) with A
E700XXXX E480XXXX	AND contents of CSL at EA (Addr+XR3) with A AND contents of CSL at EA (V in CSL at Addr) with A
E580XXXX	AND contents of CSL at EA (V in CSL at Addr) with A AND contents of CSL at EA (V in CSL at "Addr+XR1") with A
E680XXXX	AND contents of CSL at EA (V in CSL at "Addr+XR2") with A
E780XXXX	AND contents of CSL at EA (V in CSL at "Addr+XR3") with A

AF80XXXX	Divide A and Q by contents of CSL at
	Logical And (AND)
E0XX E1XX E2XX E3XX E400XXX E500XXX E500XXX E700XXX E700XXX E480XXX E580XXX E680XXX E780XXX	AND contents of CSL at EA (I+DISP) v AND contents of CSL at EA (XRI+DISI AND contents of CSL at EA (XR2+DISI AND contents of CSL at EA (XR3+DISI AND contents of CSL at EA (Addr-XR: AND contents of CSL at EA (Addr-XR: AND contents of CSL at EA (Addr-XR: AND contents of CSL at EA (V In CSL AND contents of CSL at EA (V In CSL AND contents of CSL at EA (V In CSL AND contents of CSL at EA (V In CSL AND contents of CSL at EA (V In CSL AND contents of CSL at EA (V In CSL AND contents of CSL at EA (V In CSL
See Instruction Se	et Section for Meaning of Symbols

Hexadecimal	Arithmetic Instructions
	Logical Or (OR)
EBXX E9XX EAXX EBXX ECO0XXXX ED00XXXX EF00XXXX EF00XXXX ECB0XXXX ED80XXXX EB0XXXX EF80XXXX EF80XXXX	OR contents of CSL at EA (I+DISP) with A OR contents of CSL at EA (XR1+DISP) with A OR contents of CSL at EA (XR2+DISP) with A OR contents of CSL at EA (XR3+DISP) with A OR contents of CSL at EA (XR3+DISP) with A OR contents of CSL at EA (Addr+XR1) with A OR contents of CSL at EA (Addr+XR2) with A OR contents of CSL at EA (Addr+XR3) with A OR contents of CSL at EA (V in CSL at Addr) with A OR contents of CSL at EA (V in CSL at "Addr+XR1") with A OR contents of CSL at EA (V in CSL at "Addr+XR1") with A OR contents of CSL at EA (V in CSL at "Addr+XR2") with A OR contents of CSL at EA (V in CSL at "Addr+XR2") with A
	Logical Exclusive Or (EOR)
F0XX F1XX F2XX F3XX F400XXX F500XXX F600XXX F700XXX F480XXX F580XXX F680XXX F780XXX	EOR contents of CSL at EA (I+DISP) with A EOR contents of CSL at EA (XR1+DISP) with A EOR contents of CSL at EA (XR2+DISP) with A EOR contents of CSL at EA (XR3+DISP) with A EOR contents of CSL at EA (Addr) with A EOR contents of CSL at EA (Addr+XR1) with A EOR contents of CSL at EA (Addr+XR2) with A EOR contents of CSL at EA (Addr+XR3) with A EOR contents of CSL at EA (Vin CSL at Addr) with A EOR contents of CSL at EA (Vin CSL at Addr) with A EOR contents of CSL at EA (Vin CSL at Addr+XR1") with A EOR contents of CSL at EA (Vin CSL at "Addr+XR2") with A EOR contents of CSL at EA (Vin CSL at "Addr+XR3") with A
	Shift Instructions
	Shift Left Logical A (SLA)
10*X 1100 1200 1300	Contents of A shift left the number of shift counts in DISP Contents of A shift left the number of shift counts in XR1 Contents of A shift left the number of shift counts in XR2 Contents of A shift left the number of shift counts in XR3
	Shift Left Logical A & Q (SLT)
10*X 1180 1280 1380	Contents of A and Q shift left the number of shift counts in DISP Contents of A and Q shift left the number of shift counts in XRI Contents of A and Q shift left the number of shift counts in XR2 Contents of A and Q shift left the number of shift counts in XR3
	Shift Left And Count A (SLCA)
10*X 1140 1240 1340	Contents of A shift left the number of shift counts in DISP Contents of A shift left the number of shift counts in XR1 Contents of A shift left the number of shift counts in XR2 Contents of A shift left the number of shift counts in XR3
	Shift Left And Count A & Q (SLC)
10*X 11C0 12C0 13C0	Contents of A and Q shift left the number of shift counts in DISP Contents of A and Q shift left the number of shift counts in XR1 Contents of A and Q shift left the number of shift counts in XR2 Contents of A and Q shift left the number of shift counts in XR3
	Shift Right Logical A (SRA)
18*X 1900 1A00 1B00	Contents of A shift right the number of shift counts in DISP Contents of A shift right the number of shift counts in XRI Contents of A shift right the number of shift counts in XR2 Contents of A shift right the number of shift counts in XR3
	Shift Right A & Q (SRT)
18*X 1980 1A80 1B80	Contents of A and Q shift right the number of shift counts in DISP Contents of A and Q shift right the number of shift counts in XR1 Contents of A and Q shift right the number of shift counts in XR2 Contents of A and Q shift right the number of shift counts in XR3
	Rotate Right A & Q (RTE)
18*X 19C0 1AC0 1BC0	Contents of A and Q rotate right the number of counts in DISP Contents of A and Q rotate right the number of counts in XR1 Contents of A and Q rotate right the number of counts in XR2 Contents of A and Q rotate right the number of counts in XR3

Hexadecimal	Branch Instructions
	Branch Or Skip On Condition (BSC or BOSC)
48*X	Skip the next one-word instruction if ANY condition is sensed
4C*XXXXX	Branch to CSL at EA (Addr) on NO condition
4D*XXXXX	Branch to CSL at EA (Addr+XR1) on NO condition
4E*XXXXX	Branch to CSL at EA (Addr+XR2) on NO condition
4F*XXXXX	Branch to CSL at EA (Addr+XR3) on NO condition
4C*XXXXX	Branch to CSL at EA (V in CSL at Addr) on NO condition
4D*XXXXX	Branch to CSL at EA (V in CSL at "Addr+XR1") on NO condition
4E*XXXXX 4F*XXXXX	Branch to CSL at EA (V in CSL at "Addr+XR2") on NO condition Branch to CSL at EA (V in CSL at "Addr+XR3") on NO condition
	Branch And Store Instruction Register (BSI)
40XX	Store next sequential address in CSL at EA (I+DISP) and Branch to EA+1
41XX	Store next sequential address in CSL at EA (XR1+DISP) and Branch to EA+1
42XX	Store next sequential address in CSL at EA (XR2+DISP) and Branch to EA+1
43XX	Store next sequential address in CSL at EA (XR3+DISP) and Branch to EA+1
44*XXXXX	If NO condition is true, store next sequential address in CSL at EA (Addr) and Branch to EA+1
45*XXXXX	If NO condition is true, store next sequential address in CSL at EA (Addr+XR1) and Branch to EA+1
46*XXXXX 47*XXXXX	If NO condition is true, store next sequential address in CSL at EA (Addr+XR2) and Branch to EA+1 If NO condition is true, store next sequential address in CSL at
44*XXXXX	If NO condition is true, store next sequential address in CSL at EA (Addr+XR3) and Branch to EA+1 If NO condition is true, store next sequential address in CSL at
45*XXXXX	EA (V in CSL at Addr) and Branch to EA+1 If NO condition is true, store next sequential address in CSL at
46*XXXXX	EA (V in CSL at "Addr+XR1") and Branch to EA+1 If NO condition is true, store next sequential address in CSL at
47*XXXXX	EA (V in CSL at "Addr+XR2") and Branch to EA+1 If NO condition is true, store next sequential address in CSL at
	EA (V in CSL at "Addr+XR3") and Branch to EA+1 Modify Index and Skip (MDX)
70XX	ADD expanded DISP to I (no skip can occur)
71XX	ADD expanded DISP to XRI
72XX	ADD expanded DISP to XR2
73XX	ADD expanded DISP to XR3
74XXXXXX	Add expanded positive DISP to CSL at Addr (Add to memory)
7500XXXX	Add Addr to XR1
7600XXXX	Add Addr to XR2
7700XXXX	Add Addr to XR3 Add expanded negative DISP to CSL at Addr (Add to Memory)
74XXXXXX 7580XXXX	Add expanded negative DISP to CSL at Adar (Add to Memory) Add V in CSL at Addr to XR1
7580XXXX 7680XXXX	Add V in CSL at Addr to XR2
7780XXXX	Add V in CSL at Addr to XR3
	Wait (WAIT)
3000	WAIT until manual start or until completion of an interrupt subroutine
	Compare (CMP)
вохх	Compare A with contents of CSL at EA (I+DISP)
BIXX	Compare A with contents of CSL at EA (XR1+DISP)
B2XX	Compare A with contents of CSL at EA (XR2+DISP)
B3XX	Compare A with contents of CSL at EA (XR3+DISP)
B400XXXX	Compare A with contents of CSL at EA (Addr)
B500XXXX	Compare A with contents of CSL at EA (Addr+XR1)
B600XXXX	Compare A with contents of CSL at EA (Addr+XR2)
B700XXXX	Compare A with contents of CSL at EA (Addr+XR3)
B480XXXX	Compare A with contents of CSL at EA (V in CSL at Addr)
B580XXXX	Compare A with contents of CSL at EA (V in CSL at "Addr+XR1") Compare A with contents of CSL at EA (V in CSL at "Addr+XR2")
B680XXXX B780XXXX	Compare A with contents of CSL at EA (V in CSL at "Addr-XR2") Compare A with contents of CSL at EA (V in CSL at "Addr-XR3")
	Double Compare (DCM)
B8XX B9XX	Compare A and Q with contents of CSL at EA (I+DISP) and EA+1 Compare A and Q with contents of CSL at EA (XRI+DISP) and
1	EA+1
BAXX	Compare A and Q with contents of CSL at EA (XR2+DISP) and EA+1
L	

See	Instruction	Set	Section	for	Meaning	of	Symbols
-----	-------------	-----	---------	-----	---------	----	---------

Hexadecimal	Branch Instructions			
ввхх	Compare A and Q with contents of CSL at EA (XR3+DISP) and EA+1			
BC00XXXX	Compare A and Q with contents of CSL at EA (Addr) and EA+1			
BD00XXXX	Compare A and Q with contents of CSL at EA (Addr+XR1) and EA+1			
BE00XXXX	Compare A and Q with contents of CSL at EA (Addr+XR2) and EA+1			
BF00XXXX	Compare A and Q with contents of CSL at EA (Addr+XR3) and EA+1			
BC80XXXX	Compare A and Q with contents of CSL at EA (V in CSL at Addr)			
BD80XXXX	Compare A and Q with contents of CSL at EA (V in CSL at "Addr +XR1") and EA+1			
BE80XXXX	Compare A and Q with contents of CSL at EA (V in CSL at "Addr +XR2") and EA+1			
BF80XXXX	Compare A and Q with contents of CSL at EA (V in CSL at "Addr +XR3") and EA+1			
	I/O Instructions			
	Execute I/O (XIO)			
08XX	Execute IOCC in CSL at EA (I+DISP) and EA+1			
09XX	Execute IOCC in CSL at EA (XR1+DISP) and EA+1			
0AXX	Execute IOCC in CSL at EA (XR2+DISP) and EA+1			
OBXX	Execute IOCC in CSL at EA (XR3+DISP) and EA+1			
0C00XXXX	Execute IOCC in CSL at EA (Addr) and EA+1			
0D00XXXX	Execute IOCC in CSL at EA (Addr+XR1) and EA+1			
0E00XXXX	Execute IOCC in CSL at EA (Addr+XR2) and EA+1			
0F00XXXX	Execute IOCC in CSL at EA (Addr+XR3) and EA+1			
0C80XXXX	Execute IOCC in CSL at EA (V in CSL at Addr) and EA+1			
0D80XXXX	Execute IOCC in CSL at EA (V in CSL at "Addr+XR1") and EA+1			
0E80XXXX	Execute IOCC in CSL at EA (V in CSL at "Addr+XR2") and EA+1 Execute IOCC in CSL at EA (V in CSL at "Addr+XR3") and EA+1			
0F80XXXX	Execute IOCC in CSL at EA (V in CSL at AdditAKS) and EAT			

Appendix C. Average Instruction Execution Times* (The times below pertain to the 2 μsec core storage. Add 2 μsec to Execution Times When Indirect Addressing is Specified)

		<u> </u>	= 0	F = '	1
		T=0	T≠0	T=0	T≠0
	LD	4 1/4	4 1/4	6	6 1/4
	STO	4 1/4	4 1/4	6	6 1/4
	LDD	6 1/4	6 1/4	8	8 1/4
	STD	6 1/4 4 1/2	6 1/4	8	8 1/4
	A S		4 1/2 4 1/2	6 1/4	6 1/2
	AD	4 1/2 6 3/4	6 3/4	6 1/4 8 1/2	6 1/2
\bigcirc	SD	6 3/4	6 3/4	8 1/2	8 3/4 8 3/4
U	M	15 1/4	15 1/4	17	17 1/4
	D	42 3/4	42 3/4	44	44 1/2
	AND	4 1/4	4 1/4	6	61/4
	OR	4 1/4	4 1/4	6	6 1/4
	EOR	4 1/4	4 1/4	6	6 1/4
•	FBSI	2-4 1/4	2-4 1/4	2-6	2-6 1/4
(2)	LBSC	2 ′	2	2-4	2-4 1/4
<u></u>	SLA	2 + N/4	2 + N/4	_	_
<u></u> 3	LSLT	2 + N/4	2 + N/4	-	_
(SLCA	2 + N/4	$\sqrt{2} \frac{1}{2} + \frac{N}{4}$	_	_
4)	LSLCAC	Q + N/4	21/2 + N/4	-	-
<u>③</u>	SRA	2 + N/4	2 + N/4	-	-
(3)	RTE	2 + N/4	2 + N/4	-	-
_	WAIT	2	2	2	2
6	XIO	6 1/4 - 8 1/4	6 1/4 - 8 1/4	8-10	8 1/4 - 10 1/4
	LDX	2 1/4	2 1/4	4 1/4	4 1/4
	STX	4 1/4	4 1/4	6	6
	MDX	2 1/2	2 1/2	10 1/4	4 3/4
	LDS	2	2	-	-
	STS	4 1/4	4 1/4	6	6 1/4
()-	CMP	4 1/2	4 1/2	6 1/4	61/2
\odot	[DCW	6 3/4	6 3/4	8 1/2	8 3/4

- ① Execution Times Include an Average Add Time of 2 1/4 μsec.
- ② If a Skip or Branch is not Executed, the Instruction Performs as a NOP with an Execution Time of 2.0 us. If the Skip or Branch is Executed, the Second Execution Time is Applicable.
- (4) If T≠0 and More Than Four (4) Shifts Occur, then 1/2 µs is Added to the Execution Time as Shown to Restore the Specified Index Register from the Shift Counter.
- (5) A Shift of 1, 2, 3 or 4 Positions Requires 2 µsec, with 1/4 µsec Added for Each Additional Shift Position up to 15. Therefore, a Shift of 5 Positions Takes 2.25 µsec, a shift of 6 Positions Takes 2.5 µsec, etc., up to 15 Positions which Takes 4.75 µsec.

A Shift of 16, 17, 18, or 19 Positions Requires 2.25 μ sec, with 1/4 μ sec Added for Each Additional Shift Position up to 31. Therefore, a Shift of 21 Positions Takes 2.5 μ sec, a Shift of 22 Positions Takes 2.75 μ sec, etc., up to 31 Positions Which Takes 5 μ sec.

The longer times apply to the Read and Write functions, the shorter times to all other functions.

17439 B

^{*}Double these times for the 4 µsec core storage.

Internal Add Operation

The arithmetic section of the 1801/1802 P-C performs additions in successive machine cycles that are 1/4 μ sec (2 μ sec core storage) or 1/2 μ sec (4 μ sec core storage) in duration. The number of machine cycles required to complete the addition depends on the numbers being added and the resulting "carries." As shown in Figure C-1, the augend

Machine Cycles		AUGE														eg) 13			
	A ₀	()	ı	1	0	1	1	1	0	0	0	1	1	1	0	1	0	
	Do	1	ı	1	1	1	0	0	1	1	0	0	0	1	1	1	0	1	
*First	Αı		l	0	0	1	1	1	0	1	0	0	1	0	0	1	1	1	
	D		i	1	0	0	0	1	0	0	0	0	1	1	0	0	0	0)
*Second	A ₂	()	1	0	1	1	0	0	1	0	0	0	1	0	1	1	1	
	D_2		0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	()
*Third	А3	1	0	1	0	1	0	0	0	1	0	1	0	1	0	. 1	1	,	I
	D_3	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	()
*Fourth	Α4		0	1	0	0	0	0	0	1	0	1	0	1	0	1	1		1
	D_4		0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	_)
**Fifth	Α ₅		0	1	1	0	0	0	0	1	C	1	0	1	0	1	1	1	1
	D ₅		0	0	0	0	0	0	0	0	0	0	0	0	0	_	()	0

^{*} Occurs during the 2 or 4 µsec core storage cycle required to read the addend from core storage.

17443


Figure C-1. Data Addition Example

(A register) and addend (D register) are "Exclusive ORed" and "ANDed" each machine cycle. (The Exclusive OR and AND functions are explained in the Arithmetic Instructions section of the manual.) The results of the Exclusive OR function are placed in the A register. The results of the AND function are ignored except for any carries that may occur. The carries are shifted one position to the left and placed in the D register. (These bits represent carries that would result from a normal binary add operation.) Each time a carry occurs, another machine cycle is initiated in which the A and D registers are Exclusive ORed and ANDed again. This process continues until there are no further carries, at which time the correct sum exists in the A register.

The length of each carry chain depends on the numbers involved and varies from 0 to 15. In Figure C-1, a carry chain of four (bit positions 2 through 5) caused five machine cycles. The first four of these cycles were included in the core storage cycle that read the addend from core storage. Only carry chain lengths of four and greater cause extra 1/4 or 1/2 µsec machine cycles.

Total Execution Time

Two core storage cycles are required in the execution of an Add instruction: one for instruction readout and effective address computation, and one for data readout and data addition. Figure C-2 is a sequence chart for the "average" add operation in which $F=0,\ T\neq 0$, and the carry chain length does not exceed four.



^{*}Cycle steals can occur here without stopping effective address computation or data addition.

17444

Figure C-2. Add Instruction Sequence Chart

Time Probabilities for the Addition of Data to the Accumulator

Table C-1 shows a mathematical analysis of all possible number pairs that can be added with the A and D registers:

Table C-1. Mathematicl Analysis of Addition of all Possible Number Pairs

Carry Chain Length	Probability (%)	Cumulative (%)	Time (µsec)
0	1.3363	1.3363	2.00
ī	9.8892	11.2255	2.00
2	27.0115	38.2370	2.00
3	27.7178	65.9548	2.00
4	17.3702	83.3250	2.25
5	8.9237	92.2487	2.50
6	4.2404	96.4891	2.75
Ż	1.9485	98.4376	3.00
8	0.8789	99.3165	3.25
9	0.3906	99. <i>7</i> 071	3.50
10	0.1709	99.8780	3.75
11	0.0732	99.9512	4.00
12	0.0305	99.9817	4.25
13	0.0122	99.9939	4.50
14	0.0046	99.9985	4.75
15	0.0015	100.0000	5.00
		 	17445

^{**} Extra 1/4 or 1/2 µsec machine cycle.

The Carry Chain Length column lists all possible carry chain lengths up to the maximum of 15.

The <u>Probability</u> column contains percentage figures which are related to the Carry Chain Length. For example, a carry chain length of four occurs during 17.37% of all add operations.

The <u>Cumulative</u> column is merely a progressive summation of the Probability percentages. For

example, 83.32% of all add operations involve carry chain lengths of four or less; which, incidentally, is the basis for the Average Execution Time given in this appendix for Add instructions.

The <u>Time</u> column shows the time required for Data Readout and Data Addition (see Figure C-2) with a 2 μ sec core storage. The average Data Readout and Data Addition time for adding all possible numbers at random is 2.16 μ sec.

APPENDIX D. I/O DEVICE ADDRESSING

The Area, Function, and Modifier codes listed below are required for 1800 I/O operations (x indicates an unused bit position):

	AREA	<u>FUN</u>	MODIFIER
Console Data Entry Switches			
Sense Device - switch data to A-reg.	0 0 0 0 0	111	0 1 0 x x x x x
Read - switch data to core.	0 0 0 0 0	0 1 0	0 1 0 x x x x x
Console Sense, Program Switches and CE Switches			
Sense Device - switch data to A-reg.	0 0 0 0 0	111	0 1 1 x x x x x
Read - switch data to core.	0 0 0 0 0	0 1 0	0 1 1 x x x x x
Console Interrupt			
Sense Device - console DSW to A-reg; indicators not reset - console DSW to A-reg; reset	0 0 0 0 0	.111	1 1 0 x x x x 0 1 1 0 x x x x 1
indicators	0 0 0 0 0	111	TIUXXXXI
Operations Monitor Control - timer not reset - reset timer	0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0 0 1 0 0	1 1 1 x x x x 0 1 1 1 x x x x 1
Interval Timers			
Control - timers started or stopped according to bits 0-2 of IOCC Address word.	0 0 0 0 0	100	0 0 1 x x x x x
Interrupt Mask Register			
 Control - mask or unmask interrupt levels 0-13, depending on IOCC Address word bit positions 0-13. - mask or unmask interrupt levels 14-23, depending on IOCC Address word bit positions 0-9. 	0 0 0 0 0	100	1 0 0 x x x x 0 1 0 0 x x x x 1
Program Interrupt			
Control - turn on interrupt levels 0-13, depending on IOCC Address word bit positions 0-13. - turn on interrupt levels 14-23, depending on IOCC Address word bit positions 0-9.	0 0 0 0 0	100	101xxxx0 101xxxx1
ILSW			
Sense	0 0 0 0 0	0 1 1	0 0 0 0 0 0 0 0

NOTE: For Process Interrupt see Digital Input.

		AREA	<u>FUN</u>	MODIFIER
10	053 Printer:			
	<u>First four 1053's:</u> <u>Write</u> - individual 1053 specified by IOCC modifier bits 11-14.	00001	0 0 1	хххуууух
1	Sense Device - 1816/1053 DSWs to A-reg. Individual units specified by IOCC bits 11-14; bit 15			
	determines reset of indicators.	00001	111	x x y y y y y
ı	Second four 1053's: Area code is 01111.			
18	316 Printer - Keyboard			
	Read - single character to core storage.	00001	0 1 0	x x x x 0 0 1 0
ı	Sense Device - 1816/1053 DSWs to Accumulator. Individual units specified by IOCC bits 11-14; bit 15 determines			
	reset of indicators.	$0\ 0\ 0\ 0\ 1$	111	хххуууу R
	Control - places keyboard in Ready status	$0\ 0\ 0\ 0\ 1$	1 0 0	x x x x 0 0 1 0
<u>14</u>	42 Card Read - Punch			
	First 1442:			
	Initialize Read - card columns to core storage. Where P is Packed Mode.	0 0 0 1 0	1 1 0	x x x x x x x P
	Initialize Write - core storage to card			
	columns.	0 0 0 1 0	101	$x \times x \times x \times x \times x$
ľ	Control - IOCC bits 8 and 14 specify function. Where Y is Stacker Select	00010	100	$Y \times X \times X \times F \times$
-	F is Feed Cycle.			
	Sense Device - DSW to Accumulator; bit 15 determines reset of indicators.	00010	111	x x x x x x x R
	Second 1442: Area code is 10001.			
ı				4 . *
<u>10</u>	54 and 1055 Paper Tape			
	Read - one character from tape buffer to core storage.	00011	0 1 0	x x x x x x x x
	Write - core storage to tape.	00011	0 0 1	x x x x x x x x
	Control - One character from tape to tape buffer.	00011	100	x x x 1 x x x x
V	Sense Device - DSW to Accumulator; bit 15 determines reset of indicator.	00011		xxxxxxR

	AREA	FUN	$\underline{\text{MODIFIER}}$	
2310 Disk Storage Drive				
First 2310: Initialize Read-into-memory: yyy specify				
disk sector.	$0\ 0\ 1\ 0\ 0$	110	$0 \times \times \times \times y y y$	
Initialize Read-check	0 0 1 0 0	110	1 x x x x y y y	
Initialize Write	00100	101	$x \times x \times x y y y$	
<u>Control</u> - seek as specified by IOCC address and modifier bit 13.	0 0 1 0 0	100	x x x x x S x x	
Sense Device - DSW to A-reg; bit 15 determines reset of indicators.	00100	111	x x x x x x x R	
Second and Third 2310's require Area codes of 01000 and 01001, respectively.				
1627 Plotter				
Write - core storage to plotter.	00101	0 0 1	x	
Sense Device - DSW to A-reg; bit 15 determines reset of indicators.	00101	111	x x x x x x R	
1443 Printer				
-				(
<u>Initialize Write</u> - bit 15 is used for space	00110	101	x x x x x x x y	
suppress.	00110	101	XXXXXXXX	
<u>Control</u> - carriage control Sense <u>Device</u> - DSW to A-reg; bit 15 deter-	00110	100		
mines reset of indicators.	0 0 1 1 0	111	x x x x x x x R	
Analog Input				
Direct Program Control:				
Write - AI point to ADC; Address word of IOCC specifies the core-storage	•			
location of the multiplexer address; where E is External Sync. L is 8-bit resolution. H is 14-bit resolution.	01010	0 0 1	ExxLHxxx	
Read - ADC to core storage; Address word of IOCC is core-storage location specifying where the ADC reading	0 1 0 1 0	0 1 0	Sxxxxxx	
will be stored; where S is Sequential Program mode.				
riogram mode.				/

Ċ.

	AREA	FUN	MODIFIER
Sense Device - DSW to A-reg; where C specifies Comparator or AI status word. R bit resets indicators.	01010	111	C x x x x x R
Control (Blast Instruction)	0 1 0 1 0	100	x
Data Channel Control: Initialize Read - ADC readings to core storage; where T specifies a two DC operation.	01010	110	ExTLHxxx
Initialize Write - Address from core storage to multiplexer	0 1 0 1 0	1 0 1	x x x x x x x x
The AI Expander Area code is 10000.			
Digital Input			
Direct Program Control: Read - DI or PI group to core storage; Bits 9-15 are DI addresses 64 through 127 or PI addresses 2 through 25 10.	01011	0 1 0	39 15 XAAAAAAA
Sense Device - DSW, DI, or PISW to Arregister; Bits 11-15 are DSW addresses 00000 or 00001 (reset indicators), PISW addresses 2 ₁₀ through 25 ₁₀ or DI addresses 64 ₁₀ through 127 ₁₀ .	01011	111	xBBBBBBB
			,
Control (Blast Instruction) Data Channel Control:	0 1 0 1 1	100	x x 1 x x x x x
<u>Initialize Read</u> - where bits 8-10 specify the read mode.	01011	110	RRRxxxx
Digital and Analog Output			
<u>Mrite</u> - core storage to DAO device; where bits 9-15 are device addresses 0 through 127 10.	01100	0 0 1	x A A A A A A A
Control - where bit 9 initiates simultaneous transfer from buffer registers, bit 8 initiates timing pulse for Pulse Output, and bit 10 resets all DAO controls (Blast Instruction).	01100	100	PBRxxxx
Sense Device - DSW to A-reg; bit 15 deter-	J 1 1 0 0	¥ U U	FDRXXXXX
mines reset of the indicators.	0 1 1 0 0	111	x x x x x x x R
<u>Data Channel Control:</u> <u>Initialize Write</u> - core storage to DAO registers. Bits 8-10 specify write mode.	0 1 1 0 0	101	RRRxxxx

			AKEA	FUN	MODIFIER
Sys	stem/360 Ada	pter			
	Initialize W	rite	0 1 1 0 1	101	$x \times x \times x \times x \times x$
	Initialize R	ead	01101	110	x x x x x x x x x
	Sense Statu	s	01101	111	$0 \times \times \times \times \times R$
	Sense Word	Count	01101	111	1 x x x x x x x
	Control (Re	eset)	01101	100	x x x x x x x x
94) 01 or 2402 M:	·			
		ead - where bits 10-15 specify:	01110	110	x x Y Y Y Y Y Y
	10	Address Tape Unit 0 or 1	0 1 1 1 0	110	$x \times T \times Y \times Y \times Y$
		Bit density for 7-track (ignored for 9-track) Bits 11 and 12 equal 00 for 800			
		ВРІ	0 1 1 1 0	1 1 0	$x\;x\;Y\;0\;\;0\;Y\;Y\;Y$
		Bits 11 and 12 equal 01 for 200 BPI	0 1 1 1 0	110	x x Y 0 1 Y Y Y
		Bits 11 and 12 equal 10 for 556 BPI	0 1 1 1 0	110	x x Y 1 0 Y Y Y
1	13	"Packed-format" for 7-track (ignored for 9-track)	0 1 1 1 0	110	xxYYYFYY
	14	Read-while-correcting (ignored for 7- track or for initial 9-track record read) Even parity for 7-track (ignored for	0 1 1 1 0	110	xxYYYYCY
	15	9-track)	0 1 1 1 0	110	x x Y Y Y Y Y P
	Initialize V	Vrite - where modifier bits specify:	0 1 1 1 0	101	x x Y Y Y Y X Y
	10 11, 12		0 1 1 1 0	101	ххТҮҮҮхҮ
		9-track) Bits 11 and 12 equal 00 for 800 BPI	01110	101	x x Y 0 0 Y x Y
		Bits 11 and 12 equal 01 for 200 BPI	0 1 1 1 0	101	x x Y 0 1 Y x Y
	10	Bits 11 and 12 equal 10 for 556 BPI	0 1 1 1 0	101	x xY10YxY
	13	"Packed-format" for 7-track (ignored for 9-track)	0 1 1 1 0	101	xxYYYFxY
	15	Even parity for 7-track (ignored for 9-track)	0 1 1 1 0	101	x x Y Y Y Y x P
		t 10 addresses the tape unit, bits rify the bit density for 7-track (11-12			
	191101 04 10	Rewind and unload	$0\ 1\ 1\ 1\ 0$	100	x x T x x 0 0 0
		Write Tape mark	0 1 1 1 0	100	x xTDD 0 0 1
		Erase	$0\ 1\ 1\ 1\ 0$	100	x xTDD 0 1 0
		Backspace Rewind	$egin{array}{cccc} 0 & 1 & 1 & 1 & 0 \\ 0 & 1 & 1 & 1 & 0 \end{array}$	$\begin{smallmatrix}1&0&0\\1&0&0\end{smallmatrix}$	x xT 0 1 0 1 1 x xT x x 1 0 0
	Comas Da		0 1 1 1 0		
	Sense Dev				
		tape Unit "T" and Read DSW into	01110	111	x xT 0 0 x x 0
		ister (1) tape unit "T", Read DSW into A-	0 1 1 1 0	111	ANIUUNAU
		er, and reset indicators (2)	0 1 1 1 0	111	x xT 0 0 x x 1

	$\underline{\underline{AREA}}$	FUN	MODIFIER
Read Tape Channel word count into A-			
register (3)	0 1 1 1 0	111	x x x 1 0 x x x
Operation Stop (free tape channel) with bits			
T, Y, and R also performing functions 1,			
2, and 3 above.	0 1 1 1 0	111	x xTY 1 x xR

Meaning of symbols in $2401/2402\ \text{IOCC}$ modifiers above:

Symbol	Meaning
C	Read-while-correcting
D	Density
${f F}$	Packed Format
P	Even Parity
${f R}$	DSW Reset
${f T}$	Tape Unit
x	Not Used
Y	Variable

Γ.		<u>.</u>		٦					5 ±	_	اً ج رة		چ			Q.	,		Tape Busy or Not Ready	
15				51	₹ 22		Ready		Sector Count Low	Not Ready	Printer Not Ready	Any	AMAR 1	B _{usy}		D/AO Busy	1		Tape Busy Not	_
4		.		4	14		Busy		Sector Count High	Busy	Printer Busy		AMAR 2						Tape Busy or Rewind	_ _
13				13	13	tCE Not Ready	tCE Not Ready	TCE PT Punch Not Rdy		tCE Not Ready	Carriage Busy		AMAR 4						Tape Indicator or Mark	
12				12	Sense 12	[†] CE Busy	†CE Busy	TCE PT Punch Busy	[†] CE Busy	†CE Busy	tCE Printer Not Ready		AMAR 8				d Byte		At Load Point	
=				Ξ				FCE PT Reader Not Rdy	tCE Not Ready		†CE Printer Busy		AMAR 16				-360 Command		Wrong Length Record	
2	2			10	10			TCE PT Reader Busy			tCE Carriage Busy		AMAR 32						CE Diagnostic Indicator	
°				6	6	Printer Parity Error		PT Reader Storage Protect	Data Overrun	-		DPC Relay Busy	AMAR 64		Process Interrupt Points (Customer Assigned Groups)				* Operation Complete	Word Count
«	,			æ	▼ ∞	Keyboard Parity Error (1816)		PT Reader Parity Error	Write Select Error			Cyc Steal, SS,AMAR Busy	AMAR 128		Customer Ass		•	Count (1's Complement)	Data Overrun Error	word
7	,			7	^	Storage Protect Violation (1816)	Feed Check Read Station	PT Punch Not Ready	Data Error			• Overlap Conflict	AMAR 256		rrupt Points (* End of Table		Data Bus Out or P-C Parity Error	
				9	9 100	Keyboard Not Ready (1816)	5	PT Punch Busy	Storage Protect Error		Parity	* Overload	AMAR 512		- Process Inte		* Transfer End	Word	Tape Data Error	
	,			\$	Progr	Printer Not Ready		PT Reader Not Ready	Parity Error		Channel 1	* Parity Data Error					Storage Protect Violation		Storage Protect Violation Stop	
	4			4	▼ 4	Printer Busy	* Operation Complete	PT Reader Busy	Carriage Home		Channel 12	Parity Control Error				Data Channel Active	Data Check		Chain Stop	
,	2			3	Å "		Last Card	* PT Punch Service Request	Disk Busy (R/WorCtrl)		Channel 9	\$ Storage Protect Violation	AMAR SS MPX	* Command Reject		Command Reject	Halt		Fnd of Table	
	2		Timer	2	2	Keyboard Request	Error	PT Punch Parity Frror			* Printer Complete	DPC Rly Conv Complete	* Overload	t DI Scan Complete		D & A Out Scan Complete	360 Command Stored	\	* Command Reject	₩
	-		Timer B	_	Sense 1	Keyboard Service Response	- 	* PT Reader Service Reauest	* Operation Complete	Parity Error	Error	DPC SS Conv Complete	Low Out of Limit	Storage Protect Violation		Pulse Output Timer	1800 Command Stored		Tape Unit 1 Select	ount count
	0	Interrupt Request		0	V a	-		PT Reader Any Error	Any Error	* Service Response	* Transfer Complete		High Out of	* Parity Error	V	* Parity Error	* Command Reject			00 = True Count
	FEATURE	Console Interrupt	Interval Timers	Data Entry Switches	Sense Switches	1816 Printer-Keyboard 1053 Printer In First Group		Paper Tape nch	2310 Disk Storage First Drive Second Drive Third Drive		1443 Printer	Analog Input -Basic -Expander	Comparator -Al Basic -Al Expander	Digital Input	PISW	Digital and Analog Output	S/360 Adapter	Adapter Word Counter	Tape Control Unit	TCU Word Counter
ł	AREA		1	 。	ا	-14		+	4 % 0		•	- 5 7 -	9 7	=	J _	12			4	

* Interrupt Conditions

```
2^n
                         2-"
                    11
               1
                    0
                        1.0
               2
                    1
                        0.5
               4
                    2
                        0.25
                        0.125
              16
                    4
                        0.062 5
              32
                    5
                        0.031 25
             64
                    6
                        0.015 625
             128
                    7
                        0.007 812 5
            256
                    8
                        0.003 906 25
            512
                    9
                        0.001 953 125
           1 024
                   10
                        0.000 976 562 5
          2 048
                   11
                        0.000 488 281 25
          4 096
                   12
                        0.000 244 140 625
                        0.000 122 070 312 5
           8 192
                   13
         16 384
                        0.000 061 035 156 25
                   14
         32 768
                   15
                        0.000 030 517 578 125
         65 536
                        0.000 015 258 789 062 5
                   16
        131 072
                   17
                        0.000 007 629 394 531 25
        262 144
                   18
                        0.000 003 814 697 265 625
        524 288
                   19
                        0.000 001 907 348 632 812 5
      1 048 576
                   20
                        0.000 000 953 674 316 406 25
      2 097 152
                  21
                        0.000 000 476 837 158 203 125
      4 194 304
                        0.000 000 238 418 579 101 562 5
                  22
      8 388 608
                  23
                        0.000 000 119 209 289 550 781 25
     16 777 216
                  24
                        0.000 000 059 604 644 775 390 625
     33 554 432
                  25
                        0.000 000 029 802 322 387 695 312 5
     67 108 864
                  26
                        0.000 000 014 901 161 193 847 656 25
    134 217 728
                  27
                        0.000 000 007 450 580 596 923 828 125
    268 435 456
                  28
                        0.000 000 003 725 290 298 461 914 062 5
    536 870 912
                  29
                        0.000 000 001 862 645 149 230 957 031 25
  1 073 741 824
                        0.000 000 000 931 322 574 615 478 515 625
                  30
  2 147 483 648
                  31
                        0.000 000 000 465 661 287 307 739 257 812 5
  4 294 967 296
                  32
                        0.000 000 000 232 830 643 653 869 628 906 25
  8 589 934 592
                  33
                        0.000 000 000 116 415 321 826 934 814 453 125
 17 179 869 184
                  34
                        0.000 000 000 058 207 660 913 467 407 226 562 5
 34 359 738 368
                  35
                        0.000 000 000 029 103 830 456 733 703 613 281 25
 68 719 476 736
                        0.000 000 000 014 551 915 228 366 851 806 640 625
137 438 953 472
                  37
                       0.000 000 000 007 275 957 614 183 425 903 320 312 5
274 877 906 944
                  38
                        0.000 000 000 003 637 978 807 091 712 951 660 156 25
549 755 813 888
                  39
                        0.000 000 000 001 818 989 403 545 856 475 830 078 125
                                                                         11157
```

A-Register 9 Console 47 Accumulator 9 Data Entry Switches IOCC 39 ADC 73,76 Display Procedures 53 Add (A) 23 Indicators 51 Internal Operation 130 Interrupt IOCC 40 ADDR Bits 8 Interrupt Key 48 Address 38 Sense and Program Switches IOCC 39 Address Assignment 104 Switches and Lights 46 Fixed Assignment 104 Control (System/360) 115 Control (1800), System/360 119 Addressing 7 Alarm Light 48 Core Storage 6 Amplifiers 75, 76, 77 Current Element 75 Analog-to-Digital Converter (ADC) 73, 76 Cycle Lights 51 Analog Input 71, 76 Cycle Stealing 55 Data Table Formats 82 Execution Times 84 D-Register 9 Expander 78 DAC Models 1 and 2 100 Indicators 82 Models 3 and 4 100 Analog Output 99 Data Chaining 59 Analog Output Amplifier 100 Data Channel 7, 57 AND Table 27 Data Channel Operation 58, 60 Applications 1 Data Channels 7, 55, 57 Area Code Zero 39 Data Entry Switches 50 Arithmetic Instructions 23 - 28 Data Flow Displays 52 Arithmetic Sign Light 51 Data Flow Examples 11 Auxiliary Storage Light 51 Data Overrun 56 Data Processing I/O Units 4, 5 B-Register 9 Data Representation 6 Binary Number System 13 Data Table 61 Blast Instruction Data Table, Analog Input 81 Analog Input 83 Data Table Formats, Analog Input 82 Digital Input 94 Data Table Formats, Digital and Analog Output 97 Digital and Analog Output 103 Data Transfer, 18 Bits 10 BO Bit . 8 Device Status Words 64, 82, 95, 113, 138 Branch and Store Instruction Register (BSI) 33 Differential Amplifier 75 Branch Instructions 32 - 36 Digital-to-Analog Conversion 99 Branch or Skip on Condition (BSC or BOSC) 32 Digital and Analog Output 97 BSC Examples 33 Digital Input 89 - 96 Buffer Amplifier 100 Digital Input (Contact) 92 Busy Indicator (Device) 56 Digital Input (Voltage) 92 Direct Program Control 56 Carry Chain Length 130 Disable Interrupt 50 Carry Indicator 7 DISP Bits 8 CE Interrupt 63 Displacement 8 CE Mode 56 Display Address Register Switch 53 Chained Sequential Control, Analog Input 79 Display Procedures 53 Divide (D) 26 Channel Address Buffer (CAB) 57 Channel Address Register (CAR) 57 Double Add (AD) 23 Check Stop Switch 50 Double Compare (DCM) 36 Clear Storage Key 46 Double Load (LDD) 17 Clear Storage Operations 49 Double Store (STD) 18 Clock Lights 51 Double Subtract (SD) 25 Comparator 73, 77 Double Word Format 8 Compare (CMP) 35 DSWs 64, 82, 95, 113, 138 COND Bits 8 DSW, Analog Input 82, 138

Commands, Analog Input 55 Digital and Analog Output 102, 138 Device Addressing 132 - 137 Digital Input 95, 138 Digital and Analog Output 97 Indicators 138 Digital Input 94 System/360 Adapter 113, 138 Load Accumulator (LD) 17 Effective Address Generation 9 Load and Store Instructions 17 Electronic Contact Operate 99 Load I Key 49 Emergency Pull Switch 48 Load Index (LDX) 19 Exclusive OR Table 28 Load Status (LDS) 21 Execute I/O (XIO) 37 Logical And (AND) 27 Execution Times 84 Logical Exclusive Or (EOR) 28 Analog Input 84 Logical Or (OR) 27 External Interrupt Polling 63 External Sync, Analog Input 77 Masking Interrupts 63 Digital and Analog Output 97 Mode Switch 49 Digital Input 91 Modifier 38 Modify Index and Skip (MDX) 34 Format (F) Bit 8, 52 Multiplexer Overlap 74 Function 37, 132 - 137 Multiplexer/R 73, 74 Multiplexer/S 73, 74 Halt I/O (System/360) 117 Multiplexer, Maximums and Ranges 73 Hexadecimal-Decimal Conversion 14, 121 - 125 Multiply (M) 26 Number System 13 Representation 15 No-Op 21, 30 High Speed Data Acquisition 2 No-Operation (System/360) 117 Number Systems 13 I-Register 9 IA Bit 8 Off Key 48 ILSW 66 One-Word Instruction Format 8 Branch Table 69 Op Code 52 Immediate Stop Key 49 Register 10 Index Registers 7 Indicators, Analog Input (DSW) 82, 138 Operations Monitor 45 IOCC 41 Initialize Read (1800), System/360 118 Switch 50 Initialize Write (1800), System/360 119 OR Table 27 Input Ranges, Analog Input 73 Overflow Indicator 7 Instruction Execution Times 129 Overrun (Data) 56 Instruction Format 8, 15 Instruction Register 9 Parity Check Light 51 Instruction Set 15 - 41, 126 - 128 Parity Checking 44 Interrupt 8, 62 P-C Console 46, 47 Console IOCC 40 P-C Data Flow 10 Disable (Switch) 50 P-C Registers 9 Level Lights 52 PISW Indicators 66 Level Masking 63 Powers of Two Table 139 Level Status Word 66 Precision Voltage Reference 101 Levels 62 Mask Register IOCC 40 Process Control 1 Process Interrupt 93 Programming 67 Process Interrupt Status Word 64, 66 Service Light 51 Process I/O Features 3 Interrupts, Programmed 64 Processor-Controller, (P-C) 3, 6, 46 IOCC 40 Program Load Key 46 Internal Interrupt 63 Program Switches 50 Interval Timers 39, 42 Programmed Interrupt IOCC 40

I/O Control 55

Programmed Interrupts 64
Programmed Operation Analog Input 78
Digital and Analog Output 100
Digital Input 93
System/360 Adapter 114
Pulse Counter 93
Pulse Output 99

Random Control, Analog Input 80 Read or Read Backward (System/360) 115 Ready Light 48 Register Output 99 Registers 9 Reset Button 49 Rotate Right A & Q (RTE) 31 Run Light 48

Sample-and-Hold Amplifier 77 SAR 9 Scan Control Register (SCR) 58 Sense Interrupt Level 69 Sense Switches 50 Sense (System/360) 115 Sense (1800), System/360 118 Shift Control Counter 9 Shift Instructions 29 - 31 Shift Left and Count A (SLCA) 29 Shift Left and Count A & Q (SLC) 30 Shift Left Logical A (SLA) 29 Shift Left Logical A & Q (SLT) 29 Shift Right A & Q (SRT) 31 Shift Right Logical A (SRA) 31 Signal Conditioning Elements 75 Single Word Format 8 Status Words 64 Stop Key 49 Storage Address Register 9 Storage Protect Check Light 51 Storage Protection 43

Store Accumulator (STO) 18
Store Index (STX) 20
Store Status (STS) 20
Store Status Operations 20
Subtract (S) 24
Symbology, Instruction Operation 15
System/360 Adapter 112
System/360 Commands 112
System Data Flow 4
System Description 3

Tag (T) Bits 52
Test I/O (System/360) 117
Thermocouple Operation 85 - 88
Timers 39, 42, 52
IOCC 39, 42
Lights 52
Toggle Switches 50
Trace Interrupt 63
Two Word Instruction Format 8
Two's Complement 6
Unconditional Branch Operation 33

Voltage Element 75

Wait (WAIT) 35
Wait Light 48
Word Count Register (WCR) 58
Write Storage Protects Bit Operation 50
Switch 50
Write (System/360) 116

XIO Instruction 37 XIO Data Flow 38

1801/1802 3 1826 Data Adapter Unit 91 1851 Multiplexer Terminal 71, 73 1856 Analog Output Terminals 100 PNO OC 111

0.11

3 F F

XX BOR 1000

ORIL

IBM

International Business Machines Corporation Data Processing Division 112 East Post Road, White Plains, N.Y. 10601 [USA Only]

IBM World Trade Corporation 821 United Nations Plaza, New York, New York 10017 [International] Printed in U. S. A. A26-5918-5