

IBM Customer Engineering **Maintenance Manual**

**IBM 7040-7044 Data Processing Systems
Channels B, C, D, and E**



**Customer Engineering Maintenance Manual
IBM 7040-7044 Data Processing Systems
Channels B, C, D, and E**

PREFACE

This manual contains logic diagrams of tape operations, Simplex interface operations, and direct data operations. A brief description of each of these operations precedes the diagrams in each major section. A detailed description of the operations diagrammed can be found in Channels B, C, D, E CE Manual of Instruction, Form 223-2755.

Your ideas and comments concerning Customer Engineering manuals are of value to Product Publications. Please use the comments sheet at the back of this manual.

SAFETY

Accidents do not always happen to "the other fellow." Be smart! When servicing any equipment, remove rings and watches, roll up your sleeves, and tuck in your tie. Put on your safety glasses! If power must be on when working on power supplies, probe with one hand only; keep the other hand off the frame. You know the safety rules--follow them!

MAJOR REVISION (December 1963)

This edition, Form 223-2712-1, obsoletes Form 223-2712-0 and all earlier editions. The "Tape Interface" section has been updated and the "Simplex" and "Direct Data" sections are new.

Copies of this and other IBM publications can be obtained through IBM Branch Offices. Address comments concerning the contents of this publication to:
IBM Corporation, CE Manuals, Dept. B95, PO Box 390, Poughkeepsie, N.Y. 12602

PHYSICAL DESCRIPTION	5	Command Word Loading (RCH)	45
Frame Configuration	5	B Cycle	45
I-O Connector Panel	5	Character Transmission	45
Power	5	End Operation and Disconnect	45
Power Supplies	5	Simplex Interface Control Operation	53
Power Switches	5	Simplex Interface Read Operation	57
Tape Drive Power Gate	5	Read Selecting the Channel (RDS)	57
Power Input and Output Connectors	6	Command Word Loading (RCH)	57
Channel Indicator Lights	6	Character Transmission	57
Basic Cable Arrangement Between CPU and Channels	6	B Cycle	57
		End Operation and Disconnect	57
TAPE INTERFACE LOGIC	12	Simplex Interface Sense Operation	65
Write Tape Operation	12		
Write Selecting the Channel (WRS)	12	DIRECT DATA LOGIC	69
Command Word Loading (RCH)	12	Direct Data Write Operation	69
B Cycle	12	Write Selecting the Channel (WRS)	69
Character Transmission	12	Command Word Loading (RCH)	69
End Operation and Disconnect	12	B Cycle	69
Read Tape Operation	28	Data Transfer	69
Read Selecting the Channel (RDS)	28	End Operation and Disconnect	69
Command Word Loading (RCH)	28	Direct Data Read Operation	79
Character Transmission	28	Read Selecting the Channel (RDS)	79
B Cycle	28	Command Word Loading (RCH)	79
End Operation and Disconnect	28	Data Transfer	79
		B Cycle	79
SIMPLEX INTERFACE LOGIC	45	End Operation and Disconnect	79
Simplex Interface Write Operation	45		
Write Selecting the Channel (WRS)	45	DIAGNOSTIC INSTRUCTIONS AND RESETS	85

Figure	Title	Page	Figure	Title	Page
PHYSICAL DESCRIPTION			TAPE CONTROL		
1	Frame 02 - Front Layout (Wiring Side)	7	34	BSR, Backspace Operation	37
2	I-O Connector Panel	7	35	WEF, Write-End-of-File Operation	38
3	7904 Rear View	8	36	REW, Rewind Operation	39
4	7904 Front View	9	37	RUN, Rewind Unload Operation	40
5	Channel Indicators	10	38	WBT, Write Blank Tape Operation	41
6	Q Line and C Line Examples	11			
7	Basic Cable Arrangement, 7904 Channels and CPU	11	TAPE READY TEST		
WRITE TAPE LOGIC			39	SEN, Tape Ready Test Operation	42
8	Tape Interface Signal Lines	13	40	RCH, Tape Ready Test Operation	43
9	Tape Unit Selection	14	41	Asm Reg to CDR, B Cycle, and Disconnect, Tape Ready Test Operation	43
10	Channel and Interface Selection	15	WRITE SIMPLEX LOGIC		
11	Write Tape Operation Sequence	16	42	Simplex Interface Signal Lines	46
12	WRS, Write Tape Operation	17	43	Write Simplex Operation Sequence	47
13	RCH, Write Tape Operation	18	44	WRS, Simplex Interface Write Operation	48
14	B Cycle, Write Tape Operation	18	45	B Cycle, Simplex Interface Write Operation	49
15	B Cycle Priority	19	46	Character Writing, Simplex Interface Write Operation	50
16	Character Writing, Write Tape Operation	20	47	End Operation and Disconnect, Simplex Interface Write Operation	51
17	End Operation and Disconnect, Write Tape Operation	21	SIMPLEX INTERFACE CONTROL		
18	Data Flow, Write Tape Operation	22	48	Control Command, Simplex Interface Control Operation	55
19	I-O Check and Redundancy Check, Write Tape Operation	23	49	Attention, Simplex Interface	56
20	Word Parity Error, Write Tape Operation	24	READ SIMPLEX LOGIC		
21	ETT, End-of-Tape Operation	25	50	Read Simplex Operation Sequence	59
22	Disconnect Trap, Write Tape Operation	26	51	RDS, Simplex Interface Read Operation	60
23	Disconnect Trap Timing	26	52	RCH, Simplex Interface Read Operation	61
24	Error and Trap Conditions, Tape Operation	27	53	Character Reading, Simplex Interface Read Operation	62
READ TAPE LOGIC			54	End Operation and Disconnect, Simplex Interface Read Operation	63
25	Read Tape Operation Sequence	29	55	Error and Trap Conditions, Simplex Interface Operation	64
26	RDS, Read Tape Operation	30	SIMPLEX INTERFACE SENSE		
27	RCH, Read Tape Operation	30	56	Sense Command, Simplex Interface Sense Operation	67
28	Character Reading, Read Tape Operation	31			
29	B Cycle, Read Tape Operation	32			
30	End Operation and Disconnect, Read Tape Operation	33			
31	Data Flow, Read Tape Operation	34			
32	I-O Check and Redundancy Check, Read Tape Operation	35			
33	Word Parity Error, Read Tape Operation	36			

CONTENTS (ILLUSTRATIONS)

WRITE DIRECT DATA LOGIC

57	Direct Data Connection Signal Lines	71
58	Direct Data Signal Lines for 7040 and 7090	71
59	Direct Data Write Operation Sequence	72
60	WRS, DD Write Operation	73
61	RCH, Direct Data Operation	74
62	B Cycle, DD Write Operation	75
63	Data Transfer Control, Direct Data Operation	76
64	End Operation and Disconnect, Direct Data Operation	77
65	Error Conditions, Direct Data Operation	78
66	Error and Trap Conditions, DD Operation	78

READ DIRECT DATA LOGIC

67	Direct Data Read Operation Sequence	81
----	-------------------------------------	----

68	RDS, DD Read Operation	82
69	B Cycle, DD Read Operation	83

PRESENT SENSE LINES AND STORE SENSE LINES

70	PSL and SSL, Direct Data Operation	84
----	------------------------------------	----

DIAGNOSTIC INSTRUCTIONS

71	Load Data Register and Loop (LDL)	87
72	Store Data Register (SDR)	88
73	Store Channel (SCH)	88

RESETS

74	Channel Resets	89
----	----------------	----

ILLUSTRATIONS (ALPHABETICAL)

<u>Figure</u>	<u>Title</u>	<u>Page</u>	<u>Figure</u>	<u>Title</u>	<u>Page</u>
41	Asm Reg to CDR, B Cycle, and Disconnect, Tape Ready Test Operation	43	65	Error Conditions, Direct Data Operation	78
49	Attention, Simplex Interface	56	21	ETT, End-of-Tape Operation	25
7	Basic Cable Arrangement, 7904 Channels and CPU	11	1	Frame 02 - Front Layout (Wiring Side)	7
69	B Cycle, DD Read Operation	83	32	I-O Check and Redundancy Check, Read Tape Operation	35
62	B Cycle, DD Write Operation	75	19	I-O Check and Redundancy Check, Write Tape Operation	23
15	B Cycle Priority	19	2	I-O Connector Panel	7
29	B Cycle, Read Tape Operation	32	71	Load Data Register and Loop (LDL)	87
45	B Cycle, Simplex Interface Write Operation	49	70	PSL and SSL, Direct Data Operation	84
14	B Cycle, Write Tape Operation	18	6	Q Line and C Line Examples	11
34	BSR, Backspace Operation	37	61	RCH, Direct Data Operation	74
10	Channel and Interface Selection	15	27	RCH, Read Tape Operation	30
5	Channel Indicators	10	52	RCH, Simplex Interface Read Operation	61
74	Channel Resets	89	40	RCH, Tape Ready Test Operation	43
28	Character Reading, Read Tape Operation	31	13	RCH, Write Tape Operation	18
53	Character Reading, Simplex Interface Read Operation	62	68	RDS, DD Read Operation	82
46	Character Writing, Simplex Interface Write Operation	50	26	RDS, Read Tape Operation	30
16	Character Writing, Write Tape Operation	20	51	RDS, Simplex Interface Read Operation	60
48	Control Command, Simplex Interface Control Operation	55	50	Read Simplex Operation Sequence	59
31	Data Flow, Read Tape Operation	34	25	Read Tape Operation Sequence	29
18	Data Flow, Write Tape Operation	22	36	REW, Rewind Operation	39
63	Data Transfer Control, Direct Data Operation	76	37	RUN, Rewind Unload Operation	40
57	Direct Data Connection Signal Lines	71	56	Sense Command, Simplex Interface Sense Operation	67
67	Direct Data Read Operation Sequence	81	39	SEN, Tape Ready Test Operation	42
58	Direct Data Signal Lines for 7040-44 and 7090-94	71	42	Simplex Interface Signal Lines	46
59	Direct Data Write Operation Sequence	72	73	Store Channel (SCH)	88
23	Disconnect Trap Timing	26	72	Store Data Register (SDR)	88
22	Disconnect Trap, Write Tape Operation	26	8	Tape Interface Signal Lines	13
64	End Operation and Disconnect, Direct Data Operation	77	9	Tape Unit Selection	14
30	End Operation and Disconnect, Read Tape Operation	33	38	WBT, Write Blank Tape Operation	41
54	End Operation and Disconnect, Simplex Interface Read Operation	63	35	WEF, Write-End-of-File Operation	38
47	End Operation and Disconnect, Simplex Interface Write Operation	51	33	Word Parity Error, Read Tape Operation	36
17	End Operation and Disconnect, Write Tape Operation	21	20	Word Parity Error, Write Tape Operation	24
66	Error and Trap Conditions, DD Operation	78	43	Write Simplex Operation Sequence	47
55	Error and Trap Conditions, Simplex Interface Operation	64	11	Write Tape Operation Sequence	16
24	Error and Trap Conditions, Tape Operation	27	60	WRS, DD Write Operation	73
			44	WRS, Simplex Interface Write Operation	48
			12	WRS, Write Tape Operation	17
			4	7904 Front View	9
			3	7904 Rear View	8

FRAME CONFIGURATION

The 7904-1 and 7904-2 are packaged in a standard rack and panel frame (Figure 1). The frame is divided into four panels that provide space for the logic circuitry required for two channels. Panels 1 and 3 accommodate the logic circuits for one channel, and panels 2 and 4 accommodate the circuits for the second channel.

The frame is identified as frame 02. In a system where two frames are used (more than two channels), the frames are designated as frames 02 A and 02 B. This designation would be used, for example, in a system containing two 7904-2 data channels.

To locate cards, pins, or components, each panel is divided into rows (A through K) and columns (1 through 28) as shown in Figure 1. The two adjacent rows identified as Y and Z are used to jumper card connections from panel 3 to panel 1, and from panel 4 to panel 2, respectively. Row Z of panels 3 and 4 provide connections for dot OR'ing signal lines from the two channels to the I-O connector panel.

Logic cards are on the rear side of the panels and are accessible through the rear of the machine.

I-O CONNECTOR PANEL

Cables containing the data and signal lines from the CPU and associated I-O units are connected to the I-O connector panel (Figures 1 and 2). The I-O connector panel consists of two rows of connectors designated as the upper row (U) and the lower row (L). Each row has 52 positions. Figure 2 shows the connector positions grouped according to functions.

POWER

Power Supplies

The dc power required for the operation of electronic circuitry in a 7904-1 or 7904-2 is furnished by five self-contained power supplies on a sliding gate at the rear of the frame (Figure 3). The dc power supplies are numbered 1 through 5, and in that order provide the following voltages: -12v, +12v, +6v, +12v, and +6v.

A -12v (mc) output from power supply 1 is used for marginal check purposes. A connector is provided so that a portable ± 3 -volt marginal check power supply may be connected in series with the -12 v output. Refer to Figure 4 for the location of the marginal check connector.

Located on each dc power supply are two circuit breakers designated as CB 1 and CB 2. CB 2 is a

thermal-type circuit breaker connected to the input of the power supply to protect it from damage in the event of a component failure within the supply. The contacts may be operated manually by means of a reset plunger, which resets the circuit breaker. The plunger has a white ring around its base that is exposed when the circuit breaker is tripped. CB 1 is connected on the output of each power supply and provides overload protection. This circuit breaker may be operated manually with an on-off switch used to reset the contacts.

Input power to the five dc power supplies is supplied by a 1,250 watt ferroresonant power supply that regulates the input voltage. The ferroresonant supply is also on the sliding gate at the rear of the frame, and provides a regulated output of approximately 133 vac.

Power Switches

Two power switches and a power on lamp are on the upper right portion of the front of the frame (Figure 4). The switches are the remote-local switch and the power on-off switch.

Input power to the 7904 is distributed from the CPU. With the remote-local switch in the remote position, input power to the 7904 is controlled solely by the CPU power switches. With the remote-local switch in the local position, input power may be locally controlled with the power on-off switch. Local power control is used primarily for off-line operation of the 7904. The power on-off switch is ineffective when the remote-local switch is in the remote position.

The power on lamp, when on, indicates that dc power is up.

Tape Drive Power Gate

The tape drive power gate is essentially a junction box from which 115 vac and 208v, 3 phase power is distributed to tape drives associated with a particular 7904. The tape drive power gate is mounted on the front of the frame (Figure 4), and is hinged so that it will swing out to permit access to the wiring directly behind it (panel 3). Four separate power outputs are available from the tape drive power gate. Each output provides power for a bank of five tape units. A circuit breaker for each separate tape power output is in the tape drive power gate. Input power to the tape drive power gate is supplied from the CPU.

Power Input And Output Connectors

There are six connectors for attaching power cables to a 7904 (Figures 1 and 2). The connectors are numbered 1 through 6 and are on each side of the I-O connector panel. Input power from the CPU is fed through connectors 1 and 2 to the 1,250 watt ferroresonant power supply and the tape drive power gate. The four power outputs from the tape drive power gate are fed to connectors 3, 4, 5, and 6.

CHANNEL INDICATOR LIGHTS

Neon indicators that show the status of various control triggers, error triggers, and register positions are on the wiring side of the panels associated with each channel. The location of the indicators and their Systems page reference are shown in Figure 5.

BASIC CABLE ARRANGEMENT BETWEEN CPU AND CHANNELS

This section describes the basic groups of interconnecting cables between the CPU and 7904 data channels. This information is not intended for use as a guide or as instructions for connecting the cables; a cable chart should be referred to for this purpose.

The interconnecting cables consisting of signal and data lines may be divided into three groups: the channel to CPU lines (Q lines), the CPU to channel lines (Q lines), and a group of mixed control lines (C lines). Q lines are distributed lines, or lines that are shared on either end. Two examples are shown in Figure 6. C lines are point-to-point lines as illustrated in Figure 6.

The three basic groups of cables are shown in Figure 7. Two 7904-2 data channels are used as an example in the figure. The channel to CPU lines are in eight cables that are divided into two banks, with each bank consisting of four cables from each 7904-2. Each bank of four cables contains the channel to storage bus lines, trap identification bit lines, and certain control lines (such as B cycle demand) for the two channels in the respective 7904-2. These lines are jumpered (dot OR'ed) in each 7904-2 and are shared by the two channels. The cables are attached to module C of the CPU.

The second group consists of five cables that contain the CPU to channel lines (Q lines). These lines

are shared by all four channels and generally consist of:

1. Storage bus to channel lines.
2. Tape unit address lines.
3. Primary and secondary operation decoder lines.
4. Interface select (address) lines.
5. Clock pulse lines.
6. Miscellaneous control lines.

The method of distributing the lines contained in the five cables is shown in Figure 7. The lines from the CPU are attached to channel 1, where they are jumpered internally to channel 2, and then routed to the second 7904-2 by cables. The lines are internally distributed to channels 3 and 4 in a like manner. In the last channel, the lines are terminated with terminating resistor loads. The sequence in which the channels are connected to the lines establishes the relative remoteness of the channels with respect to the CPU. Therefore, the sequence determines the channel priority status for B cycle and trap requests. The channel with the terminating resistor loads (Figure 7), in this case, channel 4, is always the most remote channel and thus has priority over other channels for B cycle and trap service. Channel 3 has second priority, and the remaining two channels are connected in the order of decreasing priority.

The third group of cables contains mixed control lines (C lines): control lines from the CPU to channel, and lines from the channel to CPU. There is one cable for each channel in the system, and each cable contains control lines that are not shared by other channels. These lines are:

- | | |
|----------------|-------------------------------|
| CPU to channel | 1. Channel select. |
| | 2. Trap enable lines. |
| | 3. Tape density switch lines. |
| Channel to CPU | 1. Channel in use. |
| | 2. Direct data interrupt. |
| | 3. Channel trap demand. |
| | 4. Channel check indicator. |

The specific connector locations for attaching these cables to module C of the CPU are shown in Figure 7. These locations determine the identification (B, C, D, or E) of the respective channels, and thus the trap store location. Each location consists of two edge connector positions for attaching a cable.

Note: A channel's designation, B, C, D, or E, is not indicative of its priority status for B cycles and trap servicing. The priority status (remoteness from the CPU) is determined by the sequence in which the channels are connected to the CPU to channel lines.




FIGURE 1. FRAME 02 - FRONT LAYOUT (WIRING SIDE)




FIGURE 2. I-O CONNECTOR PANEL





FIGURE 3. 7904 REAR VIEW



Power On Lamp

MC Power Supply Connector

Remote-Local Switch

Power ON-OFF Switch

Tape Drive Power Gate

FIGURE 4. 7904 FRONT VIEW

	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
B	Tape Sel TI 30.00	SI Sel SI 40.02	DD Sel DD 51.02			Chan WRS 20.00	Chan Rds 20.00	Ctrl Sense 40.02	BCD Mode 20.02	Bksp/Rew'd TI 20.11	TI SI Busy TI SI 20.12	Chan Busy 20.02	I/O/MF End Op 20.01		DD EOR Gate DD 12.15	Wd Ctr = 0 12.15	Dr Load-ed 20.06	6th Char 20.25	Write 1st Word TI SI 20.24	Read Last Word TI SI 20.23	Chan Disc 20.13	Disc Call 20.12		B Cycle Dmd 20.03	B Cycle 20.03	1st B Cycle 20.27	1st BIN Tgr TI 20.27		
C			Tape End TI 15.00		1st Char TM TI 15.01	End of File TI DD 15.01	Word Par Error 18.02	Redun Check 15.02	Trans Loss 20.10		Prog Ind Sync 15.04								Serv Resp SI 20.26		Attn SI 20.28	Attn Resp SI 20.28		Stop SI 20.27	Unus End 20.29	End Resp SI 20.29			
D		Enb CWT 16.00		Enb TCT Wd Par 16.00		Enb Attn SI 16.00		Enb DD Int DD 16.00		Attn Sync SI 16.01	Unus End Sync 16.01	Wd Par Sync 16.01	Disc Sync 16.02	Redun Check Sync 16.02	EOF Sync TI DD 16.02						Trap PRI 16.03			DD Inter DD 51.03					
H																	Character Counter 4 2 1 ← TI SI → 17.00 17.00 17.00												

02A1
or
02A2
(06.XX.YY.1)

B	Assembly Register 1st Character 0 (B) 1 (A) 2 (8) 3 (4) 4 (2) 5 (1) TI SI 11.20 11.20 11.20 11.21 11.21 11.21					Assembly Register 2nd Character 6 (B) 7 (A) 8 (8) 9 (4) 10 (2) 11 (1) TI SI 11.22 11.22 11.22 11.23 11.23 11.23					Assembly Register 3rd Character 12 (B) 13 (A) 14 (8) 15 (4) 16 (2) 17 (1) TI SI 11.24 11.24 11.24 11.25 11.25 11.25																								
C	Assembly Register 4th Character 18 (B) 19 (A) 20 (8) 21 (4) 22 (2) 23 (1) TI SI 11.26 11.26 11.26 11.27 11.27 11.27					Assembly Register 5th Character 24 (B) 25 (A) 26 (8) 27 (4) 28 (2) 29 (1) TI SI 11.28 11.28 11.28 11.29 11.29 11.29					Assembly Register 6th Character 30 (B) 31 (A) 32 (8) 33 (4) 34 (2) 35 (1) TI SI 11.30 11.30 11.30 11.31 11.31 11.31					DR C Bit 10.12	Wrt Odd Cnt TI SI 18.02	Rd Par Gen TI SI 18.01	DD Stat DD 52.00																
D	Channel Word Counter 3 (4) 4 (2) 5 (1) 6 (4) 7 (2) 8 (1) 9 (4) 10 (2) 11 (1) 12 (4) 13 (2) 14 (1) 15 (4) 16 (2) 17 (1) 12.00 12.00 12.00 12.01 12.01 12.01 12.02 12.02 12.02 12.02 12.03 12.03 12.03 12.04 12.04 12.04																																		
E	Channel Address Counter 21 (4) 22 (2) 23 (1) 24 (4) 25 (2) 26 (1) 27 (4) 28 (2) 29 (1) 30 (4) 31 (2) 32 (1) 33 (4) 34 (2) 35 (1) 13.00 13.00 13.00 13.01 13.01 13.01 13.02 13.02 13.02 13.02 13.03 13.03 13.03 13.04 13.04 13.04																																		

02A3
or
02A4
(06.XX.YY.1)

FIGURE 5. CHANNEL INDICATORS




FIGURE 6. Q LINE AND C LINE EXAMPLES




FIGURE 7. BASIC CABLE ARRANGEMENT, 7904 CHANNELS AND CPU

TAPE INTERFACE LOGIC

WRITE TAPE OPERATION (Figures 8-24)

Words are transferred (in parallel) from storage to a 7904 channel, and then sent a character at a time to the 1414 attached to the tape interface of that channel.

The word counter in the 7904 channel determines the number of words transmitted. It is initially set for the desired number of words, and reduced by one as each word is transmitted. When the counter reaches zero, transmission stops.

Figure 11 shows the sequence of the write tape operation.

Write Selecting the Channel (WRS)

The address portion of the WRS instruction selects channel B, C, D, or E, selects the tape interface of that channel, and selects a particular tape unit on that interface (Figure 12). The operation portion of the WRS instruction sets up the channel for writing; that is, it conditions certain circuits in the channel that will allow writing to the 1414 (and on to the tape unit) through the tape interface. During the WRS operation, tape motion is started. The WRS operation ends and the program goes on with the next instruction while the tape unit is getting up to speed.

Command Word Loading (RCH)

An RCH instruction for the channel just selected is executed, causing a command word to be sent from storage to the channel. The command word, when entered into the channel, sets the word counter and address counter. The RCH instruction requires an I cycle and an E cycle, after which the CPU proceeds with the next instruction.

The word counter not zero and the data register not loaded cause a B cycle demand. See Figure 13 for actions in the channel caused by the RCH.

B Cycle

The word counter not zero and the data register not loaded cause a B cycle demand to be sent to CPU (Figure 14). The next CPU cycle following the request becomes a B cycle, during which the first word to be transmitted is sent from storage to the channel's data register. During this first B cycle, the first word immediately moves on to the assembly register.

Because the data register is now empty, another B cycle is requested; during this B cycle, the data reg-

ister is loaded with the second word. At this point, the tape unit is nearly up to writing speed, the first word is waiting in the assembly register, and the second word is in the data register.

Character Transmission


While the first word is in the assembly register, the first character of this word is being gated to the write bus (by the character counter). When the tape unit gets to writing speed, it writes the first character and sends a write strobe signal to the channel. The write strobe signal tells the channel that the tape unit has written a character and will soon need another one.

Each write strobe trips off a series of three single-shots in the channel (Figure 16). The single-shots check each character sent for the proper parity, and control the character counter (make sure each of the six characters is gated out of the assembly register in the proper order). After each group of six characters is transmitted, the next word (always waiting in the data register) moves to the assembly register. This action causes a B cycle, which again fills the data register.

As words move from storage to the data register on B cycles, the word counter is stepped down. When the word counter reaches zero, no more B cycles are allowed. The last word moves into the assembly register and is sent to the tape unit. After the tape unit writes the last character of the last word and sends the write strobe to the channel (firing the single-shots for the last time), all conditions are present in the channel to end the write operation. The channel initiates the ending of the write operation by sending a write disconnect signal to TAU.

End Operation and Disconnect

The disconnect signal at the 1414 causes the tape unit to write the check character, read-check the check character, and then turn off the write trigger in the 1414 (Figure 17). When this trigger goes off, the TAU busy line drops to the channel. In the channel, the fall of TAU busy turns on the disconnect call trigger, which subsequently turns on the channel disconnect trigger. The channel disconnect trigger resets the triggers that were maintaining the channel in a write tape status, and sets up trap sync triggers for any trap conditions that might have occurred during the write operation. The channel is now not busy and may be used by CPU for another read or write.



Note: 7904 line nomenclature shown.
 Refer to Systems 06.03.01.1 for 1414 line nomenclature.

FIGURE 8. TAPE INTERFACE SIGNAL LINES




FIGURE 9. TAPE UNIT SELECTION




FIGURE 10. CHANNEL AND INTERFACE SELECTION




FIGURE 11. WRITE TAPE OPERATION SEQUENCE




FIGURE 13. RCH, WRITE TAPE OPERATION





FIGURE 14. B CYCLE, WRITE TAPE OPERATION



Note: Any channel's B Cycle Demand trigger on requests a B cycle of CPU. The next CPU cycle becomes the B cycle, the B cycle being granted to the requesting channel.

If more than one channel requests a B cycle at the same time, the B cycle is granted to the most remote requesting channel.

FIGURE 15. B CYCLE PRIORITY




FIGURE 16. CHARACTER WRITING, WRITE TAPE OPERATION




FIGURE 17. END OPERATION AND DISCONNECT, WRITE TAPE OPERATION




FIGURE 18. DATA FLOW, WRITE TAPE OPERATION




FIGURE 19. I-O CHECK AND REDUNDANCY CHECK, WRITE TAPE OPERATION




FIGURE 20. WORD PARITY ERROR, WRITE TAPE OPERATION




FIGURE 21. ETT, END-OF-TAPE OPERATION




FIGURE 22. DISCONNECT TRAP, WRITE TAPE OPERATION




FIGURE 23. DISCONNECT TRAP TIMING

WRITE TAPE		
<p><u>I-O CHECK</u> (Turns on console I-O check light)</p> <p>Caused by:</p> <ol style="list-style-type: none"> Late RCH or initial WC zero. <ol style="list-style-type: none"> Causes computer reset to TAU at write condition time. RCH and no WRS. Transmission loss. <ol style="list-style-type: none"> Causes write disconnect to TAU. <p>Error detection:</p> <ol style="list-style-type: none"> IOT instruction. <ol style="list-style-type: none"> If I-O check, execute next instruction. If not I-O check, skip next instruction. 	<p><u>REDUNDANCY CHECK</u> (Turns on console channel check light)</p> <p>Caused by:</p> <ol style="list-style-type: none"> Tape write error. <ol style="list-style-type: none"> A reg VRC R-W reg VRC Skew No echo Write delay noise Write compare LRC <p>Error detection:</p> <ol style="list-style-type: none"> If not enabled for trap, redundancy check is tested by TRC instruction. <ol style="list-style-type: none"> If redundancy check, turn off redundancy check tgr and transfer. If not redundancy check, proceed with program. If enabled for trap, force WC zero on error and trap after disconnect. 	<p><u>WORD PARITY ERROR</u> (Turns on console channel check light)</p> <p>Caused by:</p> <ol style="list-style-type: none"> 8 cycle storage bus parity. Odd-even count of six characters does not agree with word C bit from CDR. <p>Error detection:</p> <ol style="list-style-type: none"> If enabled for word parity trap, force WC zero on error and trap after disconnect. If not enabled for word parity trap, but disconnect trap is enabled, store parity flag bit along with disconnect flag bit when disconnect trap is taken.
<p><u>TRAPS</u> (Taken after channel disconnects)</p> <ol style="list-style-type: none"> Disconnect: enabled by "Enb CWT, EOF, End, Unend" trigger. Redundancy check: enabled by "Enb TCT and Word Parity" trigger. Word parity: enabled by "Enb TCT and Word Parity" trigger. 		

READ TAPE		
<p><u>I-O CHECK</u> (Turns on console I-O check light)</p> <p>Caused by:</p> <ol style="list-style-type: none"> RCH and no RDS. Transmission loss. <p>Error detection:</p> <ol style="list-style-type: none"> IOT instruction. <ol style="list-style-type: none"> If I-O check, execute next instruction. If not I-O check, skip next instruction. 	<p><u>REDUNDANCY CHECK</u> (Turns on console channel check light)</p> <p>Caused by:</p> <ol style="list-style-type: none"> Tape read error. <ol style="list-style-type: none"> R-W reg VRC LRC Bit count of character does not agree with C bit received with character. <p>Error detection:</p> <ol style="list-style-type: none"> If not enabled for trap, redundancy check is tested by TRC instruction. <ol style="list-style-type: none"> If redundancy check, turn off redundancy check tgr and transfer. If not redundancy check, proceed with program. If enabled for trap, force WC zero on error and trap after disconnect. 	<p><u>WORD PARITY ERROR</u> (Turns on console channel check light)</p> <p>Caused by:</p> <ol style="list-style-type: none"> 8 cycle storage bus parity. <p>Error detection:</p> <ol style="list-style-type: none"> If enabled for word parity trap, force WC zero on error and trap after disconnect. If not enabled for word parity trap, but disconnect trap is enabled, store parity flag bit along with disconnect flag bit when disconnect trap is taken.
<p><u>TRAPS</u> (Taken after channel disconnects)</p> <ol style="list-style-type: none"> Disconnect: enabled by "Enb CWT, EOF, End, Unend" trigger. Redundancy check: enabled by "Enb TCT and Word Parity" trigger. Word parity: enabled by "Enb TCT and Word Parity" trigger. Unusual end (last tape word incomplete): enabled by "Enb CWT, EOF, End, Unend" trigger. End of file (tape mark read from tape): enabled by "Enb CWT, EOF, End, Unend" trigger. 		

FIGURE 24. ERROR AND TRAP CONDITIONS, TAPE OPERATION

READ TAPE OPERATION (Figures 25-41)

Characters are read from the tape unit through the 1414 into the assembly register of the channel. When each group of six characters is assembled, the 6-character word is transferred to the data register and then to storage.

The word counter in the channel is normally set higher than the number of words in the record; transmission stops when the tape reaches the inter-record gap. Figure 25 shows the sequence of the read tape operation.

Read Selecting the Channel (RDS)

The RDS instruction initiates the read operation (Figure 26). The address portion of the RDS instruction selects channel B, C, D, or E, selects the tape interface of that channel, and selects a particular tape unit on that interface. The operation portion of the RDS instruction sets up the channel for reading; that is, it conditions certain circuits that will allow data read from the tape unit (through the 1414) to enter the channel through the tape interface. The RDS operation ends, and the program goes on with the next instruction while the tape unit is getting up to speed.

Command Word Loading (RCH)

An RCH instruction for the channel just selected is executed, causing a command word to be sent from storage to the channel. The command word, when entered into the channel, sets the word counter and address counter. The word count in a tape read operation is usually insignificant, because if the tape inter-record gap is to stop the data transmission, the tape will reach the gap before the word counter reaches zero. The RCH instruction requires an I cycle and an E cycle, after which the program proceeds with the next instruction. See Figure 27 for actions in the channel caused by the RCH.

Character Transmission

The tape unit reads the first character, puts it on the read bus, and sends a read strobe signal to the channel (Figure 28). The read strobe signal trips off a

series of three single-shots in the channel. The single-shots check each character received for proper parity, control the character counter (make sure each character goes into its proper place in the assembly register), and control a circuit that keeps track of the odd-even count of each group of six characters. This latter job is necessary because a parity bit must be assigned to the assembled word before the word is put into storage.

After each group of six characters is received, the 6-character word moves from the assembly register to the data register. The assembly register is now empty and ready to receive the next group of characters. Because the data register is loaded, a B cycle is requested to move the word from the data register to storage.

B Cycle


On a read operation, the word counter not zero and the data register loaded cause a B cycle demand to be sent to CPU (Figure 29). The next CPU cycle following the request becomes a B cycle, during which the word in the data register moves to storage. The data register is now empty and ready to receive the next word from the assembly register.

As words move from the data register to storage on B cycles, the word counter steps down. If the word counter was initially set lower than the number of words in the record, it will reach zero before the tape reaches the inter-record gap. No more B cycles are allowed, but the tape continues to the inter-record gap.


End Operation and Disconnect

The tape moves into the inter-record gap, causing the read only trigger in the 1414 to turn off (Figure 30). This action drops the TAU busy line to the channel. The fall of TAU busy at the channel turns on the disconnect call trigger. When the last word moves from the CDR to storage, the channel disconnect trigger turns on. This trigger resets all the triggers that were maintaining the channel in a read tape status, and sets up the trap sync triggers for any trap conditions that might have occurred on the read operation. The channel is now not busy and may be used by CPU for another read or write.

RDS
(FIGURE 26)



RCH
(FIGURE 27)



Note 1: If a true tape mark was read, no other characters will follow; the 1st Char TM Tgr will stay on until channel disconnect time. If the 8-4-2-1 character read was merely the first character of a record, the 1st Char TM Tgr will turn off when the CC reaches a count of 4.


The 1st Char TM Tgr remaining on (true tape mark):

1. Blocks the turn on of the Redundancy Check Tgr (if in binary mode).
2. Blocks the turn on of the Unusual End Tgr during disconnect time (TM is not considered an incomplete word).
3. Blocks the turn on of the Read Last Word Tgr during disconnect time.


Note 2: The Hold B Cycle Tgr turns on with the Chan B Cycle Tgr and prevents the occurrence of successive B cycles; B cycles are permitted to occur no faster than once every three CPU cycles.

Note 3: A word count zero condition is simulated in the word count decoder circuit; the word counter itself is not changed. This forced "WC zero" blocks further B cycles (no more words are stored in memory). The rest of the tape record is read, and each character is parity-checked in the channel; the words merely pile up in the CDR.

CHARACTER READING
(FIGURE 28)



B CYCLE
(FIGURE 29)



DISCONNECT
(FIGURE 30)




FIGURE 25. READ TAPE OPERATION SEQUENCE




FIGURE 26. RDS, READ TAPE OPERATION




FIGURE 27. RCH, READ TAPE OPERATION




FIGURE 28. CHARACTER READING, READ TAPE OPERATION




FIGURE 29. B CYCLE, READ TAPE OPERATION




FIGURE 31. DATA FLOW, READ TAPE OPERATION




FIGURE 32. I-O CHECK AND REDUNDANCY CHECK, READ TAPE OPERATION

* Note: Turned on by unable instruction (mask bit 16)




FIGURE 33. WORD PARITY ERROR, READ TAPE OPERATION




FIGURE 34. BSR, BACKSPACE OPERATION




FIGURE 35. WEF, WRITE-END-OF-FILE OPERATION




FIGURE 36. REW, REWIND OPERATION




FIGURE 37. RUN, REWIND UNLOAD OPERATION




FIGURE 38. WBT, WRITE BLANK TAPE OPERATION




FIGURE 39. SEN, TAPE READY TEST OPERATION




FIGURE 40. RCH, TAPE READY-TEST OPERATION




FIGURE 41. ASM REG TO CDR, B CYCLE, AND DISCONNECT, TAPE READY TEST OPERATION

SIMPLEX INTERFACE LOGIC

SIMPLEX INTERFACE WRITE OPERATION (Figures 42-47)

Words are transferred (in parallel) from storage to a 7904 channel, and then sent a character at a time to the I-O device attached to the Simplex interface of that channel.

The word counter in the 7904 channel determines the number of words transmitted. It is initially set for the desired number of words, and reduced by one as each word is transmitted. When the counter reaches zero, transmission stops.

Figure 43 shows the sequence of the write Simplex operation.

Write Selecting the Channel (WRS)

The WRS instruction initiates the write operation (Figure 44). The address portion of the instruction selects channels B, C, D, or E, and selects the Simplex interface of that channel. The operation portion of the instruction sets up the channel for writing; that is, it conditions certain circuits in the channel that will allow writing to the I-O device through the Simplex interface. If the device is ready to receive data, the WRS operation ends, and the program goes on with the next instruction.

Command Word Loading (RCH)

An RCH instruction for the channel just selected is executed, causing a command word to be sent from storage to the channel. The command word, when entered into the channel, sets the word counter and address counter. The RCH instruction requires an I cycle and an E cycle, after which the program proceeds with the next instruction.

The word counter not zero and the data register not loaded cause a B cycle demand. See Figure 13 for actions in the channel caused by the RCH. Although this figure is in the write tape section of the manual, it is valid for RCH, Simplex interface write.

B Cycle

The word counter not zero and the data register not loaded cause a B cycle demand to be sent to CPU (Figure 45). The next CPU cycle following the request becomes a B cycle, during which the first word to be transmitted is sent from storage to the channel's data register. During this first B cycle, the first word immediately moves on to the assembly register, and a write command is sent to the I-O device.

Because the data register is now empty, another B cycle is requested; during this B cycle, the data register is loaded with the second word. At this point, the I-O device has been told that the channel wants to write, the first word is waiting in the assembly register, and the second word is in the data register. The channel now waits for the first service request from the I-O device.

Character Transmission

Characters are transmitted on demand of the I-O device. The device asks for a character by sending a service request signal to the channel. The channel places the proper character on the write bus and tells the I-O device to take it by sending a service response signal to the device.

Each service request trips off a series of three single-shots in the channel (Figure 46). The single-shots check each character sent for the proper parity, control the character counter (make sure each of the six characters is gated out of the assembly register in the proper order), and generate the service response signal. After each group of six characters is transmitted, the next word (always waiting in the data register) moves to the assembly register. This action causes a B cycle, which again fills the data register.

As words move from storage to the data register on B cycles, the word counter is stepped down. When the word counter reaches zero, no more B cycles are allowed. The last six characters are sent to the I-O device. The I-O device does not know this is the last word and asks for another character (service request). Because the word counter is zero and the data register is not loaded, the channel sends a stop signal to the I-O device in place of a service response. The stop signal causes the I-O device to start the procedure that will end the write operation and disconnect the channel.

End Operation and Disconnect

The stop signal is received by the I-O device. The device checks to see that the transmission was correct, and if it was, sends the end signal to the channel (Figure 47). The end signal in the channel generates end response, which is sent to the I-O device. If the transmission had not been correct, the I-O device would have sent unusual end instead of end. Unusual end would have also generated end response, but, in addition, would have caused an unusual end trap.

End response at the I-O device makes the I-O device write circuits inactive. This action results in command response being dropped. The fall of command response at the channel turns on the disconnect call trigger, which subsequently turns on channel disconnect. The channel disconnect trigger

resets the triggers that were maintaining the channel in a write Simplex status, and sets up trap sync triggers for any trap conditions that might have occurred during the write operation. The channel is now not busy and may be used by CPU for another read or write.




FIGURE 42. SIMPLEX INTERFACE SIGNAL LINES




FIGURE 43. WRITE SIMPLEX OPERATION SEQUENCE




FIGURE 44. WRS, SIMPLEX INTERFACE WRITE OPERATION




FIGURE 45. B CYCLE, SIMPLEX INTERFACE WRITE OPERATION

7904
(any channel)




FIGURE 46. CHARACTER WRITING, SIMPLEX INTERFACE WRITE OPERATION




FIGURE 47. END OPERATION AND DISCONNECT, SIMPLEX INTERFACE WRITE OPERATION

SIMPLEX INTERFACE CONTROL OPERATION
(Figures 48, 49)

A control operation is almost identical to a write operation. The difference is that in a control operation, a control command is sent to the I-O device instead of a write command.

The CTR instruction has a bit in position 14; the WRS instruction does not. Bit 14 causes trigger 14 to turn on during the channel selection portion of the write operation (Figure 48). The control command is issued during the first B cycle. Words are transferred to the I-O device in the same manner as for a write operation; transmission stops when the word counter goes to zero.





FIGURE 48. CONTROL COMMAND, SIMPLEX INTERFACE CONTROL OPERATION



Note: The attention sync trigger may obtain trap priority (turn on priority trigger) and send a trap request to CPU even though the channel is in use (channel busy trigger on).

Other trap sync triggers may obtain priority (turn on priority trigger) only after the channel goes not in use (channel busy trigger off).

FIGURE 49. ATTENTION, SIMPLEX INTERFACE

SIMPLEX INTERFACE READ OPERATION (Figures 50-55)

Characters are read from the I-O device attached to the Simplex interface into the assembly register of the channel. When each group of six characters is assembled, the 6-character word is transferred to the data register and then on to storage.

The word counter in the channel is normally set higher than the number of words in the record; transmission stops when the I-O device reaches the end of its record.

Figure 50 shows the sequence of the read Simplex operation.

Read Selecting the Channel (RDS)

The RDS instruction initiates the read operation (Figure 51). The address portion of the instruction selects channel B, C, D, or E, and selects the Simplex interface of that channel. The operation portion of the instruction sets up the channel for reading; that is, it conditions certain circuits in the channel that will allow reading from the I-O device through the Simplex interface. If the device is ready to send data, the RDS operation ends, and the program goes on with the next instruction.

Command Word Loading (RCH)

An RCH instruction for the channel just selected is executed, causing a command word to be sent from storage to the channel. The command word, when entered into the channel, sets the word counter and address counter. The word count in a Simplex interface read operation is usually insignificant, because if the I-O device is to stop the data transmission, the I-O device will reach end-of-record before the word counter reaches zero.

The RCH instruction requires an I cycle and an E cycle, after which the program proceeds with the next instruction. During the E cycle of the RCH, a read command signal is sent to the I-O device. The channel now waits on the first service request from the I-O device.

See Figure 52 for channel actions caused by the RCH.

Character Transmission

The I-O device reads the first character, puts it on the read bus, and sends a service request signal to the channel (Figure 53). The service request signal trips off a series of three single-shots in the channel. The single-shots check each character received for proper parity, control the character counter (make sure each character goes into its proper place in the assembly register), and control a circuit that keeps track of the odd-even count of each group of six characters. This latter job is necessary because a parity bit must

be assigned to the assembled word before the word is put into storage. The single-shots finally send a service response signal to the I-O device; this signal tells the I-O device that the channel has received the character and that the I-O device may send the next one.

After each group of six characters is received, the 6-character word moves from the assembly register to the data register. The assembly register is now empty and ready to receive the next group of characters. Because the data register is loaded, a B cycle is requested to move the word from the data register to storage.

B Cycle

On a read operation, the word counter not zero and the data register loaded cause a B cycle demand to be sent to CPU. The next CPU cycle following the request becomes a B cycle, during which the word in the data register moves to storage. The data register is now empty and ready to receive the next word from the assembly register.

See Figure 29 for B cycle actions in the channel. Although this figure is in the read tape section of the manual, it is valid for B cycle, Simplex interface read.

End Operation and Disconnect

The I-O device reaches the end of its record, checks to make sure that the transmission was correct, and sends an end signal to the channel (Figure 54). The end signal in the channel generates end response, which is sent to the I-O device. If the transmission had not been correct, the I-O device would have sent unusual end instead of end. Unusual end would have also generated end response, but, in addition, would have caused an unusual end trap.

End response at the I-O device makes the I-O device read circuits inactive; this action results in command response being dropped. The fall of command response at the channel turns on the disconnect call trigger. When the last word moves from the CDR to storage, the channel disconnect trigger turns on. This trigger resets all the triggers that were maintaining the channel in a read Simplex interface status, and sets up the trap sync triggers for any trap conditions that might have occurred on the read operation. The channel is now not busy and may be used by CPU for another read or write.

As words move from the data register to storage on B cycles, the word counter steps down. If the word counter was initially set lower than the number of words in the record, it will reach zero before the I-O device reaches its end-of-record. In this event, no more B cycles are allowed, and a stop signal is sent to the I-O device. The I-O device then sends an unusual end signal to the channel, starting the channel disconnect procedure.




FIGURE 50. READ SIMPLEX OPERATION SEQUENCE




FIGURE 51. RDS, SIMPLEX INTERFACE READ OPERATION




FIGURE 52. RCH, SIMPLEX INTERFACE READ OPERATION




FIGURE 53. CHARACTER READING, SIMPLEX INTERFACE READ OPERATION




FIGURE 54. END OPERATION AND DISCONNECT, SIMPLEX INTERFACE READ OPERATION

WRITE SIMPLEX		
<p>I-O CHECK (Turns on console I-O check light)</p> <p>Caused by:</p> <ol style="list-style-type: none"> 1. RCH and no WRS. 2. Transmission loss. <ol style="list-style-type: none"> (a) Sends stop signal to I-O device. <p>Error detection:</p> <ol style="list-style-type: none"> 1. IOT instruction. <ol style="list-style-type: none"> (a) If I-O check, execute next instruction. (b) If not I-O check, skip next instruction. 	<p>WORD PARITY ERROR (Turns on console channel check light)</p> <p>Caused by:</p> <ol style="list-style-type: none"> 1. 8 cycle storage bus parity. 2. Odd-even count of six characters does not agree with word C bit from CDR. <p>Error detection:</p> <ol style="list-style-type: none"> 1. If enabled for word parity trap, force WC zero on error, send stop signal to I-O device, and trap after disconnect. 2. If not enabled for word parity trap, but disconnect trap is enabled, store parity flag bit along with disconnect flag bit when disconnect trap is taken. 	<p>UNUSUAL END</p> <p>Caused by:</p> <ol style="list-style-type: none"> 1. Error or unusual condition in I-O device. <p>Error detection:</p> <ol style="list-style-type: none"> 1. If enabled for unusual end trap, trap after disconnect. 2. If not enabled for unusual end trap, error is not detected.
<p>TRAPS (Taken after channel disconnects)</p> <ol style="list-style-type: none"> 1. Disconnect: enabled by "Enb CWT, EOF, End, Unend" trigger. 2. Word parity: enabled by "Enb TCT and Word Parity" trigger. 3. Unusual end: enabled by "Enb CWT, EOF, End, Unend" trigger. 		<p>Attention Trap</p> <p>The channel attention trigger may be turned on at any time by the attention signal from the I-O device. If the channel is enabled for attention trap (Enb Attention trigger on), CPU executes a channel trap, storing the attention flag bit.</p>

READ SIMPLEX		
<p>I-O Check (Turns on console I-O check light)</p> <p>Caused by:</p> <ol style="list-style-type: none"> 1. RCH and no RDS. 2. Transmission loss. <ol style="list-style-type: none"> (a) Sends stop signal to I-O device. <p>Error detection:</p> <ol style="list-style-type: none"> 1. IOT instruction. <ol style="list-style-type: none"> (a) If I-O check, execute next instruction. (b) If not I-O check, skip next instruction. 	<p>REDUNDANCY CHECK (Turns on console channel check light)</p> <p>Caused by:</p> <ol style="list-style-type: none"> 1. Bit count of character does not agree with C bit received with character. <p>Error detection:</p> <ol style="list-style-type: none"> 1. If not enabled for trap, redundancy check is tested by TRC instruction. <ol style="list-style-type: none"> (a) If redundancy check, turn off redundancy check tgr and transfer. (b) If not redundancy check, proceed with program. 2. If enabled for trap, force WC zero on error, send stop signal to I-O device, and trap after disconnect. 	<p>WORD PARITY ERROR (Turns on console channel check light)</p> <p>Caused by:</p> <ol style="list-style-type: none"> 1. 8 cycle storage bus parity. <p>Error detection:</p> <ol style="list-style-type: none"> 1. If enabled for word parity trap, force WC zero on error, send stop signal to I-O device, and trap after disconnect. 2. If not enabled for word parity trap, but disconnect trap is enabled, store parity flag bit along with disconnect flag bit when disconnect trap is taken.
<p>TRAPS (Taken after channel disconnects)</p> <ol style="list-style-type: none"> 1. Disconnect: enabled by "Enb CWT, EOF, End, Unend" trigger. 2. Redundancy check: enabled by "Enb TCT and Word Parity" trigger. 3. Word parity: enabled by "Enb TCT and Word Parity" trigger. 4. Unusual end: enabled by "Enb CWT, EOF, End, Unend" trigger. 		<p>Attention Trap</p> <p>The channel attention trigger may be turned on at any time by the attention signal from the I-O device. If the channel is enabled for attention trap (Enb Attention trigger on), CPU executes a channel trap, storing the attention flag bit.</p>

FIGURE 55. ERROR AND TRAP CONDITIONS, SIMPLEX INTERFACE OPERATION

SIMPLEX INTERFACE SENSE OPERATION

The sense operation is essentially the same as a read operation. The main difference is that in a sense operation, the 7904 sends a sense command to the I-O device instead of a read command.

The SEN instruction has a bit in position 14; the RDS instruction does not. Bit 14 causes trigger 14 to turn on during the channel selection portion of the operation (Figure 56). The sense command is issued during the RCH. Words are transferred from the I-O

device to storage in the same manner as for a read operation; the I-O device stops the transmission.

Trigger 14 on holds the BCD mode trigger off, forcing binary mode; the sense words are transferred to storage without translation.

If the sense instruction is executed for an I-O device that is not ready (operational in line inactive), a bit is put in assembly register position 0, and the disconnect call trigger is turned on. The channel disconnects after the word in the assembly register is stored in memory.




FIGURE 56. SENSE COMMAND, SIMPLEX INTERFACE SENSE OPERATION

DIRECT DATA LOGIC

DIRECT DATA WRITE OPERATION (Figures 57-66)
Words are transferred in parallel from the CDR of the writing computer's channel to the CDR of the reading computer's channel. (The reading computer is assumed to be another 7040/7044 System.) When a word is sent to the reading computer:

1. The writing computer's channel requests a B cycle to fill its CDR with a new word from memory.
2. The reading computer's channel requests a B cycle to store its CDR contents into memory.

The write operation ends when either computer's CWC goes to zero.

Figure 59 shows the sequence of the direct data write operation.

Write Selecting the Channel (WRS)

The WRS instruction initiates the write operation (Figure 60). The address portion of the instruction selects channel B, C, D, or E, and selects the DD interface of that channel. The operation portion of the instruction sets up the channel for writing; that is, it conditions certain circuits in the channel that will allow writing to the I-O computer through the direct data interface. The WRS operation ends, and the program goes on with the next instruction.

Command Word Loading (RCH)

An RCH instruction for the channel just selected is executed, causing a command word to be sent from storage to the channel. The command word, when entered into the channel, sets the word counter and address counter. The RCH instruction requires an I cycle and an E cycle, after which the program proceeds with the next instruction.

The word counter not zero and the data register not loaded cause a B cycle demand. See Figure 61 for actions in the channel caused by the RCH.

B Cycle

The word counter not zero and the data register not loaded cause a B cycle demand to be sent to CPU (Figure 62). The next CPU cycle following the request becomes a B cycle, during which the first word to be transmitted is sent from storage to the channel's data register. The 37 outputs of the writing channel's CDR are immediately available at the input AND circuits of the reading channel's CDR. The word is not set into the reading channel's CDR, however, until certain transfer controls are activated.

Data Transfer

The controls for transferring words from the writing to the reading computer are shown in Figure 63.

The reading computer's channel must have been previously read selected by an RDS instruction, and must have had its CWC and CAC set by the RCH instruction.

The data register loaded trigger on in the writing channel (word waiting in the CDR to be transmitted) causes a ready write signal to be sent to the reading computer's channel. The data register loaded trigger off and the CWC not zero in the reading channel (reading channel ready to accept the word) cause a ready read signal to be sent to the writing computer's channel. In the reading channel, ready read and the receipt of ready write cause the 37 bits from the writing channel's CDR to be gated into its own CDR. In the writing channel, ready write and the receipt of ready read indicate that the word has been taken by the reading channel, and that the writing channel may now request another B cycle to get the next word from memory. When the reading channel gated the word into its own CDR, it also requested a B cycle to store the word into its memory.

When the B cycles for both computers have been completed, ready write and ready read are again generated and the next word is transmitted. This process continues until the CWC of either channel (transmitting or receiving) goes to zero.

End Operation and Disconnect

Either channel's (transmitting or receiving) CWC going to zero initiates the disconnect procedure that results in the disconnection of both channels. Normally, the CWC of the writing channel goes to zero before the CWC of the reading channel. This is the assumption here. Refer to Figure 64.

The CWC is stepped on each B cycle, and when stepped to zero, the CWC indicates that the last word to be transmitted is in the CDR. After each word is transmitted, the DD EOR gate trigger tests the CWC for a zero condition. If the CWC is zero on this test, the last word has been transmitted. A WC zero signal is then sent to the reading channel, turning on that channel's disconnect call trigger. A DD EOR signal is returned to the writing channel, turning on the writing channel's disconnect call trigger.

The disconnect call triggers subsequently turn on their respective channel disconnect triggers. The channel disconnect triggers reset the triggers that were maintaining the channels in their respective read and write statuses, and set up the trap sync triggers for any trap conditions that might have occurred during the DD operation. The channels are now not busy and may be used by their CPU's for another read or write.




FIGURE 57. DIRECT DATA CONNECTION SIGNAL LINES





FIGURE 58. DIRECT DATA SIGNAL LINES FOR 7040-44 AND 7090-94




FIGURE 59. DIRECT DATA WRITE OPERATION SEQUENCE






FIGURE 60. WRS, DD WRITE OPERATION



Note: The DD EOR Gate Tgr determines when the word counter is tested for a WC zero condition.

For the reading channel, the DD EOR Gate Tgr is on from the RCH until disconnect time; therefore, if the WC goes to zero anytime during the read operation, a disconnect occurs.

For the writing channel, the DD EOR Gate Tgr tests the word counter immediately after the RCH (for an initial word count of zero), and thereafter as each word is sent to the reading channel. If the WC is zero at any time it is tested, a disconnect occurs.

A WC zero signal from the transmitting channel to the receiving channel (or vice versa) results in a disconnect of both channels.

FIGURE 61. RCH, DIRECT DATA OPERATION




FIGURE 62. B CYCLE, DD WRITE OPERATION




FIGURE 63. DATA TRANSFER CONTROL, DIRECT DATA OPERATION





FIGURE 64. END OPERATION AND DISCONNECT, DIRECT DATA OPERATION



WRITE DIRECT DATA		
I-O CHECK (Turns on console I-O check light) Caused by: 1. RCH and no WRS. Error detection: 1. IOT instruction (a) If I-O check, execute next instruction. (b) If not I-O check, skip next instruction.	REDUNDANCY CHECK (Turns on console channel check light) Caused by: 1. B cycle storage bus parity in channel of receiving computer. (a) Writing channel receives signal on DD redundancy error line, which turns on redundancy check tgr. Error detection: 1. If not enabled for trap, redundancy check is tested by TRC instruction. (a) If redundancy check, turn off redundancy check tgr and transfer. (b) If not redundancy check, proceed with program.	WORD PARITY ERROR (Turns on console channel check light) Caused by: 1. B cycle storage bus parity. (a) Sends DD word parity error signal to channel of receiving computer, which turns on redundancy check tgr in that channel. Error detection: 1. If enabled for word parity trap, force WC zero on error, send WC zero signal to receiving channel, and trap after disconnect. 2. If not enabled for word parity trap, but disconnect trap is enabled, store parity flag bit along with disconnect flag bit when disconnect trap is taken.
UNUSUAL END Caused by: 1. Channel of receiving computer is write selected instead of read selected. Error detection: 1. If enabled for unusual end trap, force WC zero to block further B cycles, send WC zero signal to receiving channel, and trap after disconnect. 2. If not enabled for unusual end trap, no data is transferred and both channels hang up.	TRAPS (Taken after channel disconnects) 1. Disconnect: enabled by "Enb CWT, EOF, End, Unend" trigger. 2. Redundancy check: enabled by "Enb TCT and Word Parity" trigger. 3. Word parity: enabled by "Enb TCT and Word Parity" trigger. 4. Unusual end: enabled by "Enb CWT, EOF, End, Unend" trigger.	
DD Interrupt Trap The DD interrupt trigger may be turned on at any time by an interrupt signal (PSL instruction) from the I-O computer. The DD interrupt trigger on and enabled (Enb DD Interrupt trigger) results in a CPU DD trap.		

READ DIRECT DATA		
I-O CHECK (Turns on console I-O check light) Caused by: 1. RCH and no RDS. Error detection: 1. IOT instruction. (a) If I-O check, execute next instruction. (b) If not I-O check, skip next instruction.	REDUNDANCY CHECK (Turns on console channel check light) Caused by: 1. B cycle of storage bus parity in channel of writing computer. (a) Receiving channel receives signal on DD redundancy error line, which turns on redundancy check tgr. Error detection: 1. If not enabled for trap, redundancy check is tested by TRC instruction. (a) If redundancy check, turn off redundancy check tgr and transfer. (b) If not redundancy check, proceed with program.	WORD PARITY ERROR (Turns on console channel check light) Caused by: 1. B cycle storage bus parity. (a) Sends DD word parity error signal to channel of writing computer, which turns on the redundancy check tgr in that channel. Error detection: 1. If enabled for word parity trap, force WC zero on error, send WC zero signal to writing channel, and trap after disconnect. 2. If not enabled for word parity trap, but disconnect trap is enabled, store parity flag bit along with disconnect flag bit when disconnect trap is taken.
UNUSUAL END Caused by: 1. Channel of writing computer is read selected instead of write selected. Error detection: 1. If enabled for unusual end trap, force WC zero to block B cycles, send WC zero signal to writing channel, and trap after disconnect. 2. If not enabled for unusual end trap, no data is received and both channels hang up.	TRAPS (Taken after channel disconnects) 1. Disconnect: enabled by "Enb CWT, EOF, End, Unend" trigger. 2. Redundancy check: enabled by "Enb TCT and Word Parity" trigger. 3. Word parity: enabled by "Enb TCT and Word Parity" trigger. 4. Unusual end: enabled by "Enb CWT, EOF, End, Unend" trigger.	
DD Interrupt Trap The DD interrupt trigger may be turned on at any time by an interrupt signal (PSL instruction) from the I-O computer. The DD interrupt trigger on and enabled (Enb DD Interrupt trigger) results in a CPU DD trap.		

FIGURE 66. ERROR AND TRAP CONDITIONS, DD OPERATION

FIGURE 65. ERROR CONDITIONS, DIRECT DATA OPERATION

DIRECT DATA READ OPERATION (Figures 67-70)
Words are transferred in parallel from the CDR of the writing computer's channel to the CDR of the reading computer's channel. (The writing computer is assumed to be another 7040/7044 System.) When a word is received by the reading computer:

1. The reading computer's channel requests a B cycle to store its CDR contents into memory.
2. The writing computer's channel requests a B cycle to fill its CDR with a new word from memory. The read operation ends when either computer's CWC goes to zero.

Figure 67 shows the sequence of the direct data read operation.

Read Selecting the Channel (RDS)

The RDS instruction initiates the read operation (Figure 68). The address portion of the instruction selects channel B, C, D, or E, and selects the DD interface of that channel. The operation portion of the instruction sets up the channel for reading; that is, it conditions certain circuits in the channel that will allow reading from the I-O computer through the direct data interface. The RDS operation ends, and the program goes on with the next instruction.

Command Word Loading (RCH)

An RCH instruction for the channel just selected is executed, causing a command word to be sent from storage to the channel. The command word, when entered into the channel, sets the word counter and address counter. The RCH instruction requires an I cycle and an E cycle, after which the program proceeds with the next instruction.

See Figure 61 for channel actions caused by the RCH.

Data Transfer

The controls for transferring words from the writing computer to the reading computer are shown in Figure 63.

The writing computer's channel must have been previously write selected by a WRS instruction, and must have had its CWC and CAC set by an RCH instruction. The writing channel would then have obtained a B cycle, setting the first word to be transmitted into its CDR. The 37 outputs of the writing channel's CDR would have been immediately available at the input AND circuits of the reading channel's CDR. The data register loaded trigger on in the writing channel (word waiting in the CDR to be transmitted) causes a ready write signal to be sent to the reading computer's channel.

The RCH in the reading channel sets the CWC to some value. The CWC not zero, the data register loaded trigger off, and the ready write signal from

the writing channel cause the 37 bits from the writing channel's CDR to be gated into the reading channel's CDR.

In the writing channel, ready write and the receipt of ready read indicate that the word has been taken by the reading channel, and that the writing channel may now request another B cycle to get the next word from its memory. When the reading channel gated the word into its own CDR, it also turned on its data register loaded trigger.

B Cycle

The data register loaded trigger on and the word counter not zero cause a B cycle demand to be sent to CPU (Figure 69). The next CPU cycle following the request becomes a B cycle, during which the word just received is sent from the channel's data register to storage. This action also turns off the data register loaded trigger; if the CWC is not zero, the reading channel again generates ready read. When ready write is again received from the writing channel, the next word is received into the reading channel's CDR. This process continues until the CWC of either channel (receiving or transmitting) goes to zero.

End Operation and Disconnect

When either channel's (receiving or transmitting) CWC goes to zero, it initiates the disconnect procedure that results in the disconnection of both channels. Normally, the CWC of the writing channel goes to zero before the CWC of the reading channel; this was described in the section "Direct Data Write Operation." In this current description of the reading channel disconnection, however, assume that the reading channel's CWC goes to zero first. Refer to Figure 64.

The DD EOR gate trigger in the reading channel, as in the writing channel, tests for a word count zero condition; but unlike the writing channel, the reading channel's DD EOR gate trigger is turned on during the RCH and left on during the entire read operation. Since the CWC is stepped during B cycles, any B cycle during which the CWC steps to zero becomes the last B cycle for the reading channel. A WC zero signal is sent to the writing channel, turning on that channel's disconnect call trigger. A DD EOR signal is returned to the reading channel, turning on the reading channel's disconnect call trigger.

The disconnect call triggers subsequently turn on their respective channel disconnect triggers. The channel disconnect triggers reset triggers that were maintaining the channels in their respective read and write statuses, and set up the trap sync triggers for any trap conditions that might have occurred during the DD operation. The channels are now not busy and may be used by their CPU's for another read or write.




FIGURE 67. DIRECT DATA READ OPERATION SEQUENCE

CPU

7904
(CHANNEL B)

Note: The DD Select and Channel Read Select triggers condition various Direct Data read functions.




FIGURE 68. RDS, DD READ OPERATION




FIGURE 69. B CYCLE, DD READ OPERATION




FIGURE 70. PSL AND SSL, DIRECT DATA OPERATION

DIAGNOSTIC INSTRUCTIONS AND RESETS

Figures 71 through 73 show the logic and circuits of the diagnostic instructions LDL, SDR, and SCH.

Figure 74 shows the reset logic.




FIGURE 71. LOAD DATA REGISTER AND LOOP (LDL)




FIGURE 72. STORE DATA REGISTER (SDR)




FIGURE 73. STORE CHANNEL (SCH)




FIGURE 74. CHANNEL RESETS

COMMENT SHEET

IBM 7040-7044 DATA PROCESSING SYSTEMS, CHANNELS B, C, D, AND E

CUSTOMER ENGINEERING MAINTENANCE MANUAL, FORM 223-2712-1

FROM

NAME _____

OFFICE NO. _____ DATE _____

FOLD

The material in this manual should serve two purposes: (1) When used in conjunction with Channels B, C, D, E Manual of Instruction, Form 223-2755-0 it should help the student learn the circuits and theory of the 7904. (2) When used for troubleshooting, it should help the customer engineer recall the theory of operation, and aid him in localizing the trouble.

Your comments on the adequacy of this manual will help Product Publications improve future customer engineering maintenance manuals.

FOLD

CUT ALONG LINE

FOLD

FOLD

Note: Suggestions giving specific solutions and intended for award considerations should be submitted through the IBM suggestion plan.

NO POSTAGE NECESSARY IF MAILED IN U. S. A.
FOLD ON TWO LINES, STAPLE, AND MAIL

STAPLE


STAPLE

FOLD

FOLD

BUSINESS REPLY MAIL
 NO POSTAGE STAMP NECESSARY IF MAILED IN U. S. A.

FIRST CLASS
PERMIT NO. 81
POUGHKEEPSIE, N. Y.



POSTAGE WILL BE PAID BY
IBM CORPORATION
 P. O. BOX 390
 POUGHKEEPSIE, N. Y. 12602

ATTN: CE MANUALS, DEPARTMENT B95

CUT ALONG LINE

FOLD

FOLD

STAPLE

STAPLE



International Business Machines Corporation
Data Processing Division
112 East Post Road, White Plains, N.Y. 10601