I B M

705

CE Training

Molley

705 GENERAL ORGANIZATION & LOGIC FLOW

The type 705 computor is a large high speed computor that can take raw data and process it into compact reports. The computor can be divided into sections that have specific duties. This breakdown of the machine produces the following parts: Input devices, memory, central processing unit, and output devices.

Input Devices:

Input devices are units that bring raw data into the machine. These include tapes, card readers and drums. These units handle raw data at high speeds and place the information in memory in the same sequence that it was on the tape, cards or drum.

Memory:

Memory consists of a box of ferrite cores. These cores are small doughnut shaped pieces of material that can be magnetized. If the magnetic flux in the cores flows in one direction the core is said to be reset. If the flux flows in the opposite direction the core is said to be set. The cores then have the ability to retain information. A table of terms for a single core follows:

Reset	Set
Does not contain a bit	Contains a bit
11011	11111
Off	On

A core is set if it contains a bit of information.

The 705 memory consists of 35 core planes. Each plane is 50 cores wide by 80 cores long. Each of the 140,000 cores can have a separate bit of information stored in it.

The type 705 uses a coding system where each number and character of the alphabet can be coded with 7 bits of information. These bits are named C, B, A, 8, 4, 2, 1. A numeric character uses the numeric bits with the C bit. An alphabetic character uses the numeric bits and the A, B bits (called zone bits) with the C bit. For example:

1	1 bit, C bit
2	2 bit, C bit
5	4 & 1 bit
7	4,2 & 1 bit, C bit
В	A & 2 bit

The C bit is an extra bit that is used for checking purposes. If a character has an odd number of bits, the C bit is added to make it even. The 705 can then check all information to make sure that it has an even number of bits. If a single bit is dropped from any character because of some malfunction of the machine, it can be detected before the erroneous information is worked on.

Zone bits are usually shown in binary form as follows:

12 zone	A & B	(11)
11 zone	Α	(10)
0:zone	В	(01)

As each character is made up of a combination of 7 bits, then memory with a total of 140,000 cores is able to store 20,000 individual characters. Memory then can have 20,000 character locations, each of these locations consisting of 7 cores for the 7 bits of information that are needed to describe a character. Each character location is assigned a number from 0 to 19,999. Each of these locations in memory can be addressed by the central processing unit (CPU) and a character can be either read or written at this location.

Memory has two functions. The first is to store the program. The program might be compared to the control panel in EAM equipment. It tells the machine what to do. The second function of memory is to store the raw data fed from the input devices and send it to CPU or receive from CPU the usable data. This data may be in the form of intermediate or finished data. If it is intermediate data it will be stored in memory to be fed back to CPU at some later time. If it is finished data then it will be taken out of memory to leave space for other data. If it is finished data it will be given to the output devices.

Central processing unit:

The central processing unit is where data is operated on. It has the ability to add, subtract, multiply, divide, compare and perform other logical functions. It also controls the addressing system of memory by using the program stored in memory. It can operate on two characters at a time only. These two characters are supplied one by memory and one by storage. Storage is an auxillary memory that can store 512 characters. It can store only intermediate data and can be fed only from CPU. An example of CPU operation follows:

It is desired to add two fields together. Both fields and the program will be read into memory from the input devices. The program is decoded in CPU and CPU will now operate as directed by the decoded program. To add two fields, one field must be in storage. Reset add one of the fields in memory to storage, one character at a time. Now CPU will take one

character at a time from both memory and storage and add them together. The result of the first two characters will now be taken and put in storage replacing the character that was taken out. Any carry will be stored as a bit in CPU to be added to the next two characters to be brought in. The character that was brought out of memory will be put back in the same place to be saved for any possible future application. When both fields have been added it will be found that the answer has replaced the field that was taken from storage. The sum must now be put in a form that is usable. To do this, output devices are used.


Output Devices:

The output devices used with the type 705 are printers, punches, tapes and drums. These units take information from memory in the 7 bit code, convert it to the codes used with the device and put it on some sort of form. With the printer this would be a printed sheet of paper, the punch would put it in the form of standard IBM cards, the tape unit will put it on magnetic tape in a 7 bit code and the drum will put it on the surface of the drum as magnetized spots in a 7 bit code.

CPU

Clock:

The heart of the Type 705 machine is the clock. The clock is used to control all functions of the machine so that everything can be kept in time and operations happen in a logical sequence. It consists of a series of 17 triggers that are formed into an electrical ring. A crystal oscillator feeds this ring pulses at the rate of one every micro-second. The ring of triggers is arranged such that the oscillator pulse turns off a trigger. This trigger going off turns the one next to it on. The next oscillator pulse will turn off the trigger that was just turned on and this will turn on the next trigger. If only one trigger is on to start with, each trigger will be turned on and off around the ring. Once every 17 micro-seconds then, the ring will come back to the starting point. The output of the triggers in the ring can be used to time functions in the machine as the ring progresses. The 17 micro-second clock is broken down into 3 major divisions. These are read time, arithmetic time, and write time.



Read time is used to take information out of memory (Read memory). Arithmetic time is used to operate on the character taken from memory. Write time is used to write information back into memory.

705 Clock Operation

Under the control of CPU the clock will run in two different modes:

USE MODE

The clock will be considered in USE mode whenever the machine is in the process of reading or executing an instruction.

MANUAL MODE

The clock will be in MANUAL mode whenever the machine is not in the process of reading or executing an instruction.

USE MODE OPERATION

1. Instruction Time:

During I time the clock will generate a 17 u-sec. cycle consisting of 5 usec. of READ time, 8 usec. of A time and 4 usec. of WRITE time. The necessary pulses for reading a 5 character instruction from memory and setting the proper registers will be generated by the Wave form generator under the control of the I Time line which will in turn be controlled by the CPU instruction timer.

2. Execution Time:

During execution time, the clock will generate a 17 usec. cycle consisting of 5 usec. for Read, 8 usec. for Arithmetic and 4 usec. for Write time. However, if the instruction to be executed is a TRANSMIT instruction, or an I/O instruction, the clock will generate, continually, 9 usec. cycles consisting of 5 usec. for Read and 4 usec. for Write time. The Wave form generator will generate pulses necessary to execute these instructions under the control of the Transmit type cycle triggers and the Read or Write Request gates which will be generated when Read or Write response signals are received from the Input/Output units.

MANUAL MODE

During the Manual mode, the machine will be idle but the clock will continue running at the 17 usec. rate continually through Read, Add and Write times. The Wave form generator will generate the pulses necessary to perform manual operations. The pulses normally generated in the USE mode will be suppressed unless, as in a few cases, they will not affect the operation of the machine while in manual.

705 Address System

The address system used in the 705 is a four digit address which will designate any position in memory, an input/output unit or any of the addressable controls. This would indicate that the addresses on the 705 lie between 0000 and 9999. With this in mind and also that the 705 has 20,000 positions of memory storage, some special method has to be used to designate memory positions 10,000 to 20,000. The zone of the 1000's order of the address is used to indicate whether a memory address falls in the upper or

lower 10,000 positions. To be more precise, no zone of the 1000's order of the address designates an address between 0000 and 9999, while any zone (01, 10, or 11) in this position designates an address between 10,000 and 19,999.

It is also necessary to decide between the 256 position accumulator storage and any of the other 15 auxiliary storage units. The zone portion of the 10's and 100's order position of the address is reserved to make this decision. No zoning in both the 10's and 100's order will select the 256 position storage. The 15 auxiliary storage units are selected according to a binary coded system as indicated in the following table.

Storage or Auxiliary Storage

Zone of Address

Number	Positions	Thousands	Hundreds	Tens	Units
00	256		00	00	
01	16		00	01	
02	16		00	10	
03	. 16		00	11	
04	16		01	00	
05	16		01	01	
06	16		01	10	
07	16		01	11	
08	16		10	00	
09	16	•	10	01	
10	16		10	10	
11	16		10	11	
12	16		11	00	
13	16		11	01	
14	16		11	10	
15	32		11	11	

A further stipulation is placed on the address system in the 705-namely, the units order of the address of an instruction must either be the character, 4 or 9. This condition is brought about by the type of memory in the 705, where all five characters of an instruction can be read in one character cycle.

Instructions:

Each of the operations that the type 705 can perform is broken down into 2 parts Instruction time: (I time)

Instruction time is the first part of the operation where the machine takes the instruction out of memory and makes a decision as to what to do and where to go in memory and storage to operate.

Execution time: (E time)

Execution time is the second part of the operation where the machine uses data that was located during I time and does the operation.

Refer to Figure on Memory Address Controls

Instruction Time

During I time it is desired to take an instruction that is stored in memory and prepare the machine to operate under the control of this instruction. Let us say that the first instruction is stored in location 0004.

Push the reset key.

Resets type cycle triggers, special triggers and resets the instruction counter (IC) to 0004.

Push the start key.

This will allow the machine to take one more idle cycle and then start into the first instruction time. During the last idle cycle MACI will be set to IC. Because the machine now goes into an instruction use cycle (I time) the following will be done automatically.

Set MASR to MACI (RO)

MASR controls the location in memory to be read out. MASR controls the X and Y switching so that during read time from R₂ to R₄ the 35 cores in memory selected by X and Y switching are reset. Any of the 35 selected cores, (locations 0000 to 0004), that were set will send out an impulse to turn on the memory buffer register triggers. The memory buffer register triggers now contain the same information that was contained in the 35 selected memory cores. Because it is I time, character 4 is routed through memory out control to the units order of MAR and to CR1.

Set the operation register (A_0)

The operation register is set to character "0" of the buffer register.

Set CR1 (A)

CR1 is set to character 4 of the buffer register.

Set MAR (A₅)

The units order of MAR is set with the same lines that were used to set CR1. The memory out control will always put character 4 of the buffer register on the memory out bus during I time. The tens, hundreds and thousands positions of MAR will be set to the numeric parts of buffer register characters 1, 2 and 3. If there is a zone in buffer register character 1 position, the zone will set the 10,000 order of MAR. MAR will now contain the address part of the instruction that was located in 0000-0004 of memory.

Step IC (A₆)

The instruction counter is stepped 5. This will step it 5 plus the 0004 that was in it or step it to 0009. This is the address of the next sequential instruction and will be saved in the instruction counter until following I time.

Set MACI to MAR (W₁)

MACI is now set to the address that is contained in MAR

Route memory buffer register back into memory.

The information that was taken out of memory during read time is now routed through the memory in control and put back into the same place in memory. MASR is still holding the address used during read time so that the 5 characters taken out of memory will be put back in the same place.

CPU has now completed all the functions that have to do with memory during instruction time. An instruction stored in memory has been taken out. The operation part has been stored in the op. register and the address part has been stored in MAR and MACI.

The machine now will go into execute time under control of the operation register. It will stay in execute time until the operation being done is completed. At this time during the last cycle of the operation, the operation will route an end execute. End execute will set the machine to I time and set MACI to the IC. At R_o of I time MASK will be set to MACI and instruction time will be repeated.

Instruction Time (Refer to figure on storage address controls)

SPC

Since any field in storage is not used during I time, the only thing that we are interested in during I time is to determine whether aux. storage or storage is to be used during the execution of the instruction.

SPC

The starting point counter is an 8 stage binary counter. The purpose of this counter is to indicate the units position of the field in storage. Since there is no field in storage initially SPC can assume any random number.

Set SSR (Ao)

At A_O of I time the 4 triggers in SSR will be set to the zones of character 2 & 3 of memory buffer register. These zones will determine the aux. storage unit to be used during E time. If there is no zone in the positions, the main storage will be used.

SET SAC to SPC or to SSR (W_1) . SET SAC to SPC.

If there are no bits stored in SSR there will be no input to the select aux. storage circuits. The select aux. storage circuits control X and Y switching and also control the SAC setting circuits. If there is no input to the select aux. storage circuits then SAC is controlled to set to SPC.

Set SAC to SSR.

If there are bits in SSR, the select aux. storage circuits will control SAC in such a manner that the 16, 32, 64 & 128 triggers are set to the information contained in the 4 triggers in SSR. The select aux. storage circuits further control SAC so that the 1, 2, 4, & 8 triggers are reset off. SAC now contains either the address of some aux. storage unit or the address in main storage of the units position.

Set SASR to SAC (R₀).

At Ro time of the first execute cycle SASR will be set to SAC and through the X and Y switching will selecte some character in storage. During read time time of this first execute cycle that character will be brought out and set into the storage buffer register.

Execute Time

During execution time CPU will operate under control of the op. register. The general flow of information will be from either or both memory and storage to their respective buffer registers. From here the information in buffer registers will be sent to CR1. The information from storage buffer register will be sent to CR2. CR1 and/or CR2 will be sent to the adder circuits and a single result is generated. This result will be set in the result register and then be sent to either storage or memory.

Under control of the op. register, lines will be routed to operate the various functions that the machine can perform. The lines that can operate on memory are as follows:

Read Memory

If this line is routed, 5 characters will be read from memory and stored in the memory buffer register during read time.

If CPU is operating in RAW time, CR1 will be set to the memory out busses at A_0 .

If CPU is operating in RW time and either WRITE REQUEST or TRANSMIT 1, CR1 will be set to the memory out busses at Wo.

If the machine is operating in RW time and either READ REQUEST or TRANS-MIT 2, CR1 will not be reset or set to the memory out busses.

The character placed in CR1 is controlled by the address in MASR.

READ STORAGE

If this line is routed, 1 character will be read from storage and stored in the storage buffer register during read time.

If CPU is operating in RAW time, CR2 will be set to the Storage out busses at Ao.

If CPU is operating in RW time and either WRITE REQUEST or TRANSMIT 1, CR2 will be set to the Storage out busses at Wo.

If CPU is operating in RW time and either READ REQUEST or TRANSMIT 2, CR2 will not be set to the Storage out busses.

ERASE MEMORY

If this line is routed, 5 characters will be read from memory but will not be stored in the buffer register. Routing this line will also suppress the resetting of the memory buffer register. Thus the buffer register will contain the 5 characters stored there during the previous read time and the 5 characters read out during the current read time will have been erased.

RESULT TO MEMORY:

If this line is routed, the character stored in the result register will be written into memory at the address specified by the memory address select register. Four of the five characters stored in the memory buffer register will also be written into memory at their former addresses. If this line is not routed, the 5 characters stored in the memory buffer register will be written back into memory at their former addresses.

RESULT TO STORAGE

If this line is routed, the character stored in the result register will be written into the storage at the address specified by the storage address select register.

If this line is not routed, the character stored in the Storage buffer register will be written into the storage at the address specified by the Storage Address Select Register.

The memory and storage address controls are under the control of instruction time and under control of the operation being performed during execute time. A summary of these counters and registers and haw they are operated follows.

Memory Address Register (MAR)

The memory address register is a 17 stage trigger register representing a 5 digit binary coded decimal address. (The units, tens, hundreds and thousands orders each consist of four triggers which store one binary coded decimal digit in 1, 2, 4, 8 code form. The ten-thousands order consists of only one trigger to store a 1 or a O in that order.) MAR will contain the address part of the instruction being executed and will receive its information from one of two sources. In automatic operation MAR will be set to the Memory Buffer Register outputs during instruction time. I TIME). In manual operation MAR will be set to the Memory Address Selector switches located on the console.

The inputs to MAR from the memory buffer register (MBR) will be connected as follows:

MAR - 1	Mem.	Out Bus - 1	(MBR 4-1)
MAR - 2	Mem.	Out Bus - 2	(MBR 4-2)
MAR - 4	Mem.	Out Bus - 4	(MBR 4-4)
MAR - 8	Mem.	Out Bus - 8	(MBR 4-8)
MAR - 10		MBR 3-1	
MAR - 20		MBR 3-2	
MAR - 40		MBR 3-4	
MAR - 80		MBR 3-8	
MAR - 100		MBR 2-1	
MAR - 200		MBR 2-2	
MAR - 400		MBR 2-4	
MAR - 800		MBR 2-8	
MAR ~ 1000		MBR 1-1	
MAR - 2000		MBR 1-2	
MAR - 4000		MBR 1-4	
MAR ~ 8000		MBR 1-8	
MAR = 10,000		MBR 1-A and MBR 1-B	

The outputs of MAR will be used to set addresses into the memory address counters, the instruction counter and the selection register. The units order of MAR will also provide outputs for the Control instruction.

Memory Address Counter 1 (MAC 1)

The Memory Address Counter is a 17 stage trigger counter representing a 5 digit binary coded decimal address. It controls the memory address of the character being read from or written into memory during any given machine cycle.

MAC 1 will perform the following stepping functions:

Step + 1

Step - 1

Step + 5

When stepping + 5, MAC 1 will have previously been set to an address which has a four or a nine as its units order digit.

The stepping of MAC 1 will be controlled by the CPU sequence control circuits by conditioning one of the following routing lines. The voltage level of the line will be +10 when routed and not higher than -20 when not routed.

Step MAC 1 + 1 Step MAC 1 - 1

Step MAC 1 + 5

MAC 1 will have circuitry for setting its triggers to the contents of the Memory Address Register (MAR) or the Instruction Counter (IC). This will be done under the control of the CPU sequence circuits by conditioning one of the following routing lines. The voltage level of the line will be +10 when routed and not higher than -20 when not routed.

Set MAC 1 to MAR Set MAC 1 to IC

Only one of the five routing lines for controlling MAC 1 will be routed by the CPU sequence control circuits during any given machine cycle.

Memory Address Counter - 2 (MAC 2)

MAC 2 will also determine the memory address during certain type machine cycles under the control of CPU. MAC 2 will step +1 and +5 and will have circuitry for setting its triggers to the contents of the memory address register. The following routing lines will control the stepping or setting of MAC 2.

Step MAC 2 +1 Step MAC 2 +5 Reset and set MAC 2 to MAR

This counter will be reset to 00000 before setting. No more than one of the three lines will be routed during any one machine cycle.

Memory Address Select Register (MASR)

MASR is a 17 stage trigger register and stores the memory address of the character being read from memory. The MASR triggers will be set to the contents of either MAC 1 or MAC 2 at R_o time. No routing lines will be used to control MASR. The setting pulses for setting to MAC 1 or MAC 2 will be generated automatically in the Waveform Generator.

Instruction Counter (IC)

The Instruction Counter keeps track of the address of the instruction to be executed next. It is a 14 stage counter which represents a 5 digit binary coded decimal address. The units and ten-thousands order consist of 1 trigger each. The units order trigger represents a 4 in the units order when it is off and a 9 in the units order when it is on. The ten-thousands order trigger will represent a 1 or a that order.

IC will have circuitry for setting its triggers to the contents of the memory address register. All triggers will be reset-off before setting. IC will step +5 during each I time cycle. The setting of IC to MAR will be controlled by the routing line Reset and Set IC to MAR. This routing line will be conditioned during end execute time only.

Starting point Counter (SPC)

SPC is an eight stage binary counter which controls the starting point of storage (coded 00). This counter can step +1, -1 and 128 under the control of routing lines:

Step SPC +1 Step SPC -1 Step SPC 128

Storage Select Register (SSR)

The SSR is a 4 stage trigger register which determines which of the 16 Aux. storage will be used during execution time. It is set during I time to the zone bits (A & B) of both the tens and hundreds orders of the address part of the instruction.

The inputs of SSR from the memory buffer-register will be connected as follows:

 SSR - 1
 MBR 3-A

 SSR - 2
 MBR 3-B

 SSR + 4
 MBR 2-A

 SSR - 8
 MBR 2-B

This register will be reset at R_0 during instruction time and will be set at A_0 .

Storage Address Counter (SAC)

The SAC is an eight stage binary counter which controls the address

of the character being read from storage. It can step +1, -1 and 128 under the control of routing lines:

Step SAC +1 Step SAC -1 Step SAC 128

The seting of SAC will be under the control of the routing line, SET SAC to SPC. When this line is routed and SSR is 0000 coded, SAC will set to SPC. If Set SAC to SPC is routed and SSR is not 0000 then the 128, 64, 32 and 16 stages of SAC will be set to the 8, 4, 2, and 1 stages of SSR respectively and the 8, 4, 2, 1 stages of SAC will be set to 0000.

Only one of the stepping or setting routing lines will be conditioned at the same time.

Storage Address Select Register (SASR)

SASR is an eight stage register which stores the address of the character being read from storage. SASR will be set to the contents of SAC at R_{\odot} of every machine cycle.

Select Register (SR)

The SR is a 16 stage trigger register which holds the address of the Input-Output unit selected. It is set under the control of the routing line. Reset and Set SR to MAR. When this line is routed the select register will be reset to 0000 at $R_{\rm O}$ and then set to MAR at W2 time. The output of each of its triggers will drive circuit \dot{x} in the Input-Output units.

Timing-Stepping

During a 17 usec. use cycle the counters will be stepped by a (-) A6-W1 pulse, the stepping occurring at A 6 time.

During a 9 usec. use cycle the counters will be stepped by a (-) R3-W1 pulse, the stepping occurring at R3 time.

Both of these pulses will appear on the same line coming to the counters from the waveform generator. However they will be generated as positive pulses and inverted at the counters.

Timing-Setting

During a 17 usec. use cycle the counters will be set with an A6-W1 pulse, the setting occurring at W1 time. During a 9 usec. use cycle the counters will be set by an R3-W1 pulse, the setting occurring at W1 time.

Timing-Reset


MAR will be reset by Instruction Reset, which will occur only during I time at R_o (D2).


IC will be reset only when Reset and Set IC to MAR is routed. The resetting will be done with an $R_{\rm O}$ (D2) pulse.

SR will be reset only when Reset and Set SR to MAR is routed. The resetting will be done with an R_o (D2) pulse.


MAC 2 will be reset only when Reset and Set MAC 2 to MAR is routed. The resetting will be done with an $R_{\rm O}$ (D2) pulse.

SSR will be reset by Instruction Reset during I time.






TYPE 705 G.O.L.F.



705 ROUTING



1 triggers - Held I character

HDB 3-31-55

Pen

SCS 18A OBSOLETE 705 CORE STORAGE DIAGNOSTIC

1.0 GENERAL

- 1.1 CS 19A is based on the fact that in a core plane, half selected cores are undergoing a change of flux and are inducing voltages into the sense winding. This induced voltage can subtract from a wanted signal, i.e., a selected core containing a one; or it can build up to a value to be sensed as a one, even though the selected core contained a zero.
- 1.2 The test fills memory with characters arranged so that if a selected core contains a "one", as many as possible of the half selected cores put out opposing voltages, and if the selected core has a zero, the other half selected cores put out siding voltages to try to add up to a "one" pulse.
- 1.3. The test reads five characters at a time by means of a compare instruction, however, the result of the comparison is not used as an error indication, rather the CR-1 code check and machine check circuits are the error indicators. In the case of the 1-6 pattern, the 1 bit, 2 bit and 4 bit planes are being tested. If the five characters interrogated are ones, the two bit and four bit cores were at zero. Too much noise on those two planes could cause erroneous read out and a redundant character would be sensed. After the interrogation, the ones are replaced by sixes, setting the two and four bit cores, and putting the one bit core at zero. The same five characters are interrogated again by compare. Thus each of the cores in the three planes is checked for its performance, at one and at zero.

2.0 DESCRIPTION OF PROGRAM

- 2.1 From addresses 18009 to 18154 the program loads auxiliarystorage units to be used as counters or for address modification. Reference will be made to them as they are used.
- 2.2. Addresses 18159 to 18269 are used to fill 18000 positions of memory with the test pattern.
 - 2.2.1 The basic steps in filling memory are those between 18169 and 18199. This is a loop, wherein 100 characters are transmitted to ten successive fields in memory, resulting in a 1000 character field. The initial receive address is set from ASU 1.

 The receive address is increased by 100 from ASU 4.

 The counter for keeping count of the ten passes is ASU 3. A successful TRZ addressed to suxiliary storage signals the completion of ten passes through the loop.
 - 2.2.2 A larger loop, containing the basic loop is controlled by ASU 2. This ASU is reduced by one for each 1000 character pass, and interrogated by a TRZ. If the TRZ does not occur a repetition of the 1000 character loop is made. The result of this loop is to place 4000 characters in memory.

Each 1000 character pass transmits a slightly different configuration of the test pattern as the TMT address is increased by 105 in this loop. (The 105th character is a record mark - however, as the RCV address is increased by only 100, athe pattern is entered successively.) The TMT address is increased by an add memory instruction, from ASU 5.

2.2.3 ASU 1 exercises control over the two previously described loops. It contains a four, and is reduced by one for each pass through the second loop (2.2.2). It is compared against a constant 2: After the first 4000 character pass a TRH occurs, resetting ASU 2 and ASU 3 for another 4000 characters.

After the second 4000 characters a TRE occurs, setting ASU 2 to a 2, and ASU 3 to 10 to cause only 2000 characters to be transmitted.

After the third (2000) pass, ASU 2 and ASU 3 are reset to 4 and 10 respectively, to transmit another 4000 characters.

The fourth and fifth passes are the same as the first two.

After the fifth pass, a TRP at address 18229 now finds ASU 1 negative and transfers to the testing portion of the program.

After each major pass, ASU 12 restores the TMT address to the initial address of the first test group.

2.3 Testing is accomplished by comparing five characters of memory against either ASU 7 or 8, which have been loaded with the test characters. What test characters are being used is signalled by ASU 11, initially loaded with a 3. Compared against a constant 2 a TRH signals the first pattern (1-6), a TRE the second (6-H), and NO TRH or TRE, the third pattern (1-HO.

2.3.1 At step 18334 a compare is made against ASU 8 containing, for example, five ones. Errors would cause CR-1 code checks and machine checks.

If a TRE can occur, memory is set to sixes and compared against ASU 8 again. Errors would again be CR-1 code checks and machine checks.

Thus the addressed cores in planes 1-2-4 of each character have been tested when they contained ones and the zeros. The other ones and sixes set up the condition calculated to give the most noise on the sense winding.

- 2.3.2 The compare instructions and the unload instructions shown by asterisks are increased by 005 from ASU 9 and 10, interrogate the next five characters. Also, ASU 1 which now contains 3600 is reduced by one. When it becomes a zero, it signals that all 18000 characters have been checked. A TRZ is made to 18429.
- 2.3.3 At 18429 the TMT address is increased by 105. It had been left at the beginning of the last group of the test pattern just finished. Adding 105 to it puts it at the beginning of the first group of the new test pattern.

In step 18444 an ADM instruction changes the auxiliary storage unit address used in step 18104, to now unload the initial address of the new test pattern.


2.3.4 After all three test patterns have been used, it is possible to repeat the test, or to call on the reader for the next program, under control of Alteration switch 00914.


Pm

5 CS 19A Page 1 1-13-56

```
HOUSEKEEPING
                 00004
18009
        SET
              B
                  19804
18014
        LOD
              8
                  00004
18019
        SET
              B
                 19796
00084
19792
18024
        LOD
              8
18029
        SET
              B
18034
        LOD
              8
18039
        SET
              18
                  00004
                  19788
18044
              8
        LOD
18049
                  00005
        SET
              B
                  00005
18054
        SET
              8
18059
                  00004
        SET
              3
                 18485
18493
18064
        RAD
              H
18069
        RAD
              H
                  18502
18074
        RAD
              54
                  00004
18079
        SET
              8
                 19809
18084
        LOD
              8
18089
        SET
                 19813
18494
18179
18094
        LOD
              S
18099
                                     Page 3
        RAD
              N
18104
        UNL
              7
18109
        LOD
              8
                  19800
18114
        UNL
              7
                  18239
                  18334
10119
        UNL
              7
                                      Page 3
                  18344
18124
              7
        UNL
                  18359
18129
        UNL
              1
                  18369
18354
18134
        UNL
              7
18139
              7
        UNL
                  18379
18144
              7
        UNL
                 18489
18149
        RAD
              H
18154
        UNL
                  18174
```

Page 2





CONSTANT FIELDS

18481	&	1
18485		0100
18489	6.	0004
18493	&	0105
18494	6	3
18495	&	4
18497	&	10
18498	£	2
18502	&	0005
18506	6.	3600
18534	636	11111666666666611111166666
18559		111111111166666666611111
18584		111116666511111666666666
18609		111111111166666666611111
18614		S - RM
18639		555651111111111665665655
18664		111111111666661111166666
18689		
18714		6666611111111111666666666
18719		1111166666111111111111166666
18744		S - RM
18769		6666111111111116666611111
The same of the sa		6666666661111111111166666
18794		868661111116666611111111111
18819		666666661111111111166666
18824 18849		S - RM
10/00		1111166666666611111111111
18874		666666666111116666611111
18899		1111166666666611111111111
18924		6666611111666666666611111
18929		S - RM
18954		66666нинининини 66666нини
18979		666666666
19004		66666нинин66666нинининин
19029		6666666666
19034		S - RM
19059		нинин666666666нинининин
19084		6666666666НЕННЕН 66666НЕННЕ
19109		енины666666666нинининин
19134		66666НИННН666666666НИННЯ
19139		S - RM
19164		нинен666666666нинин66666
19189		нинининин 66666666 минин
19214		нини 66666 инини 6666666666666666666666
19239		нинининеннеб66666666
19244		S - RM
19269		66666НИНИНИНИНН666666666
19294		нинининин66666ннин66666
19319		66666НННИНИНИЯ
19344		нинин 66666 нинининин 166666
19349		S - RM

Pm

HEHHH1111111111HHHHH11111
нинининин1111111111
HHHHH11111HHHHH111111111111
нинининин1111111111
S - RM
111111111111111111111111111111111111111
HHHEHHHHH11111HHNHH11111
11111HHHHHHHHHHHH111111111111
HEHHH11111NHHHHHHHHHH11111
S - RM
111118488884888411111188888
111111111111HHHHHHHHHHH111111
11111HEHRH11111HHHHHHHHHHH
11111111111HHHHHHHHHH111111
S - RM
нимин11111111111ниминин
11111111111HHHHH111111HHHHH
нинин11111111111нинининин
11111HHHHHH11111111111HHHHHH
S - RM
11111
66666
нини
0000
2
0004
0004

are ma

ACCUMULATOR AND AUXILIARY STORAGE TEST

PURPOSE: To set up a pattern to get the worst possible voise conditions. To do this, a 512 character pattern is developed in memory and then loaded and unloaded. Noise conditions will cause redundant characters to be unloaded, giving CR2 code checks, and machine stop. Each position of storage is complemented to check its read out at 'zero as well as at "one"

Program Steps:

- 20044 Locate CM, print identification, halt.
- 90234 Set a three into pattern indicator, and load addresses or direc pattern, unload into pattern generator.
- 00329 Develop pattern, expanding it to 522 characters.
- 20469 Set counter for signalling and of pattern.
- 00479 Lord address of beginning of pattern.
- 00504 Compare pattern indicator against a two. A TRH indicates first pattern. A TRE indicates the second pattern and no transfer indicates the third pattern.
- 1.0ad a one, then a six into Accumulator. Compare against tirs; character is pattern. Depending on result of compare -a complement character will be unloaded into memory position.
- Set left 255 in Accumulator and 255 in ASU 1 Load pattern and then unload. A redundant character read out on the unload operation will be the indication of a failure and will cause a machine stop. The character in error will be displayed in the CR2 neons and the address of the incorrect reading will be displayed in the SAC neons.
- Increase complementing addresses to next position. Transfer to 00589 to repeat this part of the program.
- 90729 Subtract one from sattern indicator. If all patterns have been checked, go to 90769. If not, modify pattern generator address at 90329, 90374. Transfer to 90329.
- 00769 Print "Z" as a pass indication. Transfer to 00294 to repeat entire program.

	H	DUSEKE	EPII	VG
	00244	SET	B	0001
	00249	LOD	8	00878
	00254	UNL	7	00845
	00259	UNL	7	00853
	00264	SET	B	0005
	00269	LOD	8	00779
	00274	UNL	7	00004
	00279	SEL	2	0500
	00284	WR	R	00815
	00289	HLT	7	9999
	Business with considering and		erick pet hydrauskaanus die bus	MARION THROUGH LIGHTS CHARGE TO A STATE OF THE COMMISSION OF THE C
Page 3 E		1 1		
		V	5-(1-e) 42-(1)-1 - Fe(1)-1	annum de comma municipal de describir contraction de comma de comma de comma de comma de comma de comma de com
	PRE	P TO GI		IRST
		PATT		
	00294	RAD	HI	00796
	00299	ST	F	00797
	00304	SET	B	0004
	00309	LOD	8	00784
	00314	UNL	7	00329
	00319	LOD	8	00789
	00324	UNL	7	00374
0 2 (6)		September 2		
Page 3 (D)	STEERING ST	1 1		
	CENE	RATE F	DATT	EDM
	00329	LOD	8	(00000)
	00329	UNL	7	00910
	00339	UNL	7	00906
	00344	UNL	7	00902
	00349	UNL	7	00898
	00354	UNL	7	00894
	00359	UNL	7	00890
	00364	UNL	7	00886
	00369	UNL	7	00882
	00374	LOD	8	(00000)
	00379	UNL	7	00974
	00384	UNL	7	00970
	00389	UNL	7	00966
	00394	UNL		00962
	00399	UNL	7	00958
	00404	UNL	7	00954
	00409	UNL	7	00950
	00414	UNL	7	00946
	00419	LGN	D	0028
	00424	LOD	8	00910
	00429	UNL	7	00942
	00434	LOD	8	00974
	00439	UNL	7	01006
	00444	LGN	D	0096
	00449	LOD	8	01006
	00454	UNL	7	01134
	00459	UNL	7	01262
	00464	UNL	7	01390
-		(1)	Par	ge 2
		11		3

	()						
	PREPAR	E TO C	OMP	LEMENT				
	SUCCESSIVE POS OF MEM							
	00469	RAD	H	10800				
	00474	ST	F	00805				
	00479	LOD	8	00794				
	00484	UNL	7	00589				
	00489	UNL	7	00609				
	00494	UNL	7	00689				
	00499	RAD	H	00797				
	00504	CMP	4	00846				
	00509	TRH	K	00569				
	00514	TRE	L	00544				
	00519	LOD	8	00847				
	00524	UNL	7	00848				
	00529	LOD	8	00849				
	00534	UNL	3	00850				
	00539	TR	1	00589	and designation land			
	00544	LOD	8	00851				
	00549	UNL	7	00848				
	00554	LOD	8	00847	4			
	00559	UNL	3	00859				
	00564	TR	1	00589	-			
	00569	LOD	8	00849				
	00574	UNL	7	00848				
	00579	LOD	8	00851				
	00584	UNL	7_	00850				
Mary Labor, 1	The state of the s			A STATE OF THE STA	CHEMPOLI LIVERNIS			
	1			1	7			
	COMPL							
	00589		4	4				
	00594			00604				
	00599	TR	1	00609				
	00604	LOD	8	00848				
	00609	UNL	7	(00000)				
		1						
	TEST	C ACC 8	x AS	UBY				
	LOD & UNL PATTERN							
	00614	SET	B	0255				
	00619	SET	В	0255				
	00624	LOD	8	01134				
	00629	LOD	8	01390				
	00634	UNL	7	01646				
	00639	UNL	7	01646				
	browners as in a ar merror	Married Mr. St. St. St. St. St.	PARTIES AND PROPERTY.	The state of the s				

Page 3 C

B

Page 3

	Provide Service Control of the Contr		men augument	who, a regard and procedure and changing		
	RECOME	LEMEN	IT P	OSITION		
	00644	RAD	H	00805		
	00649	SUB	P	00806		
	00654	TRZ	N	00729	manager of -	
	00659	ST	F	00805		
	00664	SET	B	0001		
	00669	TRE	L	00684		
	00674	LOD	8	00848	Y	
	00679	TR	1	00689		
	00684	LOD	8	00850		
	00689	UNL	7	(00000)		
	Lannor management		-	access output and a second		
	1	1				
	ADD	RESS AL	RITH	METIC		
	00694	RAD	H	00810		
	00699	ADM	6	00589		
	00704	ADM	6	00609		
	00709	ADM	6	00689		
	00714	SET	В	0001		
	00719	LOD	8	00850		
Page 2 (C)	00724	TR	1	00589		
		-			- Andread	
		V				
V	PA	TTERN	CH	ECK		
	00729	RAD	H	00797		
	00734	SUB	P	00806		
	00739	TRZ	N	00769	-	
	00744	ST	F	00797		
A	00749	RAD	H	00814	ļ	
	00754	ADM	6	00329		
	00759	ADM	6	00374	1	
Page 1 (D)	00764	TR	1	00329		
		Contractor Printers by African	-	works being proving the constitution		
		Property	Mark Comments	Chromosophy Annobid Minus (1878) and		
		Ť				
	PRI	NT PAS	SIN	DIC		
	00769	SEL	2	0500		
	00774	WR	R	00852		
Page 1 (E)	00779	TR	1	00294		
	00784	NOP	A	00857		
	00789	NOP	A	00861		
	1					
	00794	NOP	A	00879		


& 3
& 0511
& 1
& 0001
& 0008
CS20A MAN SHR ACC TILL SPC IS 0
2
H
1
6
1166
6611
66HH
HH66


HHII

LIHH

GM

MEMORY ADDRESS CONTROLS





1/2/96

Sheet 1 of 3

5LD001

LOAD PROGRAM

Alteration Switches: No alteration switches used - set to dictates of program.

Check Switches: All auto stop.

Procedure: Load loading cards in card reader followed by program cards.

Select card reader Read into 00000 Reset Start (2 00100) from coracle (Y 00000) engites, buffer-feeds indicard.

Load program will read in its own second card and relocate itself in upper memory. It will pick up the first program card and type out the identification for verification. It will then proceed to pick up the length indicated in columns 14 and 15 of each card (in Acc. Stor.) and set ASU 12 left this amount to transmit that much of the remaining portion of the card to the starting memory address indicated in columns 10 through 13 of the card.

If the load program encounters a 00 punching in columns 14 and 15 of a card, it will transfer to the first instruction of that card (which will be located at memory address 1865).


If it is desired to load subsequent programs without reloading the load program (providing that the program run has not altered addresses 18590 through 18784 of the machine). This may be done by:

Manually transferring to 18594. (1 18594) And depressing "Start".

The load program will load any address from 00000 to 18589. It can load, but will destroy itself, addresses 00000 through 18719 providing that the information destined for any address within the 18590 to 18719 range is contained in the very last card of the program deck.

on itself:

5 LD001 Mem Loc. 0-79 Sheet 2 of 3 Reads second load card y 8720 into upper Memory. Transmits remaining portion of first card to upper Memory and transfers to these instructions. (A) sheet 3 Remaining Portion of first card 00034 B 5 LD good work & second we



705 ASSEMBLY PROCESS - Part I

Rem

INPUT-OUTPUT

- A. Tape 0200 contains assembly program in four records: Part I, Part III and Part IV or V.
- B. Entry records for program to be assembled are contained on tape 0201 or cards or both.
- C. Tables B1, C1, B2, C2 will be written on tape 0203, for use in Part II, as up to four records.
- D. The first 1000 Entry Records, partially assembled, will be written on tape 0202; the remaining entry records will be written on tape 0204.

ASSEMBLY PROCESS

- A. Entry records will be read from tape or cards and processed one at a time. If both inputs are used, records will be merged by symbolic location. A class zero will delete an entry with matching symbolic locations.
- B. Assignment of actual locations will be carried out for each entry by initializing a location counter with a class 6 entry, and stepping same by the length of each entry.
- C. Actual operation codes for instructions will be looked up in a table of mnemonics.
- D. Entries will be checked for:
 - Sequence of symbolic locations.
 - 2. Duplication of symbolic locations.
 - 3. Impossible operation codes.
 - 4. Impossible mnemonic codes.
 - 5. A program which exceeds memory.
 - A program which exceeds the capacity of the tables used in the assembly process.
 - 7. A blank address in a class blank instruction.
 - 8. An actual address greater than 19999.
 - 9. Instructions which call for operation in an ASU but should use the accumulator.
 - 10. An ASU address greater than 15.
- E. The first 1000 partially assembled records will be written, one at a time, on tape 0202; and the rest written on tape 0204.
- F. Tables for looking up symbolic addresses during Part II will be developed from actual locations assigned to all entries; and, since these tables may exceed the capacity of memory in Part I, they will be written on tape 0203 for use in Part II.
- G. Summary of tables developed during Part I.
 - 1. Six Table

A table of class 6 entries, called the breakpoint or 6 table, and consisting of a symbolic location and an actual address for each class 6, is developed to enable the assignment of actual addresses to symbolic class 6 entries.

take premdure

2. Table A

A table containing a reference address, of four positions, for each major symbolic group, called Table A, will be developed and stored in upper memory to provide a starting point for the search for the actual address of a given entry in Part II. Four positions of this table are preassigned to each major group to facilitate look-up. The reference address will locate the first entry for a particular major group in Table D, which in reality is Table B re-positioned, during Part II.

3. Table B

A table developed from symbolic locations and actual locations from which actual addresses may be calculated or found during Part II. Entries to this table contain 8 positions; two positions for minor symbolic; two positions for a count, and four positions for an address.

An entry will be made for each break in consecutive sequence; i.e., a break in major, minor, each insertion, and change in class sequence. (For class sequence considerations, b & 1 are the same, and 2 & 5 are the same). Table B entries will also contain a zone coding to distinguish the class of the sequence which the entry represents.

The minor portion of the entry will be the minor of the first in a sequence.

The counts portion is used to keep a count of the number in a given sequence to check the accuracy of the table.

The Symbolic insertion will be a single entry with the insertion in the tens position of the counts.

The Address portion will contain two types of addresses. For b, 1, 3 and insertions the address will be the actual location corresponding to first symbolic location of a sequence. For 2 & 5, the address will be a reference address giving the location of the first actual location in that sequence in Table E. Table E is the same as Table C but repositioned for Part II.

The B Table starts after the main body of the program and is developed in ascending order.

4. Table C

A table of actual locations of all class 2 and class 5 entries. Each location has four positions, and entries are made in

Gem

705 ASSEMBLY PROCESS - Part II

I THE PROGRAM

Upon completion of Part I, the Part II instructions will be read from Tape 0200 and Tables B1, C1, B2, C2 will be read into the remaining memory from Tape 0203. The tables will be entered in the order B1, B2, C2, C1 and in Part II are consolidated to form Table D and Table E. Table A is retained at the upper end of memory.

Entry records are then read, one at a time, from Tape 0202 and Tape 0204, symbolic addresses will be found from the tables, and the completed records written on tape 0203.

II TABLE LOOK-UP

All entries are complete after Part I except class blank and class three entries. It is the purpose of Part II to look-up the actual addresses for these entries corresponding to their symbolic addresses in the tables of actual locations developed in Part I.

A. Table A

The first step in looking up a class blank or three address is to obtain the starting address, in Table D, for the major block containing the symbolic address to be looked up. This may be obtained from Table A.

Since each major was preassigned four positions in Table A, the address required may be located by multiplying the major by four and adding to the result, the starting address of Table A.

To limit the search in D to the Major block in question, the starting address of the next block must also be obtained from Table A. This will be the next address in Table A which is not blank.

B. Table D

A search of Table D is then made starting at the address obtained from Table A and comparing the minor and insertion of the symbolic being looked up with the minor and insertion portion of successive Table D entries until the proper entry is either found or passed. The only entries which will match the symbolic are insertions, since all other entries have a zone code in the insertion position. In either event, the Table D entry which was just passed or found directly in the search will be moved to a work area. The address for an insertion can be taken directly to the output record, but all others will require computation to obtain the actual address. The nature of this computation will depend upon the class from which the Table D entry was derived as indicated by the zone coding on the entry.

For a class blank or one, the difference of the minors will be multiplied by five and the result added to the address of the Table D entry to yield the actual address.

Pen

For a class three, the difference of the minors will be multiplied by four and the result added to the address of the Table D entry to yield the actual address.

For a class two or five, the difference of the minors will be multiplied by four and the result subtracted from the address of the Table D entry to yield the location in Table E of the actual address.

C. Table E

Subtraction of the multiple minor difference from the reference address is used because the Table E entries were made in reverse or descending order.

D. Increments

After the actual address is obtained the symbolic increment is added to or subtracted from the actual address. The result, which is the address for which the search was made, is then combined with the rest of the record in the output area and the then completed record written on Tape 0203.

Rem

descending order starting at the upper end of memory.


When the B and C tables converge, a record of each is written on tape 0203 and a second set of tables will then be developed. More than two sets of tables will exceed the capacity of the assembly program.


IBM Trade Mark	MACH	IINE	10			TY	PE	705		W	OI	RK	S	Н	EE	T		P	ROI	BLE	Μ_				_													
	11	ll_						.l	1									1			L	J	т					J	1,	1				L	1			
					\top		Τ		T	Τ	Τ		Τ		Τ		T	7			<u> </u>	Γ	T	Τ	T				Γ	Τ	Τ	T			Τ	Т	T	Т
		<u> </u>	L		L	1	1	1										1			L	1	1	1				L	1_	ا		i_					i_	
		Ι				1					Т					Т						Т						Т	•									
01			(02		+		03			+		0	4		+			05			-		0	6			-		0	7					0	8	
09 INSTR.		NSTR		10 101	1	1		11			1_		1			AU	XILI		13	Z	1		-	1.	4								1	5				
LOCATION	OP	ER.	A		RESS	cc	DDE	AC	CU	MUI	LATO	OR 0	0	86			AGE			SIGN	T-	*						EX	PLA	NA]	TIO	N						
0004		<u> </u>			00	╁		-					+	+						+	d	le le																
0009	RAD		, .		0/ 55		00		Ø)	۸'	73	2	, -	-						+	1	A			•				? C.							7/		
0019	Ada			0			30							- 1							1	id	4	~ C	ŽA,	da A			٠		M. Dr.	1	65. 4		tuere.		04	
0024	ST	F		10			00					71		+						\perp	تا	10	r.	sient.	profession and	· Y~	b-q-vq	-			20	000)		-		•	19
00 29	Sel	2	1 -	12		-		_					+	+						+	ک	ele						1	,25	outself.			7	00	, /		70	40
00 34	WR				01	C	20	-					+	+						+	1						14		2		6	5	9	i em	e e fil	y A	1.08	. Ja
00 39	 		"	الالار	O.A.								+	1						T	/	Tro	L 2 .	<u>te</u>	<u> </u>	Te	V_()EL	9 14	· ef		is a	4-4	be.s	£.	250194		
0064	Se/	2	0	2	00																	<u>C. (</u>	Y	7	P	fa.e	1											
9		*			88	-		-					4	+						1		اءموا											•					
19	RAL				98	_	3/	-					+				39																Çız.					3990
24	Add				08	0	<u> </u>						\dagger	- 1		-	ر د					Add ab	fre	Change 1887 - C	tilac trave	1640 1	 65.6	t	a.	Aer	_							4003 4008
29		F			14	1	1						1	_			19			****	-	54	ne	in	n		ret											1401
34	Sel	_1_			01			_					4	+						_	1 -	Sel						√ .,	<u> </u>									
<u>39</u>	Wr			-	88	_ (0	-					+	+						+	-	K	d	fo	270	<u>. 203</u>	<u>⊸</u>	F491.	A	16								
44	TR		Н	Q.C	404								\dagger	+						\dagger	1 %		ivie-	1	<u>.</u>	<u> </u>	on G	gen	<u> </u>	***	_	lac Marie	h	· Serve				
0004	5-1	2	0	20	23																	Sel	lee	<u>+</u>	Te	200	0	20	3									
0009	Rd	Y	I	270	38	<u> </u>		_					_	_						-	L	Sel.			dr.	/ Gest	<u> </u>	20	7 <i>0</i>		>		1	07	1			
14	RAD	'H	1	27	30	0	0	-0-			1	40	<u>.</u>	+						-	1	<u>L,</u>	ed	0.	L	ض	t	0.		<u> 10</u>	474							
24	ST	<u> </u>		$\frac{0.7}{0.7}$	14	0	2	40	OE	2.2	3	01	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	+						\dagger	\vdash	JU L+	$\frac{C}{2}$	/ .:.	141	نات	X	05	LYS.	_								
29	Sel	2	6	2	00	Ľ			~														DW.			gener -			7									
34	Wr	<u>R</u>	1	57	06	C	0						_							ļ	_																	
39	Tr	1	1	00	64	-		_					+							-	-																	
	 	-,,	-			-		_					+	+						-	-																	
			-			-							\dagger	\dagger						 	T																_	
													T							T																		
	-		<u> </u>			<u> </u>							_	1						ļ	_																	
	-		-			-						-	+	+						-	┼																	
			+			-							+	+						+	\vdash																	
													\perp	\pm						T	\Box																	
														floor																								
****	 		-	,		-		<u> </u>					+	+						-	-																	
	 		+			-							+	+						+	\vdash																	
	+		+-			 							+	+						+	+												_					

-						•	_		_	_	_		-	-	_				_					_	_	_	,		•	•		_	_			
I B	M	ELECTI	RONI	C DA	TA - P —	ROC TY	ESSI YPE :	NG 7 0 5	٧	۷С	DRI	<	SH	łΕΙ	ET		P	ROE	BLEA	w																
Trade																																				
																															_					
П	Τ				П													П						1	Τ	T	T	1			Γ	T	T	T		\top
			l_		<u> </u>						<u>i</u>		L			i		1			<u> </u>		L		1_			1		L					1.	L
						Т															Γ					T						T				
	01			02				03					04					05					06			+			07					0	8	
	09			10				11					12					13				-	14			-						15				
INS	TR.	T II		JCTIO		cc	ODE		CUM	ULA	ATOR	00	Z		Al STOF	JXILI	ARY	,	SIGN		L		<u></u>				XPI	.AN	ATI	<u>о</u> м						
000		Se/				-														_	L.C.	, , ,		Top	2.0	4										
00	14	RAI	0 H	12	97	C	00						1							1	<u> </u>	10	d of	ô	Tr	L.		Ž	<u> </u>	 oZ	**************************************	10	<u> </u>			
00	19 24	Set			204		00 00	1	0		00 00	201	7 2 f	1						\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	L #		4	gEmi								V				
	29 34	DA	1	12	94	1	00 00	0	8	18	7		+	+					\vdash		De			g-	٨.			-ds					0/.			
	30	57		13	300	7	20_	yes.	8	15	_		Ĺ							L	LK		-58.		-		<u> </u>	eio eio	/	77 200	-6-4	nen.				
	40 48	Sel WK)		201	_	20						1						<u> </u>		Re	eğr.	, î	K.	10	e e a s										
	5¥	Se (200	-							+	-							Tre						-									
		Red		6	02 d 026	-	0	B	157	((3	83	····	+	H					-						/											
		BNI		6	028 028	$\perp o$	0	Ø		<u>3</u>	3.5		+						H																	
		57		6	631) C.3		•	<u>3</u> 9	•		1						_																	
		Se I WR		7	621 621								\perp																	_			-			
		+ K		e e	e104	+							+						\vdash												-					
						-							-																							
						1							1						ļ		-															
													\downarrow																							
		-				-							+	-					+																	
						-							1		,				I																	
													1						1	-																
																			t																	
													+	_					+	-																
													F	-					-																	
													1						+																	
		ı	- 1			1	1	1					1	ı					1	1																

	Tra	B ade N	Mark	E	LEG	CTI	ROI	NIC E	C I	DA	.TA	P	RC	TY	PE	S I I	NG '05		٧	٧(0	RI	K	S	Н	E	ΕT			F	RC	BL	.EM	۱																			_	
•		L																						•			L				·																							
												T			T			Γ										T	T			Τ	T											T			T	T			T			
•																																															-							
		-																																							T									energe energy				
			0.	<u> </u>					(02			+				03	-			H			0	4			+			05	<u> </u>			-		0	6			+			()7						0	8		
1			09	,		-			-	10			+				11				H				2			+			13						1	4			+							15	 5					
		NS1	TR. TION	1	_	II OPE	NST R.	RU	_			ss		ST			AC	CI	JM	UL	ΑT	OF	₹ 0	0	SIGN				ILI. GE		/ -15		SIGN									EXF	PLA	NA	TIC	01	1					-		
	0	00	4		ی	<u> </u>	_			0 /	0	0	I																						مک	ler	ge.	-	Ce:	de	,.													_
-			9	\downarrow	_/			4			4	-	+			4								4	-							-	_		R	e , a	<u>d</u>	h	~ 1	Ų	jy.,	# 4	4. 6	*	}			<u>,</u>						
1	-		4	+		•) Je	\dashv			0		+		_	+								+	\dashv							\dashv	\dashv		Sc	1	_1	1	3 -c	<u> </u>	بٰدے	7_												
ŀ			9			V21		1	-	-	20 00		t		X.	,								1	1								1		Tr	# 1 S	, f.	<u> </u>	*	<u>~~.</u>	7	s t	* 64	e de PM	3	_L	u.	<u>.</u> +,	7	7	<i>P</i> #	w p	A.	<i>01 #</i>
Ī	0	O	14	1		ĵe.				Q.	20	O	1			_									_								540	24.54		Se /	<u>' </u>	1	0 4		g.H2	~ ¢ }	,											
-			9	+		RJ		4			00		+			4								+	-							4	-			}ea	q	in	to	_ be	<u> </u>	- 30.	44	- ;	Ēr.	2		top	٠.	,				
ł			19	\dagger	W	<u>e 1</u>		+				0	\dagger	_0	_	+								\dagger	+							7	\dashv		14	Se Kr.	1.	<u>C</u>	<i>.</i> F	4	r	g h	ch.	•		·	<u>+</u>		•					
		02		1	7					•	20		1																							Trs	f	•	te	<u> </u>		is t		in	. 5	1 -	La of	1	2 63-	-	-			
		200	04	\downarrow		1		4				0	1			4								1	4							4	4			<u></u>	L.	ľ	e o	de	n 6	-												
-			>9	1		ď		\dashv			00		+			+								+	\dashv							4	-			Re	ed		in	ŧ0		m	CH	<u>. </u>	,	10	41							
-			14 19	- 1	Se N	i Le		+				1	7	٥	0	+								†	1							_	1		\ V	Se Ve	۲.		tej			ct i	<u> </u>	<u>r</u>		<i>t</i> 12			41 8					
			24	7	٥	٠.					40		I	_	_									1												م ک	·/_	_}	271															
ŀ			29	1	V	V r		4			21		+	0	0	+								+	\dashv							4	4			W				745	<u> </u>	W	Cim. 14	K. 1	•	Ł,		1	100					
ŀ		20	34	+	_7	r 5		+		0	00	4	+			+								+	\dashv							+	+																					
1				T				1					t			7	_			_				†	7							1	7				-																	
F													I			1								1	1																													
ŀ				+				4					Ŧ		_	4								+	\dashv							4	4																					
ŀ				+				\dashv					+			+								+	+							+	\dashv																					
L				T				1					1			1								1	1								1							-														_
-				1				1					1			1								1																								_		_				
-				+				+					+			+								+	4							+	\dashv																					
ŀ				╁				+				,	+			+						_		\dagger	\dashv							+	+									_												
L								1					İ																				1																					
L								1					L											1																								_			_			
ŀ				+				+					+			+								+	+							4	-																					
ŀ				+				+					+		_	+								+	+							-	+						_															
								1					1			1								1	1								1																					
F				\bot				1					I			1								Ţ	1								\Box			·																		
-				+				+					+			+								+	+							+	+																					
-				+				+					+			+							_	+	+							+	+																					
+				\dagger				\dagger					\dagger			+								\dagger	+							+	+																					
				1	_	_				_			İ	_	_	İ		_	_	_		_	_	1	1				_																			_						
Γ				1				1					T		_	1		_				_		T	1							7	7																	_				

MEMORY ADDRESS CONTROLS





INSTRUCTION TIME

READ MEMORY


MACI to MAR


SAC TO SPC

RESET KEY SET INSTRUCTION COUNTER TO 0004 START KEY SET MACI TO INSTRUCTION COUNTER

START INSTRUCTION USE CYCLE most SA of RC Time of lat agreent INSTRUCTION RESET SETMASH TO MAC I CAI, MAR, SSR, OPKEG only instruction time READ MEMORY SAMPLE AT R 3.5 AND SET BUFFER 4 Ao REGISTER SETCRI, OP. REG, SSK only I times 3 sto Mar I-1 SET MAR TO MBR-5 STEP INSTR. CTR + 5 step 5,2 7 Ø (SETSAC TO SPC ON SSA rest of said TURN ON INSTR. CHECK TER. OP. CHECK, 4-9, CODE CHECK SETMACI TO MARS WRITE BACK INTO TURN ON "E" TIME + COMMAND TER MEM. DURING WRITE TIME. RESET BUFFER REGISTER W3 SET MACI to IC Executery C. SET MASA TO MACI SET SASA TO SAC NOTE, AT W2 TIME OF ENDEXECOTE TURNS ON INSTRUCTION TIME Y SETS MACITO I.C.

3/24/55





J.D.C.

V CARRICON! THE TOOK THE ASSET CASSICAL TO LAKE MAN VENT TOWN M TISTA CALKY A STATES 1 1 1 No of the last A CAN B × 0,0 2. **


B 56	1	en i	TPIA ECT	CR	787	X	WBL.	EK	2rii	T (X	URLL 4	A	0	UIN'X	JP S	LM	MU	al F	ik e	AD)	ži,	The section of the se		AD	OE,Q	• · · · · · · · · · · · · · · · · · · ·	77
8/23 8/55	/展刊の過程を収拾された場合で、まって、少って、インスを図りませんが 展示	a de la companya de l	5	× ×	Mond Training						TO ANGE			3	76793	AESAL	1 1 2 2 2 X		さなどろ	10/28/5	Com as the commence of the com	WAT TRONG			CARRY COLL	RESETT	2002
	8	4	И		6	ON THE BOOM COLD	0	2	2		. 0	4	6	0	1,3	0	ĺ	4	0	0	8	8	0	0	0	8	8
	i de la companya de l	Ч	Ч		5	1				0	. O)	5	3	1	8	2	12		0	4	4	0	0	10	4	4
5 6 78		4	Ц		٥	1	0			0	0	2	0	2	,0	2	2	2	0	D)	0	0	4	4
448	7	2	5	and the second second	6	\)		2	2	0	, U	4	6	0	23	0	2	0	0	٥.	2,	2	4	0	10	6	6
1368	may a semonto (f) to se	2	5_	ma wa n	5	1	f				, O	2	5	3	2	8		8.	0	20	9		4	0	1	3	3
	Table Comments	2	5		0	1	0			0		2	0	2		2		2	Q	0	3	. 3	0		10	4	4
	6	2	4		3			6.	. 6	\triangle	1	2	3.		1.	5	6	2	0	10	8	8	0	0	0	8	8
123		2	4	harmensus e	2	0	O	4		1		9	2	1	1.1		4.	7	ڻ و	4	9	3	0	0		3	3
38		2	4	eri a escilazi		0	0	2	2		,0	4	paragraph desiran	. 1.	,0	6	2	4		٥٫	mario 🌡 vocarea	7	0	0	al de la companya de la companya de la companya de la companya de la companya de la companya de la companya de La companya de la ra Franc	7	
	5	٥	5		3	0	Ken comuna	6	6	0	tul sen	ger i i i i i i i i i i i i i i i i i i i	3	0		5	0	5	0	0_	Mary Consultation of the C	5	3	0		8	8
6828		0	5	-	2	0	,0	4	4		der mer som talendaren.	9	0	L	41	1	٥		0	10			7	O	0	8	8
v		0	5			0	٥	2	2	0	,٥	4	1_	-1	10	6	۵	6	0	,0	6	6	Q	ď	0	6	6
			TO SEPTIME IN CO.			¥	Ferri ome			ÿ	Commence	, , , , , , ,	Grande Nat HC de	ers company			To the second se			Longo					<u> </u>		
						y	£			********** E	ø		Annable Marine			******			3	<u> </u>	Sec. 1 (1000)				/	il Deservation	
			 - - -			b	ylanı eri			come compa	frances in comme			y	/					fame an					L.		
						¥	Security 1			¥	Income scale		DAMAGE CO. E.				A CONTRACTOR OF THE PROPERTY O	To the second se		lamentaire				A	1		
							Laria dise			en sentenan per	Corner.			-					POSSES CORRECT		lette er en ge						
		garan a sag	AL THE PERSON			March Congress	—			- Andrewson Con-					J			Ž.,				198	J				


when on SMT . supported to Te MET - stops rout CRIT 9/A

MULTIPLY TYPE CYCLES

04 000

Drap Sign





numeric)

HOE 4-12-55

IMPORTANT TIMINGS

Ro

Set MASR to MAC I
Set MASR to MAC II (Transmit)
Set SASR to SAC
Turn on MAC I = 0 Tgr.

R3

Step MAC I (+1)
Step MAC I (+5)
Step MAC II (+1)
Step MAC II (+5)
Step SAC (+1)

Transmit

<u>A2</u>

Turn on MET
Turn on SMT

Turn on DZT
Set Add/Sub Tgr to Subtraction
Set Mem. Sign (-)
Set Mem. Sign (+)
Turn on Equal Tgr.
Turn off High Trg.

ECCI Compare

A6

Step MAC I (+1)
Step MAC I (-1)
Step SPC (+1)
Step SPC (-1)
Step SAC (+1)
Step SAC (-1)

<u>W1</u>

Set SAC to SPC
Set MAC I to MAR
Step SPC (+128)
Step SAC (+128)
Turn on Mach. Chk. Tgr.

W2

Turn on A. Tgr. Turn off A. Tgr. Turn on Rmdr. Tgr. Turn off Rmdr. Tgr. Turn on Sign Chk. Tgr. Turn on Overflow Tgr. Turn on High Tgr. Turn off High Tgr. Turn off Equal Tgr. Turn off SMT Turn off DZT Set Mpy. Reg. to CR2 Set Storage Sign (+) Set Storage Sign (-) Set Storage Sign to Memory Sign Set Storage Sign Opp. to Mem. Sign Change Storage Sign Go to Any Type Cycle End Execute

READ MEMORY TO MBR - R3

READ STORAGE TO SBR - R3

SET CRI OR CR2 = Ao (RAW)

SET CR1 OR CR2 = Wo (RW) TRANS. I

SET CR2 = Ro I/O READ REQUEST


SET RESULT REC = Wo

SCORE OF WAS


WRITE BACK IN STORAGE WAS

	_		
STORAGE SIGN ON	W2	STOR. DZT ON	AZ
OFF	W2	OFF	Wz
AUX. SFOR. SIGN ON	Wz	AUX. STOR. DZT ON	Az
OFF	Wz	OFF	Wz
MEM. SIGN ON	A2	REMAINDER TOR ON	W.
INST. RESET	Ro	OFF	Wz
Eq. 76R. ON	Az	INST. RESET	
OFF	1 1	AUX. TER I/OTYPECYCLE 2 ON	-
HI. TGR. ON	Wa	OTHER ON	
ECCI, COMPARE OFF		OFF	
OTHER OFF	1 1	INST. RESET	
*** The Control of th	W2		Ro
	= W2	INST. RESET	Az
MACH. STUP OF	1	5,74. 7.	
INST. RESET	Ro	OFF INST. RESET	_
NO WRITE RESPONSE TOR ON	Wz	mark to the Mark of the Mark o	Az
WRITE RESPONSE OF	A	INST. RESET	_
NO READ RESPONSE ON	W2		Wz
READ RESPONSE OF		OFF	Wz
INST. CHK. TGR. ON	w,	INST. RESET	Ro
OFF	WZ	READ CALL TOR ON	W2
MACH. CHK. TGR ON	W_{i}	MACH. STOP OFF	
OFF	$- w_2 $	READ DISC, OFF	
R/W CHK. TER CR2000 ON	W2	INST. RESET	Ro
R/W ERROR UN	1 Az	RESULT TO MEN TOR RA-WON	
and the second of the second o	W2	R-W ON	
PR/PUCHE, TER ON	A2		L
OF A	= W2	RESULT TO STOR. TUR R-A-WON R-W ON	
	Wz	OFF	
OFI			
SIGN CHK. TOR ON	1 -	$I \cap I$!
QF/	= W2		

7110 €	ROUTING OR STEPPING AND SEITING	CONDITIONS	REMARKS
		and the second s	
	Andreas and the second		
	, :		
7			



HOW MECHANICAL BRAIN WORKS. This diagram shows how programmers have to instruct a machine to work. The step-by-step procedure beginning at top left actually is patterned after the process of actting up a function on one of the electronic calculators. The instructor in a recent training course, found the diagram beights in explaining the procedure to class members. They enjoyed the because of the diagram as well as its instructive benefit.



Molly

DIVISION AUXILIARY TRIGGER

Type Cycle 1 -- Not Used

Type Cycle 2

- 1. Auxiliary Trigger OFF when coming from 1, normal operation.
- 2. Auxiliary Trigger ON when coming from 6; Error-quotient greater than 9.

Type Cycle 3

- 1. Auxiliary Trigger OFF when entering is normal for division; go to 4. transports 4.
- 2. Auxiliary Trigger ON when entering 3 indicates a quotient greater than 9 -- recognized in 6.
- 3. Auxiliary Trigger turned ON before leaving TC3.

Type Cycle 4

- 1. Auxiliary Trigger is ON for first character cycle in 4 -- To ignore non-numeric in units position of memory.
- 2. Auxiliary Trigger is OFF for all other character cycles in 4.
- 3. Auxiliary Trigger is ON when leaving 4.

Type Cycle 5

- 1. Auxiliary Trigger is ON for first character cycle in 5 -- To ignore non-numeric in units position in memory.
- 2. Auxiliary Trigger is OFF for all other cycles in 5.
- 3. Auxiliary Trigger is ON when leaving 5.

Type Cycle 6

- 1. Auxiliary Trigger is ON when coming from 5 to indicate no partial quotient.
- 2. Auxiliary Trigger is OFF when coming from 7 to indicate partial product. gastient
- 3. Auxiliary Trigger is OFF when leaving 6 if the divisor went an even number of times -- go to 9. (No R mdr).

- 4. Auxiliary Trigger is ON when leaving 6 if:
 - a. Previous cycle had been overdrawn -- Go to 8 and correct.
 - b. Quotient position exceeded 9 -- Go to 2 -- error.
 - c. Attempt another reduction cycle -- Go to 7.

Type Cycle 7

- 1. Auxiliary Trigger is ON for first character cycle of 7 to ignore non-numeric in units position of memory.
- 2. Auxiliary Trigger is OFF for all other character cycles of 7.

Type Cycle 8

- 1. Auxiliary Trigger is ON for first character cycle at 8 to ignore non-numeric in units position of memory.


 Anten December in the world in the content in
- 2. Auxiliary Trigger is OFF for all other character cycles of 8.

Type Cycle 9


- 1. Auxiliary Trigger is OFF when entering 9 -- turn it on and go to 5 and continue division.
- 2. Auxiliary Trigger is ON when entering 9 -- the division is complete go to 10.

Type Cycle 10 -- Not Used.

COMPARE







NAB &