System/3 Reference Summary

S229-8032-1

Second Edition (July 1978)

Comments may be addressed to IBM Corporation, GSD-CE Field Support, Department 90E, Boca Raton, FL 33432.

©Copyright International Business Machines Corporation 1974, 1978

CONTENTS

ì

Common Information	SYS
CPUs	5404/5406
	5408/5410
	5412
	5415
I/O Devices	1403
7.5 5011.055	1442
	2265
	2501
	2560
	3277/3284
	3340
	3410/3411
	3741
	5203
	5213/2222
	5424
	5444
	5445/5448
	5471
	5496/129
	DA DA
	MLTA,
Teleprocessing	T. P.
Commonly Used Parts	PARTS PARTS
•	
Programming	PROG.

SYSTEM INDEX

	Appreviations	~
	APLDSetup and Cassette Adjustment Procedure	
	Cara incuare coordinates and restage zerois in	29
_		28
		30
	Channel Condition A & B Responses	27
	CPU Basic Timings	18
	Crossorti Cabit Doure i in Econticio	26
	Cycle Steal Reference Diagram/Chart	
ì	Error Log Form Numbers	6
7	ESD Profile Test Points	
•	5404	10
	5408	11
	5410	12
	5412	13
	5415	14
	General Logic Probe	39
_	Interrupts	
ľ	Interrupts, Hardware	
,	Interrupts, Unexpected-5415	
	Logic Symbology	
	Machine Cycle Description	
	Machine Cycle (Fast I-Cycle)	19
	Microcode Attachment Checks-5412 and 5415	
		6
	Microcode and IOS Interface	20
	MST Diagnostic Probe	41
	Probe Checkout	
	Noise Scoping	9
	Oscilloscope Service Aids	7
	Phase Rotation Check	8
	Program Check (PC) Halt-5415	22
	System Control Panel	23
	System Configurations	
	5408	45
	5410	
	5412 B and C	
	5415 A	
	5445 B 0 - 4 B	40

Note: A suitable binder for this handbook may be obtained from Mechanicsburg Distribution Center by ordering Part Number 453559.

STANDARD ABBREVIATIONS

Add to Register

AAR Operand 2 Address Register

ACC

ALD Automated Logic Diagram

ALT

ALU Arithmetic Logic Unit AMP Amplifier

APL Advance Program Level

API D Alternate Program Load Device

ARM Armature

ARR Address Recall Register ASNIMT Assignment

ATCH Attachment

ATT Address Translate Table

ATTN Attention RAR

Operand 1 Address Register BCA Bit Count Appendage

RIN Binary

RM Bill of Material

RSC A Binary Synchronous Communications Adapter

BSCAR BSCA Address Register

BSCC Binary Synchronous Communications Controller

BSM Basic Storage Module

CAR Carry

CARR Carriage

CCP Communication Control Program Customer Engineer CE

CHAN Channel

Check CHK CLK Clock

CONDA Condition A

Condition B CONDB CPS Cycles Per Second

or

Characters per Second CPU Central Processing Unit

Condition Register CR CRR Condition Recall Register

CRT Cathode Ray Tube CRTAR **CRT Address Register**

CS Cycle Steal

CTRL Control

CURAR Cursor Address Register

CYC Cycle

D. Depress and Release

DA Display Adapter

DBI Data Bus-In DBO Data Bus-Out

DCF Disk Control Field

DCP Diagnostic Control Program DDCF

Disk Drive Control Field DDCR Disk Drive Control Register

DDDF Disk Drive Data Field DDDR Disk Drive Data Register

DEC Decimal

DEV Device

DFC **Dual Feed Carriage** DFCR Disk File Control Register

DFDR Disk File Data Register

D.H. Depress and Hold Until Next Non-Decision Block

STANDARD ABBREVIATIONS (continued)

DIAG Diagnostic DIG Digit SOISP Display

DPF Dual Program Feature DRAR

Data Recorder Address Register DRR Data Recall Register

DSD Disk Storage Drive EC Engineering Change

Engineering Change Announcement **ECA** ECC Error Correction and Checking

EM Emitter

οr

End-of-Message End-of-Forms FOF FΩ Equal

Field Bill of Material FRM File Control Unit FCU

FD Feed

FEALD Field Engineering Automated Logic Diagram

FEMM Field Engineering Maintenance Manual

Field Effect Transistor FET FERM Field Feature Bill of Material

FIP Fault Isolation Program FTT Fault Test

FUN Function FWD Forward

HDR High Density Buffer

HOP Hopper

IAR Instruction Address Register

Integrated Communications Adapter ICA INCR Incrementer

INDN Indication

IN.I Inject Invalid INN INICT Instructions INT Interrupt INTE Interface

1/O Input-Output IPI Initial Program Load/Program Load Key

ITC Initial Table of Contents

к Thousand Length Count

LCA Local Communications Adapter

LCD Ledger Card Device

LCP Load CPU LCR Length Count Register

LCRR Length Count Recall Register

LDA Local Display Adapter LIO Load I/O Register

LLAR Locate Line Address Register LPDAR Line Printer Data Address Register

LPIAR Line Printer Image Address Register

LPM Lines Per Minute LSR Local Storage Register

LVL Level М Meter MACH Machine

MAG

Magnet MBAR Message Buffer Address Register MES Miscellaneous Equipment Specification

MFCU Multifunction Card Unit

MIAR Microinstruction Address Register MICR Microinstruction Control Register

STANDARD ABBREVIATIONS (continued)

MLC Machine Level Control

MOSFET Metal Oxide Semiconductor Field Effect Transistor

MFCU Punch Data Address Register MPCAR MPTAR MFCU Print Data Address Register

MR Manual Routine

MRDAR MFCU Read Data Address Register

MS Main Storage

MSAR Memory Storage Address Register MST Monolithic System Technology Mag Tape Data Address Register MTDAR

NI New Line NO-OP No Operation OP Operation OVFL Overflow Register

Probe

PAIR Product Analysis Incident Report PCAR Printer Command Address Register PCH Punch

PDAR Printer Data Address Register PFR Printer Electronic Board PMR Program Mode Register

PRG Program PROC Process PS Power Supply **PSR** Program Status Register

> or Program Support Representative

PRT Printer/Print

PTY Parity

PTX Photo Varistor or Photo Transistor

Q Q-Code REA Request for Engineering Action

RECOMP Recomplement

Register or Registration REG

REL Release Remove

REM REO Request REV Reverse RD Read

RPO Request Price Quotation RTN Routine

SAR Storage Address Register

SCP Store CPU SDR Storage Data Register

or

Store Data Register (5415)

Storage Protect Register

SEL Select

SIAR SIOC Address Register SIO Start I/O Operation

SIOC Serial Input/Output Channel SLD Solid Logic Dense SLT Solid Logic Technology SMS Standard Modular System SNS Sense I/O Register SPN Spindle/Disk Drive SPR

SB System Reset

STANDARD ABBREVIATIONS (continued)

SSW Sense Switch
ST Store Register
Storage
Switch

Sense/Inhibit
TAP Timing Analysis Program

TB Terminal Block
TEMP Temporary
TF Test False
TIO Test I/O Device

Track Test

Universal Character Set

VFC Vertical Forms Control VFO Variable Frequency Oscillator

Inhibit

 XR
 Index Register

 XR1
 Index Register 1

 XR2
 Index Register 2

 XRD
 X Read

 X
 Write

 Y Read
 Y Write

SYS

SYSTEM/3 MICROCODE LEVELS

3340-5412

FA0-2	EC571689	FA0-	EC	FA0-	EC
FA6-0	EC827785	FA6-	EC	FA6-	EC
FA7-1	EC827827	FA7-	EC	FA7-	EC

3340-5415

FA0-6	EC825149	FA0-	EC	FA0-	EC
FA6-2	EC825101	FA6-	EC	FA6-	EC
FA7-2	EC825068	FA7-	EC	FA7-	EC

3344-5415

FA0-2	EC825144	FA0-	EC	FA0-	EC
FA6-2	EC825101	FA6-	EC	FA6-	EC
FA7-2	EC830242	FA7-	EC	FA7-	EC

BSCC-5415

FB0-3	EC572305	FBO-	EC	FBO-	EC

3277-5415

32773410						
FC0-2	EC824801	FC0-	EC	FC0-	EC	l

DA/I DA-5404 5408 5412 5415

DAILDAS	707,0400,0412	-,0410			
FC7-3	EC572306	FC7-	EC	FC7-	EC

MI TA-5410 5412

MILIA-341	0,5412				
FF0-2	EC577027	FF0-	EC	FFO-	EC

MLTA-5415

IVIL I A-54 I	J					
FF0-1	EC824808	FFO-	EC	FFO-	EC	

NOTE: These are latest levels as of 7-1-1978

SYSTEM/3 CPU ERROR LOG FORM NUMBERS

TYPE	FORM NUMBER
5404/06	G229-8005
5408	G229-8041
5410	G229-4075
5412-B	G229-4450
5412-C	G229-8097
5415-A/B	G229-4098
5415-C/D	G229-8091

OSCILLOSCOPE SERVICE AIDS

BABYSITTER (Single Sweep Mode)

acates the sensing of a pulse of predetermined amplitude. The trigger level is generally o % of the expected pulse amplitude.



1. To set the trigger level

CHANNEL CONTROLS

CH 1 VOLTS/DIV Determined by desired pulse amplitude NORMAL

CH 1 INPLIT GND MODE CH1

FP CONTROLS

RRIGGER

HORIZONTAL DISPLAY

A SWEEP MODE NORMAL

A & B TIME/DIV 50 mean

A-TRIGGERING

SI OPE COUPLING DC SOURCE INT

the dot to the desired trigger level on the screen with the CH 1 position control. just the TRIGGER LEVEL CONTROL to give a sweep. Reposition the dot to the base line on the screen.

2. Single sweep operation

CH 1 INPUT DC

A SWEEP MODE SINGLE SWEEP

Check trigger level by arming the scope by depressing the reset button and its green light will come on. Move the spot up and check to see that a sweep is triggered when the trace reaches the preset level. The light will be turned off by a sweep and must be reset to arm the scope.

Reset the dot to your base line, arm the scope and place the channel 1 probe on the point you wish to monitor

SHOOT THE MOON

Used to indicate the presence of a single high-speed pulse of a definite amplitude.

The calibration and setup is identical to the BABYSITTER except that the A-SWEEP MODE is NORMAL and the trace is out of focus to enable it to be easily seen.

ELAYED SWEEP



- 1. Display the desired trace with HORIZONTAL DISPLAY on A.
- 2. Set B-SWEEP MODE to B STARTS AFTER DELAY TIME.
- 3. Set HORIZONTAL DISPLAY on A INTENSIFIED DURING B

Adjust the DELAY-TIME MULTIPLIER until the intensified portion of the trace starts just before the desired pulse to be observed on the trace.

Pull DELAYED SWEEP KNOB out and adjust the B-Sweep to display only the intensified

- 5. Set a SWEEP LENGTH to B ENDS A.
- 6. Set HORIZONTAL DISPLAY to DELAYED SWEEP B
- 7. The DELAY-TIME MULTIPLIER may now also be used to analyze other pulses on the
 - If the B-trace is unstable:

a. Set B-SWEEP MODE to B TRIGGERABLE AFTER DELAY TIME

b. Adjust the B TRIGGERING CONTROLS for a steady trace with the B TRIGGER SOURCE on INT or use an EXT TRIG for B.

CHECKING PHASE ROTATION WITH AN OSCILLOSCOPE

Phase rotation can quickly and easily be checked with an oscilloscope using only one probe by using the "line" sync feature of the 453 (or equivalent) scope.

Use the following procedure:

- Attach a 10X probe to Ch1 input. Use appropriate thread adapter and high voltage probe P/N 1749249 or 1749250.
- 2. Set Ch1 input coupling to AC, Volts/div to 10.
- 3. Set Mode switch to Ch1, trigger to Ch1 only.
- Set sweep to 2ms/div. At this sweep speed each horizontal division represents approximately 40°.
- 5. Set a Sweep Mode to normal, Level to zero (0).
- 6. Slope to plus, coupling: AC, Source to LINE, Center the sweep horizontally.

Probe each of the three hot poles to find the one that gives a waveform starting on the leftmost side of the screen at the center horizontal line and going plus.

The pole giving the waveform starting at the left edge of the screen or zero degrees is the reference phase.

From the reference phase probe the next pole counterclockwise. If the positive-going waveform begins 120° after the reference phase, phase sequence is correct. If phase sequence is not correct, the waveform will not start plus until 240 degrees after the first phase.

On a correctly phased receptacle, probing each hot pole in sequence counterclockwise will easily show the 120 degree difference and correct sequence.

Note: See General C.E.M. 269 which shows the one case where the phasing may be 180 and 90 degrees rather than 120/120.

SCOPING FOR NOISE

Electrical noise on the frame or ground of data processing devices can be a source of intermittent problems. The effect that this noise has on the machine is largely determined like time or the frequency characteristic of the noise. At low frequencies, such as 60 ss, the noise is seen as common mode noise. That is, the noise causes a gradual shift the reference point (frame). The signal is referenced to DC ground. The DC ground or frame is fluctuating with respect to true ground or "0" volts potential. However, the signal is still +3 outs above frame potential.

Static or any sharp transient noise behaves quite differently. Since frequency is directly related to rise time, this noise is treated as a very high frequency disturbance. The impediture of each leg of this same circuit will appear differently to this type of noise. This can a higher voltage to appear on one leg of the circuit than the other. The resulting ential difference between input less can cause the circuit to malfunction.


In order to see the significant noise on a system ground, a special scoping technique is used. Both probes of a dual trace oscilloscope should be connected to the same point. The sensitivity of each probe input is set to the same level. Now, by inverting one channel, and adding, all low frequency "common mode" noise disappears. Both channels being "identical" has caused the lower frequency noise to phase out.

Rut both channels are not identical. The invert circuit on channel two of the scope has an itional circuit not present on channel one. The time delay in the circuit is very minute. It his small difference that prevents the very high frequency noise from being phased out. What is now displayed on the scope is only noise that can significantly effect the performance of the machine.

An energized AC power line can be scoped directly as well. The AC voltage (low frequency "common mode") does not display on the oscilloscope but any relatively high frequency noise does. Exercise extreme caution when probing AC power conductors. Use of HV probes P/N 1749249 and 1749250 is recommended.

Scoping for noise in this way should be coupled with experience and knowledge of the test gear. A coincidental failure of the machine and an observance of noise on the scope can effectively be captured with the use of an event recorder. This is often the only way of proving noise is a problem source.

ESD (5404)




Point 1 22 inches from floor center of cover

Point 2 22 inches from floor center of cover Point 3 22 inches from floor center of cover


Point 3 22 inches from floor center of cover Point 4 Center of cover on modesty skirt

Point 6 Center of attachment board


Point 7 Center of top file




ESD (5410)




ESD (5412)




ESD (5415)



CYCLE STEAL REFERENCE - PART 1





- -3741 and 3411 request an I/O cycle.
 - -3411 gets cycle request granted (04) on DBO. The 3741 must wait.
 - 4 -3411 attach, sends 5 and 7 to select "MTDAR" LSR at clock 8. This will be repeated at clock 4 and, if necessary, at clock 0 and 2 (not shown in timing chart).
 - -3741 again request an I/O cycle.
 - -3741 attach, gets cycle request granted (30) on DBO.
 - 3741 attach, sends 4 and 5 to select "DSAR" I/O LSR at clock 8 (clk 4, 0, 2 not shown).
 Note: Refer to part 2 for other devices.

CYCLE STEAL REFERENCE - PART 2

				1 677 3 10 5444/47 R/W 3.5 DEDR A4 5404, 5406, 5408, 5410, 5415						
				/ salay!	//		,	/////		
			/	\\q. id//			/	/ / /		
		/	CANG.	Circle /			/36/	/ / /		
		∕.;`	٠/،	harin Vine		/	ν°/	/.e>/		
	/	*/	<u>رە،</u>	2613/26/20/		/ net	/ . .	/, 58 8./		
	/ild	18	مهر	/3/3/		/,3/,3	S.F.F.	/ og 6.		
	/3/	∕`,∢	<i>~</i>	d/3/8/ *		/celey/ch/		NE C ZURE		
/00	or /000	80%	5%	de Cerit	/5	\$ \\ \o\	/25	p / gv		
~	dough dough	\sim	7.9	7 •	<u> </u>	DEDB CORD	~	particular and the state of the		
1 '	6/7	3	10	5444/47 R/W	10,0	J 51 511	l ~~	5404, 5406, 5408, 5410, 5415		
2	6/7	4	08	5445	3,7	DDDR	C4			
١.		١.	l		4,5	DDCR	C6	5415		
2	6/7	4	08	5445	3,6	DDCR	C6			
		١.			5,6	DDDR	C4	5410		
2	6/7	4	08	5448 R/W	3,5	DDDR	C4	5408, 5410		
3	6/7	5	04	3410/11	5,7	MTAR	64	5415		
.3	6/7	5	04	5203 (5213 on	4,6	LPIAR	E4	5408, 5410, 5412 PCAR E6 5404, 5406		
١.	6/7			Mod. 4/6	5,6	LPDAR	E6	PDAR E4		
1 4	6/7	6	02	SIOC	3,4	SIAR	34	5415		
4		1 -			4,6	SIAR		5412		
5	6/7	6	02	SIOC	4,5	SIAR	34	5404, 5406, 5408, 5410		
1	6/7			3410/11	5,7	MTDAR	64	5408, 5410, 5412		
6 7	4/5 4/5	3	90 88	BSCA-1 2560 PCH	3,7	BSCAR-1	84 F6	5404, 5406, 5408, 5410, 5412, 5415 5415		
1 ′	4/5	1	88	2560 PCH RD	5,7	MPCAR	F5	5415		
١,	4/5		88	2560 PRT	6,7	MRDAR	F4	5415		
,		4			4.7	MPTAR		5415		
1 ,	4/5	4	88 88	2560 PCH 2560 PRT	5,7	MPCAR	F6 F4	5415 5415		
1 ,	4/5	4	88	5424 PCH RD	4,7 5,7	MPCAR	F6	5410, 5412, 5415		
1 ′	4/5	1	00	5424 FCH ND		MRDAR	F5	5410, 5412, 5415		
8	4/5	5	84	2501	6,7 3,5	CRAR	3C	5415		
8	4/5	5	84	2501	5,6	CRAR	3C	5412		
9	4/5	6	82	BSCC	4,7	CAR - 1	24	5415		
1 "	4/3	١	02	bacc	5,6	CAR - 2		1 34.5		
9	4/5	6	82	MLTA	4,6	SAB	2B	5410, 5412, 5415		
10	4/5	7	81	BSCA-2/ICA	3,7	BSCAR-2	8C	5408, 5410, 5412, 5415		
10	4/5	,	81	DA/LDA	3,6	CAR	8C	5408, 5412, 5415		
10	4/5	7	81	DA	5,7	CAR	8C	5404		
11	2/3	3	50	1442	4,7	MPCAR	54	5410, 5412, 5415		
12	2/3	4	48	5424 PRT.	4,7	MPTAR	F4	5410, 5412, 5415		
12	2/3	4	48	129/5496	5,7	DRAR	FO	5406		
13	2/3	5	44	2265	3,6	CRTAR	90	5406		
14	2/3	6	42	CUST, SYS	1					
15	2/3	7	41	3340/44	3,7	DDDR	C4			
1	1		1		4,5	DDCR	C6	5415		
15	2/3	7	41	3340	3,4	DDCR	C6			
					3,7	DDDR	C4	5412		
16	0/1	3	30	3741	4,5	DSAR	44	5408, 5410, 5412, 5415		
17	0/1	4	28	1403	4,6	LPIAR	E4	5408, 5410, 5412, 5415		
1	1	1	ĺ		5,6	LPDAR	E6			
18	0/1	5	24	3277/84	6,7	CRTAR	18	5415		
19	0/1	6	22	5448 SEEK	3,4	DDCR	C6	5408, 5410		
20	0/1	7	21	5444/47 SEEK	3,4	DRCR	A6	5404, 5406, 5408, 5410, 5415		

16 – SYS


MACHINE CYCLE DESCRIPTION

- IOp = Op-code moved from storage to op-code register.
 - = Q-code moved from storage to Q-register.
 - Third instruction cycle when instruction uses no addresses.
 Establishes first operand address in BAR when first operand is indirectly addressed.
- IH1 = Establishes high-order byte of first operand in high-order byte of BAR when first operand is directly addressed.
- IL 1 = Establishes low-order byte of first operand in the low-order byte of BAR when first operand is directly addressed.
 - = Establishes second operand address in the AAR when the second operand is indirectly addressed.
 = Establishes the high-order byte of second operand in the
- AAR when the second operand is directly addressed.

 IL2 = Establishes the low-order byte of second operand in the
 - AAR when the second operand is directly addressed.
- EA = Moves a byte of the second operand from storage, operates on it and returns it to storage.
- EB = Moves a byte of the first operand from storage, operates on it and returns it to storage.
- Transfers one or two bytes of data to or from an I/O attachment or device.

.n >.c

CPU BASIC TIMINGS



INSTRUCTION CYCLES (FAST I-CYCLE)

all instructions are executed at fast I-cycle speed. Certain instruction types require norprocessing speed.


These operations that require normal processing speed include:

- I/O and Halt instructions
- . The last cycle of a 3- or 5-byte instruction

Certain time dependent diagnostic programs

Cycles during which program checks occur

The following instruction cycle diagram shows the I-cycle, dummy half cycle, and machine cycle relationship for all instruction types.



MICROCODE AND IOS INTERFACE

As I/O devices have become faster and more sophisticated, microcode has come into widespread use as a communication interface between system programming and I/O devices. The major impact from a microcode failure is the inability of IOS to communicate with the device.

(Example of 3340 microcode and corresponding disk IOS.)

When device errors occur, IOS can retry the operation and assuming successful completion, continue on. When an adapter check occurs, IOS can force a reload of the microcode (soft-IPL) and continue on. If the error persists after three retrys, IOS will cause a branch to a X*00* OP Code and force a process check. This will result in a red light indication and the interrupt Level 7 light on the console.

HARDWARE INTERRUPTS

Unexpected hardware interrupts on the System/3 Model 15 can also cause system symptoms that appear to be software failures. At system generation time a table is built for every device on the system. Each table contains numerous elements which can represent a function for the device to perform at execution time, when a function is requested of the device, the element is plugged with the address of the requesting task and the address of the active IOB (Input/Output Block). The requesting task may be a user program or the system itself. The IOB contains a description of the function to be performed. When the SIO is given to the device, the IOB is put in the wait state. When the OP END interrupt is received from the device, the active IOB is posted complete if the operation was successful.

In the case of the unexpected interrupt, no information has been plugged into the table element. Upon receiving the interrupt, the interrupt handler determines the device type and goes to the appropriate table to get the task and IOB information. System programming will check for a valid IOB address and, if none is present, will force a processor check. The PSR can determine the device that caused the unexpected interrupt.

INTERRUPTS

Interrupt poll (clock 5, 6, 7) goes

Interrupts, if enabled in an attachment (mod 12C/15 – current PMR must not have int. mask of occur following "interrupt poil". If more than one device responds, the priority latches for them. Then the highest priority interrupt occurs followed by any others. A high ry interrupt can "interrupt" a lower priority that is in process (mod 12C/15 use P.M.R. mask to prevent this if wanted). When this happens, the low priority will continue when the high priority finishes.

	INTERN	T TABLE	last cycle of any C.P.U. instruction (10 cycles).)
Priority High	Interrupt Level/	Function	CIK. 5 CIK. 8	
to Low	081 Bit			i i
1	7 (no DBI)	7 (no DBI) Prog. ck (15 only)	Prog. check (mod 15) 7	int level
2	9	Timer/URR (15 only)	(15 only)	IAR/ARR
3	4	SIOC		★ and PMR
4	3	MLTA/BSCC		(mod 12C/15)
2	2	BSCA/DA/LCA/ICA		and lights
9	2	Op - end (15 only)	5 (15 only) 5 38 5	on console
7		Console	DBI 1 35-18	
80	0 (no DBI)	Dual. prog (8, 10, 12)	2 2 2 8	
		supervisor (15)	51-18	
A/N	None	Main, prog. level	Int. push butt. (8, 10, 12)	
			Cmd CPU inst (15)	

Some SYS/3 CPU's (other than 5415) have "OP-END INTERRUPT" circuits in certain attachments. "OP-END INTERRUPTS" (lev. 5) never actually occur but INTERRUPT PENDING can be tested with TIO/Sense and "ENABLED/DISABLED" with SIO. 3340 on 5412 is one example Note:

SYS - 21

CPU ERROR HANDLING

The information below describes several common types of error conditions and how the software handles them:

1. UNEXPECTED INTERRUPTS - 5415

When an "IOB" (I/O command to a device) is initiated the device performs it's function and then causes an OP-END INTERRUPT which the "IOB" expected. If a device or attachment check occurs, it causes a pre-mature OP-END INTERRUPT but since the error can be explained the software simply posts a message (one exception is when the 3340 gets an attach, check; see STEP 3-B). However, if an "IOB" has not been activated for a device and that device OP-END INTERRUPTS, the software forces a "00" INV. OP, process check. The console lights show "INT LEV, 4, 2, 1 (7)" and memory location X'0102-0103" has XX11 11XX XXIX XXXX. The CPU error log sheet should be filled out, memory location X'010010] orlipf recorded and a memory dump taken (if 3340 attach, caused the proc. ck., a CEFE dump can't be taken—use stand alone dump). A "PSR" can now analize this information to determine the cause

2. PROGRAM CHECK HALT - 5415

The "PC" stick light halt has been changed on later program releases. An INV. OP (FF) process check, forced by software, will occur instead of "PC" halt.

3 MICROCODE ATTACHMENT CHECKS - 5412 and 5415

If an error occurs in a microcode driven attachment the microcode is reloaded. The table below shows various attachments and how they handle re-load.

DEV	/ICE	MICRO CODE RE-LOAD TRIES	RESULT IF UNSUCCESSFUL
A)	3340/5412	3	1 – halt
B)	3340/5415	3	INV. OP (00) process check (see step 1)
C)	3277/5415	4	Ld or 5E halt
D)	DA/5404, 5408,		
	5412, 5415	1	Y6BL halt
E)	BSCC/5415	4	Y6N0 halt

CONSOLE DISPLAY PANEL

(rip imber	System/3 Model	Identification	Information Displayed
,	All	SAR HI/SAR LO	Contents of storage address register (on Model 12C and Model 15, SAR DISPLAY toggle switch must be set at SAR)
	Ali	LSR HI/LSR LO	Contents of register selected by setting of LSR DISPLAY SELECTOR switch
L	All	OP REG	Contents of the op register
R	All	Q-REG	Contents of the Q-register
L	All	B-REG	Contents of the B-register
R	All	ALU CTL	The state of the following ALC controls: DIG CAR (digital carry) DIC (decimal) RECOMP (recomplement) ADD (addition) SEB (subtraction) TEM CAR (remporary carry) AND (dopical and) OR (dispical or)
L	Ali	A-REG	Contents of the A-register
R	All	ALU OUT ,	Output of the ALU
iL.	8, 10, 12B	Reserved	
	12C, 15	ATT	Contents of ATT (The ATT displayed is the active ATT register unless the alter- display ATT function is being used, in which case the addressed ATT register is displayed. An ATT is always selected and displayed here regardless of whether the contents are being used.)
6R	All	COND REG	The contents of the condition register are displayed as follows: BIN OV1 inbinary overflow) TI test fake) DECOV1 (decimal overflow) HI (high) LO (low) FO (regual)
7L	All	CS ASNMT	Cycle steal assignment is displayed as it is presented to the I/O devices on the I/O interface.
7R	8, 10, 12B	INT LEV	Interrupt level, indicating which I/O device is interrupting the program. Level is displayed as a binary encoded value. Interrupt level 0 is indicated as no light in any of the 3 interrupt level code bits and the INTERRUPT CYCLE light on.
	12C	PMR/INT	Program mode register (PMR) and interrupt level. The PMR displayed is the active PMR unless the alter/display EMR function is being used, in which case the addressed PMR is displayed.
		}	Interrupt levels are indicated as follows:
		1	Interrupt Level Indicators On
			0 INT LEV 1 INT 1 2 INT 2 3 INT 3 4 INT 4


CONSOLE DISPLAY PANEL (continued)

Strip Number	System/3 Model	Identification	Information Displayed
	15	PMR/INT (Models A and B) PMR (Models C and D)	Program mode register (PMR) contents and binary encoded interrupt level. The PMR displayed is the active PMR unless the alter/display PMR function is being used, in which case the addressed PMR is displayed.
			Interrupt level is displayed as a binary encoded value. Inter- rupt 0 is indicated by no light in all 3 interrupt level code bits and the INT. LIV light on: (Oh Models C and Doily, the binary value displayed on the INT. LINT. 2, and INT. 4. lights below the MACHINI. CYCLIS lights serve as the interrupt level code bits.)
8	8, 10, 12B	PROC CHK	The processor checks are displayed as follows:
			I/O LSR: I/O attachment made an LSR selection error. If USR F1 or LSR i 2 x not on, the LSR is associated with the 1403, 1442, 5203, or 5424.
			LSR F1: The output from the 3340, 3741 (IPL), or BSCA-1 LSR contained a parity error.
			LSR F2: The output from an LSR associated with an I/O device is not listed for LSR F1.
			LSR H1: High-order (leftmost byte) of LSR output has parity error.
			LSR LO: Low-order (rightmost) byte of LSR output has parity error.
			SAR HI: High-order (leftmost) byte of storage address register has parity error.
			SAR LO: Low-order (rightmost) byte of storage address register has parity error.
			INV ADDR: Storage address register contains address that exceeds installed storage capacity.
			SDR: Storage data register has incorrect parity.
			CAR: Carry from ALU is wrong.
			CPU DBO: Processor tried to send data with incorrect parity to an I/O device.
			OP/Q. Incorrect parity in op-code register or Q-register.
			INV OP: Invalid op code in op-code register
			CHAN DBO: CPU sent data with correct parity to I/O device, but I/O device received data with incorrect parity.
			INV Q: Invalid Q-byte in the Q-register.
			DBI: CUP received data containing incorrect parity from an I/O device.
			A/B: A or B register has incorrect parity.
			ALU: ALU output has incorrect parity.
Ì	12C, 15	PROC CHK	The processor checks are displayed as follows:
			I/O LSR: Selection of an LSR by an I/O device was not performed correctly.
			LSR: Parity is incorrect on the output of the LSR.


CONSOLE DISPLAY PANEL (continued)

Strip Number	System/3 Model	Identification	Information Displayed
6	12C, 15	PROC CHK (continued)	SAR ATT: Parity is incorrect in the storage address register or in the ATT register located in the processing unit.
			MSAR: Parity is incorrect at the memory end of the storage address lines.
		1	INV ADDR: The MSAR contains an invalid address; that is, the storage address exceeds the system storage size.
			STOR PROT: An attempt was made to read or write into a protected address (Model 15 only).
_			SDBI: Parity is incorrect at input to storage.
	1	ļ	SDBO: Uncorrectable data error at output of storage.
			CAR: Carry out of the ALU is incorrect.
			DBI: Parity is incorrect on the processing unit end of the data bus in coming from the I/O devices.
j			A/B: Parity is incorrect in the A-register or B-register.
			ALU: ALU output has incorrect parity (Model 12C only).
			CPU DBO: Parity is incorrect on the processing unit end of the data bus out going to the I/O devices.
7			OP/Q: Parity is incorrect in the op-register or Q-register.
			PRIV OP: An attempt was made to execute a privileged opera- tion while in nonpriviledged mode (Model 15 only).
	1		INV OP: An invalid op code exists in the op-register.
			CHAN DBO: Parity is incorrect on the I/O device end of the data bus out coming from the processing unit.
			INV Q: An invalid Q-byte is present in an I/O instruction.
			If both this light and the PRIV OP light are on, the check is caused by a privileged op detected during I-Q cycle. If this light is on and the PRIV OP is off, the check is caused by an invalid O-byte in an I/O instruction.

I/O CHANNEL CONDITION A & B RESPONSES



CARD PIN AND VOLTAGE LOCATIONS




*Internally Generated

Ref volts may or may not be present on pin depending on card type.


CARD MODULE COORDINATES AND VOLTAGE LEVELS


MST CARD LAYOUT




VOLTAGE RANGE UP DOWN V - VTL +2 TO +55.5V 0 TO .8V E - EIA +3 TO +15V -3 TO ·15V

MST/SLD Voltage Levels






E Level
SLD-700 Voltage Levels -1.0V Maximum down



LOGIC SYMBOLOGY

Polarity is indicated by a wedge () or no wedge.



Active level is the line level that conforms to the edge of block character for that line.



AND

The output of the AND is active when all of the inputs are active.



OR

The output of the OR is active when one or more of its inputs are active.



ODD COUNT

This is a device whose output will be active when an odd number (1-3-5-7, etc) of its inputs are active.



EVEN COUNT

This is a device whose output will be active when an even number (0·2·4·6, etc) of its inputs are active.



OSCILLATOR

This is a device which produces a uniform repetitive output either continuously or during the application of an input signal of the polarity indicated. It is desirable to show the frequency in the block.



LOGIC SYMBOLOGY (continued)


AMPLIFIER

This is a device whose fundamental purpose is to provide adequate driving energy and appropriate impedance matching to other devices. Its output will be active when its input is active. An AMPLIFIER has only one logic input.




DOT OR and DOT AND

Basic function whose outputs are connected externally so that the connection performs an AND or OR operation (dot AND, dot OR) shall be identified by having an additional A or OR placed in the block to the right of the primary block function symbol.




EXCLUSIVE OR

The output of an EXCLUSIVE OR will be active when one and only one of its inputs is active.



FLIP FLOP

This is a device which has two stable states. One of these is called the 1 state or set state; the other is the 0 state or reset state. In the set state, the outputs assume their indicated polarities. In the reset, or 0 state, the outputs assume polarities opposite those indicated.



LOGIC SYMBOLOGY (continued)

FLIP FLOP (continued)

Operation

- (a) Application of a signal of indicated polarity to the S or set line will cause the outputs of the block to assume their indicated polarities.
- (b) Application of a signal of indicated polarity to the R or reset line will cause the outputs to assume polarities opposite to those indicated.
- (c) Application of a signal of indicated polarity to input line T, or to both the J and K inputs simultaneously, will change the state of the FLIP FLOP (complement the FLIP FLOP).
- (d) Application of simultaneous S and R inputs will cause the outputs to go to opposite polarities.

BLOCK CHARACTERS

*	
С	CONTROL LINE OF PH
CD	CONTROLLED DATA LINE OF PH
J	COMPLEMENT SET
K	COMPLEMENT RESET
R	RESET LINE
S	SET LINE
Т	COMPLEMENT LINE. SEE FLIP FLOP
U	UNLOADED OUTPUT
X	NON LOGICAL LINE (BIAS)
•	INDICATED OFF BOARD CONNECTION
	OR LABELED LOAD RESISTOR


FLIP FLOP LATCH or FLIP LATCH

The definition of this device is the same as that given for FLIP FLOP except that simultaneous application of signals of indicated polarity at the S input and the R input will cause the 1 output and 0 output to both go to the negative polarity or both go to the positive polarity (depending upon the characteristics of the particular circuit type) for the duration of such simultaneous input application. Complement input is not applicable to this block.



POLARITY HOLD

This is a device whose output will be active whenever the data line and the control line are active. When the control input is caused to go to opposite polarity to that indicated, the output will hold to whatever polarity is possesses at that moment.



LOGIC SYMBOLOGY (continued)

SPECIAL

A SPECIAL block will have its function adequately described by wording on the diagram page.



LIMITER

This is a device that limits one or both extremes of a waveform to a predetermined level without distortion of the remaining waveform.



SIGNAL MODE CONVERTER

This is a device that provides the necessary conversion or translation between signal lines having different signal reference values—current mode to voltage mode, voltage mode to voltage mode, etc.




INVERTER

This is a device whose output is in the more positive condition as a result of its input being in the more negative condition and vice versa.




SINGLESHOT

This is a device whose output will change for a specified time to the indicated polarity upon the application of an input signal of the indicated polarity.



TIME DELAY

This is a device whose primary function is the time delay of a signal without distortion of the signal.



FUNCTIONAL LOGIC SYMBOLOGY

The Functional Logic Blocks used in System/3 ALDs consist of selectors, registers, decodes, TX, and MREGs.


LECTOR

The selector consists of:

- a. Two or more ORs having common input or output gating.
- b. Two or more ANDs having common input or output gating.

 A combination of a and b.

AMPLE







REGISTER

The register consists of associated storage elements, such as FF, FL, PH, with common reset or control lines. Common gating may be included.

EXAMPLE







FUNCTIONAL LOGIC SYMBOLOGY (continued)

DECODE

The decode block contains inputs and outputs which are assigned numeric values. An output line is active when its numeric value is equal to the sum of the values of all active input lines. When all input lines are inactive, the output sum is zero.



Character modifiers are characters (alpha and symbol) printed around the blocks. These define the block's specific operation.



The load for an unloaded output can be found by tracing the net to its termination. The load will be specified by an * on the line and noted on the bottom of the FEALD page.


^{*}The module pin will not appear when the line connects to a board pin.

FUNCTIONAL LOGIC SYMBOLOGY (continued)

DELAY

selay block will be generated by the FEALD program when two or mroe circuit elements, ded primarily for delay purposes, are removed.


EXAMPLE



MATRIX

A matrix relates to an addressing scheme where two or more groups of lines are used for addressing. A combination of one active line in each group will select a specific storage position.

EXAMPLE




The input lines are arranged in groups. One active line in each group will give one active output.

FUNCTIONAL LOGIC SYMBOLOGY (continued)


MULTIPLE REGISTERS (MREG)


Multiple registers (MREG) symbolize many registers which have common data and common input/output gating. The gates are shown as address lines (AQ, A1, etc).



The multiple register symbol can be used to represent ROS, LSR, SDR, and monolithic memories. The unscopable address lines are "bundled" and shown as one line from the address decoder to the MREG. In the example the MTX addresses 3-bit words. The $\frac{00}{19}$ depicts the address range 000 through 19.

Writing into the storage unit requires an address line and the control line to become active. Reading from the storage unit requires an address line only.





Specifications:

- 1. Size 6" long, 2\%" wide, and 1\%" deep
- 2. Technology SLT, SLD, TTL (VTL), FET, MST-1, 2, and 4
- 3. Built-in latch
- 4. Up and down indicators
- 5. Two gating pins
- 6. Will detect a 5 nsec pulse for MST and a 6 nsec pulse for VTL, SLD, SLT, FET

Switches:

- 1. Three-position Select the technology you are using.
 - Multi Used with SLT, SLD, VTL, and FET
 - MST-2/4 Self-explanatory - MST-1 · Self-explanatory
- 2. Latch
- Up · Up level set
 - ~ None Latch not used
 - Down Down level set

. Gating - Plus and minus gating pins are provided. The gate reference switch is used along with these two pins for gating the probe. When gating is to be used with the probe, the indicators are inhibited until the gate signal is present with the probe input signal.

- 4. Gate Ref Select correct gate level for the technology you are using.
 - ~ +1.4V For VTL, SLT, SLD
 - Gnd · For MST -2/4
 - -1.3V For MST-1

5. Up and down indicator lights:

Up Down Range
On Off +2.0V to +60.0V
Off On +0.8V to -60.0V
Off Off +0.8V to +2.0V

Pulsing Signals - Depending on the frequency of the signal, either the up or down indicato will be on alternately, or both indicators will be lit at the same time.

- 6. Input Probe tip (P/N 5500901) is required for VTL. Ground lead (P/N 5500900) is also required as the input signal is independent of the power supply.
- Probe Power Can be connected to any dc voltage source in the range of 4V to 12V. The black lead must be connected to the negative potential and the red lead to the positive potential.
- 8. Probe Support Hook Should be hooked on the gate when probing.
- 9. Probe P/N 453212

MST DIAGNOSTIC PRORE

CE Diagnostic Probe — The CE Diagnostic Probe is designed as a substitute for the scope in the normal diagnostic techniques.

The Diagnostic Probe has two probe tips. One is for probing MST-1 signals and the other for SLD (SLT) 100/700 signals. Only one tip at a time is used. This tip slips over the signal pin of interest and supports the probe.

Two lamps are provided to indicate the status of the line being probed. If the line has an up level the "UP" indicator will be on. A down level will cause the "DOWN" indicator to light. A pulse will be shown as a flash of one of the lights (depending on the polarity). A series of pulses is indicated by both lamps on, or on alternately, depending on the frequency of the pulses.

Each indicator lamp has its own sampling circuits and operates independently of the other lamp. Thus pilese will be detected and displayed by the probe. If a line is active, when probed, the appropriate indicator will be turned on for approximately 75 msec. After this time the indicator will go off and the line will immediately be sampled again. If it is still active the lamp will be turned on for another 75 msec, otherwise it will stay off until the line again becomes active.

The probe is powered by —4vdc and ground, through a 42-inch power cable. The end of the cable has a 4-pin socket which plugs onto the power cross-over connectors on the MST boards, or at other similar locations where —4V and ground have been provided in the proper pin configuration. Always keep the side of the power plug labeled "UP" in the up direction.

Additionally, the probe has two MST gates for "syncing" purposes. When a jumper wire is connected from one of these gates to an MST signal pin, operation of the indicator lamp is inhibited (both lights off) until the correct polarity signal is received by the gate. The ""gate requires an up MST level to start sampling and the "-" gate is contingent upon an MST down level. The gates work for MST only. However, an SLD signal at the SLD probe tip may be gated with an MST signal at the gate.

The following are specifications pertinent to the probe. "In between levels" are not defined and will vary from probe to probe.

A. MST Specifications for MST Probe Tip -

UP LEVEL: -0.55V to -0.98V DOWN LEVEL: -1.52V to -2 18V PROTECTION: +24vdc to -30vdc RESPONSE: 30 nanosecond nulse width INHIBIT RANGE: -0 Syde +24vdc. to -3.98vdc to -30vdc, and on open pins.

B. SLD Specifications for SLD Probe Tip -

UP LEVEL: +2.7vdc to +60vdc DOWN LEVEL: +0.45vdc -.01vdc to PROTECTION: -12vdc +60vdc to RESPONSE: 200 nsec (worse case) pulse width INHIBIT RANGE: -3.0V to -12.0V and on open pins.

MST DIAGNOSTIC PROBE (continued)

C. Specifications for MST Gates -

1) "+" GATE:

ACTIVE RANGE: -1.01V to -0.613V -4.48V INHIBIT RANGE: -1.55V to

2) "-" GATE:

ACTIVE RANGE: -1.55V to -4.48V

INHIBIT RANGE: -0.613V to -1.01V

3) PROTECTION: -4vdc to +6vdc

4) RESPONSE: SAME AS MST

D. POWER REQUIREMENTS:

-4vdc +OR -12% at 265 MA (MAX)

E. POWER DISSIPATION:

1.95 Watts (WORSE CASE)

(Field Replaceable).


F. LAMPS:

2 Each - PN 454612

G. TIPS:

2 Each - PN 453163

DIAGNOSTIC PROBE CHECKOUT



MST - Probe	MST - Gate	Expected Conditio
J05 (Clock Pulse)	None	Both lights on
J05 (+ During Gate)	M12 M12 + Gate	Up light only on
J07 (- During Gate)	M12 + Gate	Down light only or
J07 (- During Gate)	D13)	Down light only or
J05 (+ During Gate)	D13 - Gate	Up light only on


SLD PROBE CHECK

Any D08 pin Down light only
Any +6V laminar bus Up light only

\$ 200 00

ALTERNATE PROGRAM LOAD DEVICE

The Alternate Program Load Device (APLD) is a cassette tape recorder that serves as an alternate input device. It is used to load diagnostics when they are unavailable from the normal input device due to a malfunction, and it is used to update diagnostic programs that are disk resident.



INTERFACE CIRCUITS

The APLD interface card contains pulse shaping circuitry only. Error detection, tape speed synchronization, noise elimination, signal detection, data separation and deserialization functions are all performed by the tape loader program.

The interface circuits are contained on a single wide 2-high MST-1 card. The function of the interface circuits is to convert the tape audio signals to machine readable MST-1 levels. They consist of:

- 1. 60 Hz noise filter
- 2. Comparator
- 3. Shaper
- 4. Level Converter
- 5. Polarity Hold Latch

The read signal is first filtered to eliminate 60 Hz noise. It is then compared to a reference voltage, and a signal is generated at the comparator output when a positive input signal swing is detected. The generated comparator signal is shaped to the write signal pulse width via a single shot shaper and then converted in the level converter to the desired logic level. The output of the level converter goes to a polarity hold latch which is conditioned during clock 2 of each CPU cycle. The output of the polarity hold latch is OR'ed with a printer attachment 'busy' signal.


During a read data sample, the 'busy' condition is tested by performing a Test I/O. When 'busy' is present during the sample, a binary 1 is placed in core. When not present during the sample, a binary 0 is placed in core.

APLD SETUP

- 1. Connect the 7.5 volt ac adapter from the ac adapter socket to a 115v ac outlet.
- Connect the shielded audio cable from the cassette output socket to the input jack. Note: When the audio cable is plugged into the cassette output socket, the cassette speaker is disabled.
- 3. The volume control setting should be approximately 6.

CASSETTE ADJUSTMENT PROCEDURE


When using the cassette as an APLD or to update diagnostics, use the following procedure to adjust the volume on the Norelco Recorder. Connect your CE meter across the output of the recorder and adjust for 1.5 volts AC while reading data. Repeat this procedure for Side B.



Note: Solid lines indicate required features or devices. Dashed lines indicate features and devices are available, but not required.

¹The BSCA can be equipped with an EIA Local Attachment Feature that allows a BSC device (such as the IBM 3270 Information Display System) residing in the local DP room to be attached directly to the BSCA without a data set or modem.

²3410/3411 and ICA cannot both be installed on the same system.



¹If IBM programming support is used, configurations without the 5424 must include both a 1442 and a 5444, and *no* 5475.


²If IBM System/3 disk system programming support is being used, at least one 5444 is required.

³Usually not used in the United States.


⁴IBM programming systems for a disk-oriented system require a minimum of 12,288 bytes of storage to ensure systems availability.

⁵The BSCA can be equipped with an EIA Local Attachment Feature that allows a BSC device (such as the IBM 3270 Information Display System) residing in the local DP room to be attached directly to the BSCA without a data set or modem.

DEVICES AVAILABLE FOR SYSTEM/3 MODEL 12




¹The BSCA can be equipped with an EIA Local Attachment Feature that allows a BSC device (such as the IBM 3270 Information Display System) residing in the local DP room to be attached directly to the BSCA without a data set or modem.



¹¹BM 5424 required with this unit if IBM programming support is used.


²The BSCA can be equipped with an EIA Local Attachment Feature that allows a BSC device (such as the IBM 3270 Information Display System) residing in the local DP room to be attached directly to the BSCA without a data set or modem.



¹IBM 5424 required with this unit if IBM programming support is used.

²The BSCA can be equipped with an EIA Local Attachment Feature that allows a BSC device (such as the IBM 3270 Information Display System) residing in the local DP room to be attached directly to the BSCA without a data set or modem.


³The IBM 3344-B2 is available on Models D19 through D24 only.





5404 5406


5404/5406 INDEX

BSM Addressing-5406						 						,				. :	26
BSM XY Lines-5406																. :	28
CE Console Switches																	15
Channel Cabling-5404									 					,	,		7
CPU Boards and Power Supplies-540	4.								 								5
CPU Boards and Power Supplies-540	6.								 								6
Data Flow Diagram-5404 . :																	3
Data Flow Diagram - 5406									 								4
Halt Identifiers																	14
I/O Attention Lights																	23
I/O Check Light																	22
Load DCP																	25
Operator Console Switches					 												20
Power On/Off Sequence-5404					 												9
Power On/Off Sequence-5406					 												11
Processor Checks					 												12
Processor Check Error Priority					 			. ,									13
Single Cycle System Reset and Manua	ı R	ou	tin	е							, .						29
Suns Check EAM/5213.3																	30











5404 I/O INTERFACE - Channel Cabling

This diagram shows the channel cable connection within the CPU.






Note 1: FOR 50 HZ MACHINES, AC TO CPU BLOWERS COMES UP WITH K2 CONTACTOR




ဖွဝ


5408/5410 INDEX

Board Locations—5408	1
BSM Addressing-5410	7
annel Cabling-5408	5
nnel Cabling-5410	6
onsole Lights/Switches	8
Data Flow-5408	3
Data Flow, Memory—5408	4
Data Flow-5410	5
Halt Identifiers	15
Local Store Registers	6
cations-5410 1	3
ST Tie-up/LSR Display Data	25
Power On/Off Sequence-5408	7
Power On/Off Sequence-5410	9
Power and Thermal Check Indications	0
Process Check Error Priority	0
Service Aids	21




5408 MEMORY DATA FLOW







This page intentionally left blank.




SAR Bits		Byte (9- lout Adi		Binary	Decode/Remarks
15	8K	16K	24K	1	X-Lo Order
14	В	В	or	2	
13	Y	Y	32K	4	
12	T	т	В	8	X-Hi Order
11	Ε	E	Y	16	
10			T	32	
9	В	В	E	64	Y-Lo Order
8	S	S		128	
7	M	м	В	256	
6			S	512	Y-Hi Order
5		ĺ	м	1024	
4		i		2048	
3		i		4096	
2				8192	Byte Control
1				16384	
0				32768	


5410 BSM ADDRESSING (continued)







LOCATIONS-5408 Board Locations



*ICA is mutually exclusive with Local Display Adapter and/or 3410/11 tape.

^{**}SIOC and 5448 are mutually exclusive.


5406 POWER SEQUENCING

Power sequencing is controlled by the 24 Vdc control voltage. The power supplies come on in the following order:

1. -4V logic voltage
2. +6 Vdc logic voltage


-30 Vdc storage supply
 +24 Vdc supply

Power On Sequence



Note: +24 Volt control voltage is on whenever the main line switch is on.

Note 1: For machines with printed circuit board sequence panel, the delay of -30V is approximately 500 ms.



Note: +24 volt control voltage is on whenever main line switch is on.

PROCESSOR CHECKS

I/O LSR	Indicates selection of an LSR by an I/O device was not performed correctly.
LSR F1	Parity is incorrect on the output of the LSR Feature 1.
LSR F2	Parity is incorrect on the output of the LSR Feature 2.
LSR HI	Parity is incorrect on the output of the LSR high.
LSR LO	Parity is incorrect on the output of the basic LSR low.
SAR HI	Parity is incorrect in the Storage Address Register high.
SAR LO	Parity is incorrect in the Storage Address Register line.
INV ADDR	Indicates that the SAR contains an invalid address.
SDR	Parity is incorrect in the Storage Data Register.
CAR	Indicates the carry out of the ALU is incorrect.
A/B	Indicates the A or B-register has incorrect parity.
ALU	Indicates the output of the ALU has incorrect parity.
DBI	Parity is incorrect on the CPU end of the Data Bus-In.
CPU DBO	Parity is incorrect on the CPU end of the Data Bus-Out.
OP/Q	Parity is incorrect in the OP register or Q-register.
INV OP	Indicates an invalid OP code in the OP register.
CHAN DBO	Parity is incorrect on the I/O device end of the Data Bus-Out.
INV Q	Indicates an invalid Q-byte is present in an I/O instruction.

I/O ATTENTION LIGHTS

When any of the following lights are on, it indicates that the corresponding I/O device has been issued a start I/O instruction and it is not ready to operate. A not ready condition can be caused by power not being on or by some condition involving the paper or cards to be handled by the I/O device. The I/O attention indicators are SIOC, BSCA ATTN, LCD, CRT, DATA RCRDR, PRINTER, DISK DRIVE 1, and DISK DRIVE 2.

Recovery - Operator must determine cause of indication, rectify the cause and return device to the READY status.

Note: Refer to individual devices for 'normal' definition, recovery and/or restart procedures for that device.

UNIT CHECK


Testable Indicators

Unit check handling of testable indicators are controlled by software.

Restart procedures are conveyed to the operator via programmed HALT operation, HALT IDENTIFIERs displayed on the console and recovery/restart procedure listings.

В	Gate	Hinge	А	Gate
*5448/5445 File	A1 Cust Sys	Operator Console	B1 1403 5203 PTR	A1 SIOC
B2 3411	A2 BSCA		B2 5471 5475 CPU	A2 5444 File
B3 MLTA	BSCA 2		B3 CPU	A3 5424 MFCU
B4 MLTA	Α4		B4 Core 8-16K or 8-32K	A4 Core 24-32K or 48-64K
Admir Admi	Front	View With Gat	es onen	

Front View With Gates open




^{*5448} and 5445 are mutually exclusive.

This page intentionally left blank.

5408 I/O INTERFACE-Channel Cabling

CHANNEL CABLING


This diagram shows the channel cable connection within the CPU. If any feature board is not installed then the cables run between the existing boards. If, for instance, the A2 board on gate A was not installed, then the cables would run from the A-A1 board to the A-A3 hoard.




5410 CHANNEL BANK CABLES

Channel Bank cables are installed in the following sequence. If the feature is not installed, then that board will be bypassed.


Termination on Channel Bank 1 is always in the A3 board whether or not the 5424 is installed. The termination for Channel Banks 2 and 3 is in the last board on channel.



5448 and 5445 are mutually exclusive.




This page intentionally left blank.



Note 1: +24 volt control voltage is on whenever the mainline switch is on.

Note 2: 500 – 960 ms for 5410 with printed circuit power sequence panel (EC816683H).

Power On Sequence




Note: +24 volt control voltage is on whenever main line switch is on.

2 Power Off Sequence

FAULT	POWER ON/	INDICA	ATORS	ACTION
FAULT	OFF SWITCH	POWER CHECK	THERMAL	ACTION
Internal Power Supply Malfunction	On	On	Off	Turn power switch to OFF Correct problem Department Turn power ON Turn power ON
Thermal Condition	On	On	On	Turn power switch to OFF Power check indicator goes off Thermal light stays on until condition is removed
Customer Power Source Loss	On	On	On	Turn power switch to OFF All indicators turn OFF Turn power switch to ON and continue operation
Emergency Power Off (EPO) Activated	On	Off	Off	Turn power switch to OFF Correct problem Restore EPO interlock Turn power switch to ON

HALT IDENTIFIERS



Identifier	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
Alpha	Rsvd	Ind A	Ind B	Ind C	Ind D	Rsvd	Rsvd	Rsvd
Numeric	Rsvd	Ind 1	Ind 2	Ind 3	Ind 4	Ind 5	Rsvd	Rsvd

N = 010	LIO Field/Operation Lights	
Light No.	Command Code	
	0123 4567	
1	1XXX XXXX	
2	X1XX XXXX	
3	XX1X XXXX	
4	XXX1 XXXX	
5	XXXX 1XXX	
6	XXXX X1XX	
7	XXXX XX1X	
8	XXXX XXX1	

The active bit (1) as shown will turn on the light in the light number column. The selection of a light or lights will automatically turn off the non-selected lights. All bits being zero will turn off all the lights.

N = 001	LIO Turn On Command Lights									
N = 000	LIO Turn Off Com	O Turn Off Command Lights								
Light No.	Command Code	Light No.	Command Code							
01	0000 0001	09	0000 1001							
02	0000 0010	10	0000 1010							
03	0000 0011	11	0000 1011							
04	0000 0100	12	0000 1100							
05	0000 0101	13	0000 1101							
06	0000 0110	14	0000 1110							
07	0000 0111	15	0000 1111							
08	0000 1000	16	0001 0000							

Command codes other than those shown here will be accepted by the attachment, but not command light will be turned on or off as a result.

CE CONSOLE SWITCHES

Note: Switches should ONLY by altered with the system in a stop or wait state.

DRESS/DATA SWITCHES

These switches are used to set up addresses or data. An address can be loaded into the storage address register. Data can be entered into main storage.

CE KEY SWITCH

This key switch, when switched to the CE position, prevents the customer usage meter from ning.

CE MODE SELECTOR

This rotary switch selects one of the three processor operating modes: the normal PROCESS mode, the STEP mode, or the TEST mode. PROCESS is the mode for normal programmed system operation.

In the STEP mode, the rotary switch setting controls the manner in which the processor performs the stored program.

- Instruction Step Each depression and release of the start key causes one complete instruction to be performed. The I-phase is performed while the key is pressed, and the E-phase, if any, when it is released.
- 2. Machine Cycle Step Each start key depression and release advances the instruction through one machine cycle. Depression of the key causes data in storage to be accessed, modified as required, and result to be displayed in the ALU indicators of the console display. Upon release of the key, depending upon the operation being performed, either the old data or the new result is written back into storage.
- Clock Step Each depression of the start key causes the clock to advance through an odd-numbered clock, and each release through an even-numbered one.

Note: The halt ID lights will not light in clock step.



Note: The integrity of I/O data transfers is preserved by allowing the clock to 'idle' from I-Phase end of every executable Start I/O instruction, until data transfer to or from the device is complete.

- B. The switch settings under the TEST mode permit the following:
 - Alter SAR. The address, set up in the address switches, is transferred into SAR by the Start key via the current IAR. Both SAR and IAR are modified.
 - Alter Storage. Data, set up in address/data switches 3 and 4, is transferred to the A-register when the start key is operated, when the start key is released, the data is written into core storage at the address specified by SAR, and transferred into the O-register.

Data may also be entered into core storage with the system console keyboard, this procedure is useful for hand-entering several continuous bytes of data into core storage. To enter data from the keyboard:

- Load SAR with the core storage address where the first data byte is to be entered as per the instruction in alter SAR.
- Set the address increment switch to ON, and the STORAGE TEST switch in the STEP position.
- "Hex" characters can now be entered by typing on the keyboard, each
 byte is entered as two key-strokes. After each second key-stroke the
 "hex" character is entered into core storage and the address in SAR is
 incremented by one.

Only the keyboard keys 0 through 9 and A through F can be used to enter data, any other keyboard key use will result in a keyboard lock-up. To unlock the keyboard if this occurs, note the address in SAR and then perform a system reset to unlock the keyboard. SAR must then be re-loaded and then retype the byte entered in error.

Display Storage. The contents of the storage location specified by SAR are transferred into the B register when the Start key is pressed. These contents are rewritten into storage when the key is released, and are also transferred in the O register.

Note: The STORAGE TEST SWITCH must be in the STEP position to avoid a processor check when changing the CE MODE SELECTOR from alter storage position to DISPLAY STORAGE position and vice versa. Invalid addresses are not check for while the system is in the TEST mode.

SYSTEM RESET SWITCH

A system reset causes the system to enter an immediate 'idle' state. All I/O machine registers, controls, and status indicators are reset and the processor clock is allowed to 'idle'. A complete program restart is normally required after a system reset. A system reset also resets a system power check to allow a power on retry. The following LSRs are reset to zero by a system reset:

IAR PSR DEDR

The other LSRs are not changed by a system reset.

Note: The CE mode selector must be in process mode for the system reset key to be effective.

This switch is also on the operator console.

CHECK RESET SWITCH

switch causes a reset of the Processors and/or I/O check conditions.

A check reset remove the current error conditions, thus allowing the processor to resume its operation after the start key is depressed.

FILE WRITE SWITCH

The off position, this switch prevents writing on all disk surfaces. Its primary purpose is permit analysis of file write problems without destroying information written on effile. A mechanical interlock on the CE panel ensures that the file write switch is on with the front cover closed.

START/STOP SWITCH

In the start position, this switch takes the processor out of the halt state, turns off the program stop lights and allows the processor to resume its normal operation.

the stop position, the processor halts at the end of the operation in progress when the switch is activated. The halt state of the CPU is indicated by the stop indicator on the system keyboard console. I/O data is transferred completely and without loss of information by placing the switch in the start position.

ADDRESS COMPARE SWITCH

This switch allows stopping the program when the setting of the (Address/Data) switches matches SAR. This switch will only be functional when the register display is positioned to SAR and the system is in the PROCESS mode.

With the switch in the RUN position, comparison of address switches to SAR via the register display is performed, but no processor stop is initiated when a match occurs. The 'matched' signal is provided as a CE 'sync' point. (Sync Point 1A-B2R2 S08)

When the switch is in the STOP position, a match of the address switches and the register display results in a processor stop at the completion of the storage read-write cycle.

The processor is restarted by activating the Start key.

Note: The integrity of I/O data transfers is preserved. The contents of SAR do not necessarily match the setting of the address switches at stop time.

ADDRESS COMPARE LIGHT

This light is on whenever the address switches match the contents of the Storage Address Register, the register display is positioned to SAR and the address compare switch is in the STOP position.



I/O CHECK SWITCH

This switch, when on, forces the processor to come to an immediate stop on certain I/O errors.

The switch is normally set to RUN. With the switch set to STOP, the processor stops on an I/O error with the console display frozen to indicate the processor status at the time the error stop occured, and the I/O device turns ON the I/O check light.

A check reset followed by the Start key is the normal restart after an I/O error ston.

A mechanical interlock on the CE panel insures the I/O check switch is in the run position with the front cover closed.

Note: When the I/O check switch is in the STOP position and an I/O error occurs, the processor check light will turn ON.

PARITY CHECK SWITCH

This switch, normally set to stop, forces the processor to an immediate stop whenever a parity error is detected. Normal restart after a parity stop is to press check reset and then the start key. With the parity set to run, all parity errors are detected and displayed, but the processor stops for only some of the errors. The parity errors I/O LSR, INV ADR, INV OP, CHAN DBO, and INV O are not affected by the setting of the parity switch and the processor will always stop on these errors. For all other errors, the processor will continue to run when the switch is in the run position. A mechanical interlock on the CE panel ensures that the parity check switch is in the stop position with the front cover closed.

STORAGE TEST SWITCH

This switch enables the altering or displaying of storage as follows:

- A. In the STEP position, a storage location is accessed with each depression of the Start key.
- B. In the RUN position, following the Start key depression, core storage is exercised by accessing either the same location repetitively or all of core sequentially (see Address Increment Switch).

ADDRESS INCREMENT SWITCH

This switch enables address incrementing when in the CE test modes of Alter of Display storage. With the switch in the ON position, the contents of SAR are incremented by one after each storage access. When the switch is in the OFF position, SAR is not incrementing.

I/O OVERLAP SWITCH

This switch modifies control of the system so that I/O operations may be executed in either an overlap or a non-overlap mode. With the switch turned to the normal position of on, I/O operations are executed in an overlap mode. When the switch is turned off, I/O operation is completed before the next sequential instruction is executed.

LSR DISPLAY SELECTOR (Should be in the normal position when processing.)



LSR's that can be manually selected for display via this switch are: IAR, ARR, XRI, and XR2.

Refer to Service Aid section for procedure to display other LSR's.

en the switch is in the Normal or OFF position, the system controls the selection xi display of the LSR's. If the switch is in other than the Normal position, the specified LSR is selected and its contents are available for display whenever the processor clock is stopped, or if the clock is running, when no CPU machine cycles and no I/O data transfer cycles are being taken. In the OFF position the LSR display will have all bits OFF if no I/O device is selecting an LSR.

BSCA SWITCHES (LOCAL TEST AND BSCA STEP)

e BSCA must be in a SIO test mode of operation for these switches to be effective.

To the test mode, the switches allow the following actions:

LOCAL TEST SWITCH

Placing the BSCA in test mode removes the BSCA from the communications line for diagnostic testing purposes. Data transmitted is sent to the receiver trigger allowing for wraparound operation. Test mode is used in conjunction with the external test switch. With the external test switch turned off, data is sent directly from the transmit trigger to the receive trigger; with the switch turned on, data is sent from the transmit trigger to the MODEM and then back to the receive trigger. The external test switch is located at the MODEM end of the medium speed cable. For high-speed MODEMs the switch is located on the CPU CE control panel.

BSCA STEP SWITCH

Step mode allows stepping through a test operation by using the BSCA step key located on the CPU CE panel. The stepping operation can also be used by using the machine cycle step or clock step and the CPU start key to step through each data phase and BCC phase within the bit time.



OPERATOR CONSOLE SWITCHES

INQUIRY REQUEST SWITCH

This switch is mounted on the console, and although this key is not under keyboard bail interlock control, it operates as though it were a key on the keyboard. Moving this switch to the ON position causes the data and status bytes to be stored in the keyboard attachment circuitry. Interrupt level one must be enabled for the CPU to recognize this switch. The status byte has the function key bit (bit 3) on and the data byte contains the unione data character code for the inquiry request key (0001) 00011.

DISK DRIVE 1 AND DISK DRIVE 2 SWITCHES

These switches control application of electrical AC power to their respective disk drive motors.

DISK SELECT SWITCH

This switch selects the disk from which the initial program load will be performed. When the switch is moved to the removable position, sector zero of cylinder zero, of the removable disk is used for program loading. Similarly, when the switch is in the fixed position, sector zero of cylinder zero, of the fixed disk on disk drive one is used for program loading.

PROGRAM LOAD SWITCH

This switch initiates loading the program into main storage. The following actions occur when this switch is operated to the on position:

- 1. All I/O and machine registers, controls, and status indicators are reset.
- 2. The instruction address register is set to zero.
- 3. The disk file data address register is reset to zero. The record in cylinder zero, sector zero on one of the disks in disk drive one is read into storage starting at location 0000. The disk that provides the first record is selected by the setting of the Disk Select switch on the console.

When the program load switch is released, the processing unit executes the instructions read into storage from cylinder zero, sector zero, starting at location 0000,

If disk drive one is not ready, the I/O attention light is turned on. When the program load switch is operated, it is necessary only to make disk drive one ready to complete the program load function.

DATA RECORDER SWITCH (DATA RCRDR)

Moving this switch to the on line position places the data recorded under program control when the Verify-Punch switch on the data recorder is in the punch position. The data recorder keyboard is disabled, data can be entered into the system from the data recorder reading station, data can be punched at the data recorder punching station, and data and control can be entered from the system keyboard console.

Moving this switch to the off line position places the data recorder under its own control and allows it to function as a normal (off line) data recorder.

OPERATOR CONSOLE SWITCHES (continued)

SYSTEM START SWITCH

When this switch is moved to the start position the processor turns off the halt code lights and resumes normal operation. When this switch is moved to the stop position the processor halts at the end of the operation in process. This halt is indicated by turning on the stop light on the console. I/O data transfers are completed without loss of information. The system can be restarted without loss of information only by setting the switch to the start position.

POWER ON-OFF SWITCH

This switch controls the main electrical power to the system. When it is moved to the on position, a partial system reset is generated and a power up sequence is started. The partial system reset prevents any I/O operations from starting until they are requested, the power-up sequence is performed to apply the various voltages within the system in a manner to protect information in main storage. The On position of power switch is interlocked with power supply safety circuits, (overload protection and thermal circuits) and logic gate thermal protection. The system will not power-up until the interlock circuits are complete. If power on is disable due to an over voltage or over current condition of the -4 or +8 or -30 power supplies, turn power switch to off depress system reset on CE or Operators console then turn power switch to on. If the OFF position the system sequences the system power off in a manner to protect the information in core storage and opens the main power to the system. If an abnormal power off occurs (such as an electrical failure) the system will not sequence down properly and information in core storage may not be preserved.

I/O CHECK LIGHT

This light is turned on when the following errors are detected

CRT-2265

(1) When the 2265 attachment detects the following: D.REG INVALID PARITY This light is turned off by a system reset, a check reset, or by an SIO instruction to the CRT.

PRINTER-5213/2222

(1) When the 5213 attachment detects the following:
CYCLE OR MARGIN CHECK
SYNC CHECK
DATA OR ROS CHECK
INVALID COMMAND
This light is turned off by a system reset, a check reset, or by an SIO instruction to the PRINTER

DATA RECORDER

(1) When the DR attachment detects the following:
INCORRECT CARD CODE, PUNCH OP
NON-COMPARE DIAGNOSTIC PUNCH OP
NON-COMPARE IN DR, READ OP
This light is turned off by a system reset, a check reset, or by an SIO instruction to
the data recorder.

KEYBOARD

(1) When the keyboard attachment detects the following: PARITY CHECK This light is turned off by a system reset, a check reset, or by an SIO instruction to the keyboard.

SERVICE AID PRINTER

The printer element may be moved one position to the right by holding up and not releasing the check reset switch and operating the system reset switch once for each increment to the right. The element may be restored to the left margin by operating and releasing the check reset key and operating the system reset switch.

I/O ATTENTION LIGHTS

There are eight 1/O attention lights. When any of the following lights are on it indicates that the corresponding 1/O device has been issued an SIO instruction and it is not ready to operate.

- SIOC The I/O device is not attached to the serial input output channel, or the I/O device is not ready. See the appropriate operators manual for the I/O device.
- BSCA The following conditions that will turn on the BSCA I/O attention light can be found by checking the BSCA operators console.
 - A. DT SET READY This light being off indicates that the modem is not ready.
 - B. ACU PWR OFF This light being on indicates that the auto call unit has power off.
 - C. DT LINE IN USE This light being on indicates that the data line occupied line from the ACU is active.
 - D. DT TERM READY This light being off indicates that the BSCA is disabled.
 - E. EXT TEST SW This light indicates that the switch at the modem end of the medium speed modem cable is in the TEST position. For high-speed modems this indicator will be on when the local test switch on the CE console is in the ON position.
- LCD This light being on indicates that the operator is required to insert a ledger card into the LCD feed chute.
- 4. CRT CRT is not ready. Check for power on.
- DATA RCRDR If this light is on check the 5496 to see if the FD CHK and the STKR lights are on. If either light is on use the following procedures.

A. FD CHK

- 1. Hopper Jam no damaged card: Adjust cards in hopper, press release key.
- Hopper Jam bent card: If punching cards, discard card. If reading cards, flatten card and place in hopper, and press release key.
- Hopper Jam damaged card: If punching, discard card then press release key.
 If reading, remove card
 - Move DATA RCRDR ONLINE/OFFLINE switch to OFFLINE.
 - Re-punch damaged card
 - Place card back in hopper
 - Move DATA RCRDR ONLINE/OFFLINE switch to ONLINE.
 - Press release key
- Empty Hopper more card to process: Place more cards in the hopper then press release key.
- 5. Transport Jam:
 - a. Open transport cover
 - b. Push card gently toward stacker. Card will automatically continue and stack.
 - c. If punching, discard card (last one in stacker) and press release key.
 - d. If reading, use the same procedure that is used for hopper jam damaged card.
- B. FD CHK and STKR FL
 - 1. Stacker Full: Remove cards from stacker and press release key.
- C. DATA RCRDR 5496

If this I/O attention light is on with no check lights on the 5496 on, then check the following switch settings on the 5496 and the 5406 operator consoles.

I/O ATTENTION LIGHTS (continued)

5496 CONSOLE

1. Verify/Punch	Punch
2. Auto Rec Rel	On
3. Data Recorder Power Switch	On
4. Auto Skip Dup	Off
5. Prog	Off
Verify Field Correct	Off
7. Record Erase	Off
8. Prog Load	Off
9. Verify Repunch	Off
10. Print	On or Off


5406 CONSOLE

1. Data Recorder Online


Check if the data recorder is plugged in.

129 DATA RCRDR — Jam in transport area of 129 or else last card read (or punched) did not exit read station at proper time. 129 column indicator = 8A. When 129 column indicator = 80 and one of the following conditions are present.


- a. Stacker full
- b. Hopper jam
- c. Empty hopper
- d. No card register
- 7. 5404/5406 PRINTER The following conditions turn this light on.
 - a. Cover is open or not properly closed.
 - b. The printer is out of paper.
 - c. The line select lever is not set to 6 on VFC.
- 8, 5404/5406 DISK DRIVE 1 The following conditions turn this light on.
 - a. Disk drive 1 is not up to speed.
 - b. The drawer is not closed properly.
 - c. The removeable disk is not mounted in file.
- 9. 5404/5406 DISK DRIVE 2 The following conditions turn this light on.
 - a. Disk drive 2 is not up to speed.
 - b. The drawer is not closed properly.
 - c. The removable disk is not mounted in file. (5406 only)
 - d. The disk drive 2 switch is not turned on.




5406 BSM ADDRESSING



SAR Bits		Byte (9- lout Add		Binary	Decode/Remarks
15	8K	16K	24K	1	X-Lo Order
14	В	В	or	2	
13	Ÿ	Y	32K	4	
12	т	т	В	8	X-Hi Order
11	E	E	Y	16	
10		İ	т	32	
9	В	В	E	64	Y-Lo Order
8	S	s		128	
7	M	М	В	256	!
6			s	512	Y-Hi Order
5			м	1024	
4				2048	
3				4096	l
2				8192	Byte Control
1				16384	
0					




5406 BSM XY LINES



SINGLE CYCLE SYSTEM RESET AND MANUAL ROUTINE

This service aid is a procedure for clock stepping through system reset or the 5406 test modes. e, alter SAR, alter storage or display storage).





5213/3 INTERMITTENT SYNC CHECK (5404)

The following procedure should be used to eliminate intermittent SYNC checks on 5213 Model 3 printers.

- 1. Turn power off
- Loosen the coupling which joins the leadscrew and stepper motor. Remove the stepper motor from the casting and lay in base.
- Check for binds in the leadscrew by pushing the printhead from one margin switch to the other. The printhead should be very free and move with little or no resistance. The following steps should be used to eliminate any binding conditions.
 - Check for contamination on the carrier support shaft and leadscrew.
 - B. If binds still exist, rotate the carrier support shaft in one quarter turn increments. This shaft can be rotated by loosening the set screw on the left support frame.
- Mount the stepper motor on the frame.
- Loosen the transducer clampscrews and adjust each transducer eccentric to the center of its travel.
- Perform the print carrier and print emitter adjustment per step 2.20 of the 5213
 TMD
- 7. Adjust the emitter air gaps to .001 to the highest point on the emitter wheel.
- Turn power on and run diagnostic E8A and loop on Routine 2. Scope the following points in the 5213 attachment and check for a minimum output of 3 volts.

 Print Right Emitter
 01A-A2-C2007

 Print Left Emitter
 01A-A2-C3007

 Stepper Forward Emitter
 01A-A2-B2808


 Stepper Reverse Emitter
 01A-A2-B2812


- If 3 volts is not obtained, readjust appropriate emitter.
- Adjust stepper motor speed using diag. E87. Adjust forward and reverse emitters so they fall into the 11.50 to 11.70 MS Range.
- Adjust print emitters using Diag. E89. Adjustment on the 5213/3 printer is correct when the X is lined up under the left hand X and adjusted via the eccentric to fall in the middle of the 3X tolerance.
- 11. Recheck the output of the emitters using the procedure in Step 8.


412


5412 INDEX


Channel Cabling										- /
Console Lights and Switches-5412 C										13
"ata Flow5412 B										3
Oata Flow5412 C										5
Halt Identifiers										10
Power On/Off Sequence										8
Power Supplies and Cooling										9
Processor Checks-5412 B										11
Processor Check Priority and Description-541	2 (١.								12
Storage Data Flow -5412 B										4
Storage Data Flow-5412 C										6












5412 CHANNEL CABLING

If any feature board is not installed, the cables can between the existing boards. If, for instance, the 62 hoard on gate 8 was not would run from the 8 A2 board to the



Power On Sequence

1	Main CB On (power switch OFF)	-
2	+24 Vcic control voltage	
3	K1 (convenience outlets)	
4.	K2 (TH CHK light turns off)	
5	Turn Power switch ON	
66.	K3 (ac voltage to logic supplies and fans)	
7.	K5 (4V power on)	
8.	K5 2, K17 1 (+6V power on)	
9.	K6 (6V sensed)	
10.	(±3.4V power on)	
11.	(8.5V power on)	
12.	K8 (8.5V sensed)	
13.	K9 B (lamp and meter voltage)	
14.	K9 A (ac voltage to 5471)	
15.	K9 (ac voltage to I/O devices)	
16.	(+24V power on in 5412/5424)	
17.	K1 in 5421 (5421 start up)	
18.	K7 in 5421 (+6V, -12V, +60V in 5421)	
19.	K10 (+24V sensed)	
20.	K11 (+60V sensed)	

Power Off sequence 1. Main CB

21. K12 (remove POR)

2. +24 Vdc control voltage

18. K5 (-- 4 Vdc sensed)


3.	K1 (convenience outlet)	
4.	K2 (thermal interlock)	<u> </u>
5.	Turn POWER switch OFF	
6.	K9 (ac voltage to LO devices)	
7.	K9A (ac voltage to 5471)	
8.	K9B (lamp and meter voltage)	
9.	K1 in 5421 (+60, +6, and - 12 Vdc)	
10.	K11 (+60 Vdc sensed)	
11.	K10 (+24 Vdc sensed)	———
12.	K12 (turn on POR)	
13.	K7 in 5421	
14.	K8 (+8.5 Vdc)	
15.	(+3,4 Vdc)	
16.	K3 (ac voltage to logic supplies and fans)	
17.	K6 (+6 Vdc sensed)	

HALT IDENTIFIERS

	HALT Identifiers	
F0	TENS	UNITS
Hex	Character	

Displayed
1
;
1-1
F
F
\exists

5D	<u> </u>
5F	<u> </u>
63	
68	<u> </u>
6B	
6C	<u></u>
6F	
76	三
7C	
7D	<u> </u>
7F	<u> </u>



5412-B PROCESSOR CHECKS

I/O LSR	Indicates selection of an LSR by an I/O device was not performed correctly. $% \label{eq:local_eq} % \label{eq:local_eq}$
LSR F1	Parity is incorrect on the output of the LSR Feature 1.
LSR F2	Parity is incorrect on the output of the LSR Feature 2.
LSR HI	Parity is incorrect on the output of the LSR high.
LSR LO	Parity is incorrect on the output of the basic LSR low.
SAR HI	Parity is incorrect in the Storage Address Register High.
SAR LO	Parity is incorrect in the Storage Address Register Low.
INV ADDR	Indicates that SAR contains an invalid address.
SDR	Parity is incorrect in the Storage Data Register.
CAR	Indicates the carry out of the ALU is incorrect.
A/B	Indicates the A or B register has incorrect parity.
ALU	Indicates the output of the ALU has incorrect parity.
DBI	Parity is incorrect on the CPU end of the Data Bus In.
CPU DBO	Parity is incorrect on the CPU end of the Data Bus Out.
OP/Q	Parity is incorrect in the Op Register or Q Register.
INV OP	Indicates an invalid OP Code in the OP Register.
CHAN DBO	Parity is incorrect on the I/O Device end of the Data Bus Out.

I/O ATTENTION

INV O

The I/O attention light indicates to the operator that one or more of the attached I/O devices requires attention caused by a 'normal' I/O condition. 'Normal' is defined as: empty hopper, full stacker, out of forms, etc., as opposed to check conditions.

Indicates an invalid Q byte is present in an I/O instruction.

Recovery — Operator must determine cause of indication, rectify the cause and return device to the READY status.

Note: Refer to individual devices for 'normal' definition, recovery and/or restart procedures for that device.

UNIT CHECK

Testable Indicators

Unit check handling of testable indicators is controlled by software.

Restart procedures are conveyed to the operator via programmed HALT operation. HALT IDENTIFIERS displayed on the console and recovery/restart procedure listings.

5412-C PROCESSOR CHECK PRIORITY AND DESCRIPTION

H more than one lamp is on, the first one listed with corresponding clock lamp on has highest priority.

Clock	Check	Description
Even	I/O LSR*	Indicates selection of an LSR by an I/O device was not performed correctly.
Even		
Not 0	LSR	Parity is incorrect on the output of the LSR.
2	SAR ATT	Parity is incorrect in the SAR or in the ATT REG.
2	MSAR	Parity is incorrect at the memory end of the storage address lines.
2	Inv Addr*	Indicates that MSAR contains an invalid address ie: storage add-
		ress exceeds system storage size.
6	SDBI	Parity is incorrect at input to storage.
4	SDBO	Uncorrectable data error at output of storage.
Even		
Not 0	CAR	Carry out of ALU is incorrect.
1, 3, 5, 7	DBI	Parity is incorrect on the CPU end of Data Bus in from the I/O devices.
Even		
Not 0	A/B	Parity is incorrect in the A or B register.
Odd	ALU	Parity is incorrect at output of ALU.
Not 7, 9	CPU DBO	Parity is incorrect on the CPU end of the Data Bus out going to the I/O devices.
8	OP/Q*	Parity is incorrect in the OP or Q register.
8	Inv OP*	Invalid OP code in the OP register.
8	Chan DBO*	Parity is incorrect on the I/O device end of the data bus out coming from the CPU.
8	Inv Q*	Indicates an invalid Q byte is present in an I/O instruction.

^{*}Not affected by parity check switch.

5412-C CONSOLE LIGHTS AND SWITCHES

Only Unique 5412 Functions are Described - Refer to 5410 for other lights and switches.

MODE SELECTOR SWITCH

Alter SAR

Address switches are gated to IAR then SAR, >64K CE switch is gated to the ">64K SW Latch" then SAR E15

- Display Storage
 - Normal Mode

The IAR and the >64K CE SW latch are gated to SAR SAR addresses storage untranslated. The data will display in the Q reg. SAR E15 will display in the Q reg. SAR E15 will display status of the >64K SW latch only if the SAR/MSAR switch is set to MSAH.

- Display Check Bit SW On

Same as display storage normal mode - except memory check bits (C1 C6) are displayed in the Q-reg bits 0-5. Q-reg bits 6 and 7 are forced on (1,1). The SAR address must be odd.

Alter Storage

Same as display storage except data switches (switches 3 and 4) are written into the address storage location.

Display ATT/PMR

ATT displays in roller 6 PMR displays in roller 7

Console switches 1 and 2 select the register as shown:

	ATT/PMR Address Switch Settings		
Register To Be Loaded	Switch 1	Switch 2	
Att Register XX1		•	
Program Level 1 PMR	2	0	
Program Level 2 PMR	2	1	
Interrupt Level 0 PMR	2	8	
Interrupt Level 1 PMR	2	9	
Interrupt Level 2 PMR	2	Α	
Interrupt Level 3 PMR	2	В	
Interrupt Level 4 PMR	2	С	

Tenter the first digit of the ATT register number into switch 1, and the second digit of the ATT register number into switch 2 to identify the desired ATT register. ATT registers are numbered

sequentially in hex from 00 to 1F

Note. See next page for bit significance,

5412-C CONSOLE LIGHTS AND SWITCHES (continued)

MODE SELECTOR SWITCH (continued)

Alter ATT/PMR

Same selection as for display. Console switches 3 and 4 are gated into the selected register as shown:

	Sw	Hex Bits	Bit Significance
		0	
	1	1	
	3	2	E15)
		3	0
ATT		4	1 ATT Bits
	4	5	2 to M SAR
		6	3
	ĺ	7	4
		0	
		1	B-Cycle Translate
	3	2	A-Cycle Translate
PMR		3	I-Cycle Transfate
		. 4	
		5	I/O >64K
	4	6	
	1	7	Mask Interrupt

ADDRESS INCREMENT SWITCH

If on - causes IAR to be incremented by 1 each CPU cycle during alter/display storage. Storage scanning is within a 64K boundary.

>64K CE SW

Alter SAR Operation

Conditions the ">64K switch latch" and SAR E15 which is used to address storage during an alter/display storage operation. This latch is not incremented during storage

Address Compare Operation

If the SAR/MSAR switch is set to:

SAR - the >64K switch is ignored.

MSAR - the >64K switch and console switches 1 through 4 are compared to MSAR bits.

ADDRESS COMPARE STOP SWITCHES

The roller switch must be set to 1 (SAR display)


Stop on I cycle switch on - Stop on an address match during an I cycle Stop on E-cycle switch on - Stop on an address match during an E-cycle


- Will also stop on I/O cycle steal. SAR/MSAR switch should be set to MSAR.
- Notes: 1. I/O operations will be completed after the address match is detected.
 - 2. Translate will be off when the CPU stops
 - 3. The SAR/MSAR switch determines if SAR or MSAR is compared to the address switches for generation of the address compare signal The >64K switch is compared if SAR/MSAR is set to MSAR
 - 4. To prevent stopping on an address match tie up 01A-B3 R2 M02. Address match point is - same card U12 pin.


5415 INDEX


Channel Cabling	. 7
Console Lights and Switches-5415	. 15
Data Flow-5415 A/B/C	. 3
Data Flow-5415 D	
Diskettes	. 11
Halt Identifiers	. 9
Memory Data Flow-5415 A/B	. 4
Memory Data Flow-5415 C/D	. 5
MST Tie-up Points	. 10
Power On/Off Sequence	. 12
Power Supply Locations	. 14
Processor Check Priority and Description	
Tie off for Fast I Cycles	. 10
Invalid On Code Process Check	13















This page intentionally left blank.

5415 HALT IDENTIFIER

н	HALT Identifiers	
FO	TENS	UNITS

00 Blank 02 Quote 03 07 18 10 Dash 3E 3C 3F		Hex Value	Character Displayed
Ouote 03)	00 Blank	
07			1
18		03	1
18		07	_
3E		18	<u>'_</u>
3C		10 Dash	
3E		3E	<u> - </u>
3F)	3C	-
		3E	
		3F	
57		57	

	<u> </u>
50	<u></u>
5F	=
63	
68	
6B	 <u> </u>
6C	
6F	
76	'
7C	
70	
7F	<u> </u>



5415 TIEUP POINTS - MST

A-GATE

Board		Pin
5445	A1	R4B07
5444	A2	T3B13
5424	A 3	S5B09
2560	A3	J4B13
1442	A3	R5BQ8
>64K Mem	oryA4	None
1403	B1	E5D10
Channel	B2	M3D07
CPU	B3	U5B02
COAK Man	D 4	None

B-GATE

Board		Pin
BSCA1	A2	T2J03
BSCA2	A3	T2J03
SIOC	B1	D4G08
2501	B1	P2B13
3277/3284/3411	B2	L2B10
MLTA	B4	C2U07

CE INVERTER



5415 DISKETTES

	P/N	Diskette # & Description	Programs
Ņ	1607738	1 (5415 Model B or C)	ODO, FFB, FFF, FD6, 143, FC0, C17, FA0, FC2, FA6, FA7, DD6, D44, and DD9
	4238747	1 (5415 – D w/o the 3344 EXP FEAT)	Contains the same programs as diskette above except that the CPU diagnostics (ODO) are different.
,	4238751	1 (5415D with the 3344 EXP FEAT)	Contains the same programs as diskette above except for the following programs. FA0, FC2, and FA7.
	1607739	2 (5415 w/o 3344 EXP FEAT)	LDR, LDS, FC0, FA0, E0A
	4238752	2 (5415- D with 3344 EXP FEAT)	Same as above except for program FAO.
	4238753	3 (5415 B, C or D)	C16, FA1, FA2, FA3, FA4, and FA5.
	1607741	4 (5415 w/o 3344 EXP FEAT)	C11, C12, C14, C15, C17, C18, C19, C1A, C1B, C1C, C1F, and FA0.
	4238754	4 (5415 with 3344 EXP FEAT)	Same as above except for programs C12, C18, C1A, C1B, C1F, and FA0.
	4238748	5 (Shipped with 3344 EXP FEAT only)	C16, FA1, FA8, FA9, and FAA.

A 5415 always receives diskettes 1-4 but will only receive diskette #5 to support the 3344-B2.

Power On Sequence

1.	Main CB On (power switch OFF)	
2.	+24 Vdc control voltage	
3.	K1 (convenience outlets)	
4.	K2 (TH CHK light turns off)	
5.	Turn Power switch ON	
6.	K3 (ac voltage to logic supplies and fans) and 5 Vdc power on (BSCC only)	
7.	K5 (4V power on)	
8.	K24 Expansion main storage power supply	
9	K5.2, K17-1 (±6V power on) and ±5 Vdc power on (BSCC only)	
10.	K6 (6V sensed)	
11.	(+3.4V power on)	
12.	(8.5V power on)	
13.	K8 (8.5V sensed)	
14.	K9-B (lamp and meter voltage)	
15.	K9 A (ac voltage to 3277 and 3284)	
16.	K9 (ac voltage to 1:0 devices)	
17.	(+24V power on in 5415/5424)	
18.	K1 in 5421 (5421 start up)	
19.	K7 in 5421 (+6V, -12V, +60V in 5421)	
20.	K10 (+24V sensed)	
21.	K11 (+60V sensed)	

Power Off Sequence

22. K12 (remove POR)

1	Main CB	
2.	+24 Vdc control voltage	
3	K1 (convenience outlet)	
4	K2 (thermal interlock)	
5	Turn POWER switch OFF	
6.	K9 (ac voltage to I.O devices)	
7.	K9A (ac voltage to 3277 and 3284)	
8.	K9B (lamp and meter voltage)	
9.	K1 in 5421 (+60, +6, and -12 Vdc)	
10.	K11 (+60 Vdc sensed)	
11.	K10 (+24 Vdc sensed)	
12.	K12 (turn on POR)	
13.	K7 in 5421	
14.	K8 and K24 (+8.5 Vdc)	
15.	(+3.4 Vdc)	
16.	K3 (ac voltage to logic tupplies and fans)	
17.	K6 (+ Vdc sensed)	
18.	K5 (~4 Vdc sensed)	

PROCESSOR CHECK PRIORITY AND DESCRIPTION

If more than one lamp is on, the first one listed with corresponding clock lamp on has highest priority.

Clock	Check	Description
Even	I/O LSR*	Indicates selection of an LSR by an I/O device was not performed correctly.
Even		
Not 0	LSR	Parity is incorrect on the output of the LSR.
2	SAR ATT	Parity is incorrect in the SAR or in the ATT REG.
2	MSAR	Parity is incorrect at the memory end of the storage address lines.
2	Inv Addr*	Indicates that MSAR contains an invalid addressile: storage address exceeds system storage size.
2 .	Stor Prot	Indicates that an attempt was made to read or write into a pro- tected address.
6	SDBI	Parity is incorrect at input to storage.
4	SDBO	Uncorrectable data error at output of storage.
Even		·
Not 0	CAR	Carry out of ALU is incorrect.
1, 3, 5, 7	DBI	Parity is incorrect on the CPU end of Data Bus in from the I/O devices.
Even		
Not 0	A/B	Parity is incorrect in the A or B register.
Odd	ALU	Output of ALU has incorrect parity.
Not 7, 9	CPU DBO	Parity is incorrect on the CPU end of the Data Bus out going to the I/O devices.
8	OP/Q*	Parity is incorrect in the OP or Q register.
8	Priv OP	An attempt was made to execute a privileged OP when system was
-		not in privileged mode.
8	Inv OP*	Invalid OP code in the OP register.
8	Chan DBO*	Parity is incorrect on the I/O device end of the data bus out
l	١	coming from the CPU.
8	Inv Q*	Indicates an invalid Q byte is present in an I/O instruction.


^{*}Not affected by parity check switch.

Op Reg Contents

INVALID OF CODE PROCESS CHECK

x′00′	Program Check occurred in interrupt level
X'FF'	Program Check occurred in:
	A - System task
	B - Program level with EOJ in process
X'FE'	An op—end interrupt was generated and the system cannot determine which device to service
X'FD'	Unrecoverable 3340/44 Adapter check
X'FC'	Undefined 3340/44 interrupt
X'FB'	An op-end occurred for a device and it was not expected. Q-Reg contains device code of failing device.

Cause of Process Check



5415 CONSOLE LIGHTS AND SWITCHES

Only Unique 5415 Functions are Described - Refer to 5410 for other lights and switches.

MODE SELECTOR SWITCH

Alter SAR

Address switches are gated to IAR then SAR. >64K CE switch is gated to the ">64K SW Latch" then SAR E15.

- Display Storage
 - Normal Mode

The IAR and the >64K CE SW latch are gated to SAR.
SAR addresses storage untranslated. The data will display in the Q-reg. SAR E15
will display status of the >64K SW latch only if the SAR/MSAR switch is set to MSAR.

- Display Check Bit SW On

Same as display storage - normal mode - except memory check bits (C1-C6) are displayed in the Q-reg bits 0-5. Q-reg bits 6 and 7 are forced on (1,1). The SAR address must be odd.

Alter Storage

Same as display storage except data switches (switches 3 and 4) are written into the addressed storage location.

Display ATT/PMR

ATT displays in roller 6
PMR displays in roller 7
Console switches 1 and 2 select the register as shown:

1	Switches 1 and 2	Register Selec	cted
1	00	ATT 00	
-	01	ATT 01	
	Thru	Thru }	32 Total
	1E	ATT 1E	
	1F	ATT 1F J	
	20	PMR · Pro	g LVL)
ı,	28	PMR - INT	RLVLO
	29	PMR - INT	R LVL 1
	Thru	Thru	9 Total
	2F	PMR - INT	R LVL 7 J

Set switch 1 to 3 to alter the I/O > 256K PMR bit.

5415 -- 15

Note: See next page for bit significance.

5415 CONSOLE LIGHTS AND SWITCHES (continued)

MODE SELECTOR SWITCH (continued)

Alter ATT/PMR

Same selection as for display. Console switches 3 and 4 are gated into the selected register as shown.

	Sw	Hex Bits	Bit Significance
		0	Fetch Protect
1		1	Storage Protect
1 1	3	2	E15)
1. 1		3	0
ATT		4	1 ATT Bits
A.B	4	5	2 to M SAR
Mod		6	3
		7	4)
Byte 1		0	±0 ±128 K
		1	B Cycle Translate
	3	2	A Cycle Translate
PMR		3	l Cycle Translate
A. B.		4	Privileged
C.D.		5	1/0 ≥64K
Mod	4	6	Protect State
		7	Mask Interrupt

	Sw	Hex Bits	Bit Significance
		0	E13
	1	1	E14
	3	2	E15)
		3	0
ATT		4	1 ATT Bits
C. D	4	5	2 fo M SAR 3
Mod		6	3
		7	4
Byte 2		0	
		1	
	3	2	
PMR		3	
D25.		4	}
D26		5	
Mod	4	6	
		7	1 O 256 K

ADDRESS INCREMENT SWITCH

If on - causes IAR to be incremented by 1 each CPU cycle during alter/display storage. Storage scanning is within a 64K boundary.

>64K CE SW

· Alter SAR Operation

Conditions the ">64K switch latch" and SAR E15 which is used to address storage during an alter/display storage operation. This latch is not incremented during storage scan.

Address Compare Operation

If the SAR/MSAR switch is set to:

SAR - the >64K switch is ignored

MSAR - the >64K switch and console switches 1 through 4 are compared to MSAR bits.

ADDRESS COMPARE STOP SWITCHES

The roller switch must be set to 1 (SAR display)

Stop on I-cycle switch on - Stop on an address match during an I-cycle

Stop on E-cycle switch on - Stop on an address match during an E-cycle

- Will also stop on I/O cycle steal. SAR/MSAR

switch should be set to MSAR.

Notes: 1, I/O operations will be completed after the address match is detected.

- I/O operations will be completed after the
 Translate will be off when the CPU stops.
- The SAR/MSAR switch determines if SAR or MSAR is compared to the address switches for generation of the address compare signal.
 The >64K switch is compared if SAR/MSAR is set to MSAR.
- To prevent stopping on an address match tie up 01A-B3 R2 M02. Address match point is - same card U12 pin.
- All reference to > 64 K CE SW also applies to > 128 K, > 256 K, etc. SAR E13/E14 are also used.

mage Adjustment	3
erciser Programs	6
lation Program	5
nter Checks	2
rvice Aids	2
ning Relationships	4

1403 INDEX

1403/5421 SERVICE AIDS

Tie off points

- Prevent forms checks: 01A-B1E2-U06 to 01A-B1E2-U10
- 2. Prevent printer busy: 01A-B1G2-M02 to 01A-B1E2-U10
- 3. Prevent carriage busy: 01A-B1E2-J13 to 01A-B1L2D12
- 4. Carriage go low speed: B3-J06 to B3-D08
- Carriage go high speed: (5421) E6-G07 to E6-D08 (start carriage with low speed jumper first)
- 6. Start printing at home time: (attach) 01A-B1C2-J10 to 01A-B1E2-U10

P6 Halts

P6 halts can be caused by buffer parity errors but a more likely reason is a bouncing switch in the 1403- see MAP p. 23

1403 PRINTER CHECKS

The printer check lights are turned on when the accuracy of printing is questionable. The errors that turn on the lights can be determined by the unique halt indicator or by probing the following points. The check must not be reset prior to probing.

5410/5415

Sync Check

01A-B1J2G02 + Chain sync check

Forms Check

rms Check 01A-B1J2M04 — Forms jam

01A-B1E2U06 - Carriage sync check

Print Check*

01A-B1J2G07 — Any hammer on check 01A-B1J2G11 — Hammer echo check 01A-B1J2G13 — Buffer parity check


01A-B1J2J06 — Set address hammer echo check 01A-B1J2M11 — Interlock check

^{*}These checks will drop +60 vdc to the printer.


1403 CARRIAGE ADJUSTMENT

The following sequence will correct the majority of problems associated with hydraulic units and wavy printing. Other items not mentioned in this procedure that could cause wavy printing, skipping, and spacing failures are listed below:


- 1. Dirty oil filter causes slow speed.
- 2. Out of round E1 shaft.
- 3. Wrong type oil in unit.
- 4. Open magnet coils.
- 5. Binding oil retainers around pump and motor shafts.
- 6. Binding tractors on the carriage.
- 7. Worn bearings on hydraulic pump and motor shafts.
- A leaking lower check valve causes reduced space speed. A leaking upper check valve usually causes no carriage malfunction other then to cause the detent spring to break prematurely (the check valves are interchangeable).



1403/5421 TIMING RELATIONSHIPS



High speed operation (skip > 8 lines)




B. Program load Isolation Program. An 'SU' halt will occur.

4. Set sw 1&2 to 0-83 (1-132). This determines the line length.

5. Set sw 3&4 to 7C-FF (1-132). This determines where the right-most position prints.

6. Press start to run. To change character being printed, system reset and repeat step 2-6. Sample sw settings are shown below.

Sw 1-4	1 LINE PRINTED 132
83FF	ннининин
16FA	нинининининининин
108F	нинининининин
037F	нннн
017D	нн
007C	н



٨	44	 	

0034

0038 027C

0000	30000301
0004	0C0007400301
000A	0C84073F0740
0010	F05D6B
0013	30000503
0017	C1E60017
001B	0C0000280502
0021	0C00002A0503
0027	0C8302FF0740
002D	31E60039
0031	F3E201

C0000013

move line length move right-most position variable move print field load LPDAR print and space 1 go back and repeat left-most position of print

sense char to be printed move char to print field expand print field 'SU' halt sense length and position loop if printer busy

1403 EXERCISER PROGRAMS

1403 CHAIN CLEAN PROGRAM

- . Load DCP chain image is at 0800
- System reset
- · Dial in the following program

Address

0000	C2	03	08	00	
0004	74	01	FF		
0007	36	01	00	3A	
000B	C0	01	00	04	
000F	AC	7 F	7 F	FF	
0013	F3	ΕO	01		
0016	6C	83	FF	FF	
001A	71	E4	03		
001D	71	E6	38		
0020	F3	E2	00		
0023	D1	E2	23		
0026	AC	00	7B	FF	
002A	AC	83	FF	FE	
002E	88	0F	80		
0031	D0	10	13		
0034	D0	87	16		
0037	00	70	FF	FF	

- System reset
- Start

1403/5203 · PRINT Hs

- Alter all of storage to 40
- Dial in the following program

Address

0000	31E40022	Load I/O - Load LPIAR
0004	31E60022	Load I/O - Load LPDAR
8000	C1E60008	Test I/O busy
000C	3CC8012B	Set up chain image (one
		"H" at position 44)
0010	3CC801FF	Move "H" to data buffer
0014	0C8301FE01FF	Fill data buffer (017C-01FF) with "Hs"
001A	F3E2XX	Print and space
		XX = 01 = Space 1
		XX = 02 = Space 2
		XX = 03 = Space 3
001D	C0000008	Branch to address 0008
0021	0100	Data for load I/O

- System reset
- Start

1442 INDEX

Data Checks	:
Exerciser Programs	;
Feed Checks	:

1442

1442 FEED CHECKS

Feed Check	Definition	Mod 10	Mod 15
Read Station Chk	Any read cell is dark at FCB2	K2B09	K2B09
Hopper Chk	Card is not registered at the read station at FCB3	K2B04	K2B04
Feed Clutch Chk	FCB1 occurred without pick- ing the feed clutch	K2B07	K2B07
Punch Station Chk	Station Chk Punch station cell is dark at FCB3		K2B02
Stacker Jam	A jam has occurred over the stacker	K2B05	K2B05
		(-) indicates check is on	() indicates check is on
		Board position RPQ 01B-A1 Feat 01A-A3	Board position RPQ 01B-A1 Feat 01A-A3

1442 DATA CHECKS

Data Check	Definition	Mod 10	Mod 15
Read Compare	The same read cells did not re- main exposed for 100 usec after the leading edge of the read emitter	J2S13	J2S13
Punch Compare	The actual punch echo pulses did not match the expected punch echos	L2G13	L2G13
Data Overrun	The CPU did not respond to a cycle steal request by the time that data for the next column was read or needed for punching	J2M05	J2M05
Invalid Card Code	Two or more holes were detected in the same card column between rows 1 and 7	J2U04	J2U04
		(-) indicates check is on	() indicates check is on
		Board position RPQ 01B-A1 feat 01A-A3	Board position RPQ 01B-A1 feat 01A-A3

1442 SHORT EXERCISER PROGRAMS

1442 FEED

Address:

0000	F3 50 00	Feed
0003	CO 00 00 00	Branch Back

1442 READ TRANSLATE

Address:

0000	31 54 00 10	Load Read Addr
0004	F3 51 00	Read Translate
0007	C1 52 00 07	TIO Busy
000B	C0 00 00 00	Branch Back
000F	01 00	Data Read in at 0100

1442 PUNCH AND FEED

Address:

0000	31 50 00 14	Load Punch Length
0004	31 54 00 16	Low Punch Addr
8000	F3 52 00	Punch and Feed
000B	C1 52 00 0B	TIO Busy
000F	CO 00 00 00	Branch Back
0013	00 30	Punch Length 80 Columns*
0015	01 00	Hand Load Data at 0100

*Examples: (To determine punch length)

80 Columns Punched 128-80 = Decimal 48 (Hex 30) 40 Columns Punched 128-40 = Decimal 88 (Hex 58)

U

2265 INDEX


Core Image Hex Values																
Exerciser Programs	 													 		4

2265

2265 CORE IMAGE HEX VALUES

EBCDIC	Hex Val	Sym- bol	EBCDIC	Hex Val	Symbol and Cursor
01000000	40		00000000	00	
01000001	41	A	00000001	01	A
01000010	42	В	00000010	02	<u>B</u>
01000011	43	c	00000011	03	<u>c</u>
01000100	44	D	00000100	04	D
01000101	45	É	00000101	05	E
01000110	46	F	00000110	06	<u>F</u>
01000111	47	G	00000111	07	<u>G</u>
01001000	48	н	00001000	08	н
01001001	49	1	00001001	09	1
01001010	4A	e e	00001010	0A	£
01001011	4B		00001011	0В	·
01001100	4C	<	00001100	0C	<u><</u>
01001101	4D	(00001101	0D	1
01001110	4E	+	00001110	0E	+
01001111	4F	1	00001111	OF	
01010000	50	&	00010000	10	<u>&</u>
01010001	51	J	00010001	11	<u>J</u>
01010010	52	K	00010010	12	<u>K</u>
01010011	53	L	00010011	13	L
01010100	54	м	00010100	14	<u>M</u>
01010101	55	N	00010101	15	N
01010110	56	0	00010110	16	0
01010111	57	Р	00010111	17	<u>P</u>
01011000	58	a	00011000	18	<u>o</u>
01011001	59	R	00011001	19	R
01011010	5A	1	00011010	1A	1
01011011	58	\$	00011011	1B	<u>\$</u> _
01011100	5C	•	00011100	1C	<u>-</u>
01011101	5D)	00011101	1D	1 1
01011110	5E	1	00011110	1E	1 :-
01011111	5F	1	00011111	1F	1 -

EBCDIC	Hex Val	Sym- bol	EBCDIC	Hex Val	Symbol and Cursor
01100000	60	-	00100000	20	
01100001	61	1	00100001	21	<u></u>
01100010	62	S	00100010	22	<u>s</u>
01100011	63	T	00100011	23	エ
01100100	64	υ	00100100	24	<u>u</u>
01100101	65	V	00100101	25	<u>v</u>
01100110	66	w	00100110	26	w
01100111	67	×	00100111	27	<u>x</u>
01101000	68	Y	00101000	28	Y
01101001	69	z	00101001	29	Z
01101010	6A		00101010	2A	
01101011	68		00101011	2B	
01101100	6C	%	00101100	2C	%
00101101	6D	_	00101101	2D	=
01101110	6E	>	00101110	2E	>
01101111	6F	?	00101111	2F	2
01110000	70	0	00110000	30	0
01110001	71	1	00110001	31	1
01110010	72	2	00110010	32	2
01110011	73	3	00110011	33	3
01110100	74	4	00110100	34	4
01110101	75	5	00110101	35	5
01110110	76	6	00110110	36	6
01110111	77	7	00110111	37	1
01111000	78	8	00111000	38	8
01111001	79	9	00111001	39	9
01111010	7A	:	00111010	3A	<u>:</u>
01111011	7B	=	00111011	3B	=
01111101	7C	@	00111100	3C	@
01111101	7D	'	00111101	3D	1
01111110	7E	=	00111110	3E	=
01111111	7F	≠	00111111	3F	<u>≠</u>



2265 EXERCISER PROGRAM

CRT DIAGNOSTIC

Program checks data flow between CPU DBO, CRT attachment D reg and CPU DBI. If CRT attachment D-reg picks up or drops a bit, a halt will occur and D-reg will be displayed in the field/operation lights.

0000	F390XX	SIO DIAGNOSTIC XX=CRT char
0003	3092001D	SNS DATA REGISTER
0007	0D000002001C	Compare diagnostic char with D reg
000D	C0010015	Branch on not equal
0011	C0000000	Branch to 0000
0015	3112001C	Display D-reg in field/op lights
0019	FOFFFF	Halt ABCD12345

CRT DISPLAY

Program will continuously display last char set in switches 1 and 2. To change char display set new char in Sws 1 and 2 depress stop, system reset, and start.

Set CRT character in switches 1 and 2

Address

0000 300010C2

0004	C201FFFC	Set XR 1 for 4 counts
8000	0CF010C010C1	Build 240 character table
000E	0F01000B003C	Build 960 character table
0014	0F01000D003C	
001A	3601003A	Add 1 to XR 1
001E	C0010008	Branch on XR 1 not zero
0022	0C03000D0038	Restore table address
0028	31900034	Load CRTAR
002C	F39200	SIO CRT
002F	C0000028	Loop display
0033	0D01	CRTAR LSR address
0035	10C010C1	End char table address
0039	0001	Constant of 1
003B	00F0	Constant of 240

2501

2501 INDEX

Data Checks	
Exerciser Programs	
Feed Checks	
Spare CE Sense Bits	

2501 FEED CHECKS

Feed Check	Definition	Mod 10	Mod 15
Pre-read Chk	Pre-read solar cell did not uncover by Rd FCB2.	01A-A1R2U02	01B-B1H2J07
Read Station Chk	Any read cell still covered at Rd FCB2.	01A-A1R2U10	01B-B1H2D04
Hopper Chk	Pre-read solar cell did not cover by Rd FCB2.	01A-A1R2S07	01B-B1H2J11
Power-on Reset Chk	This check is turned on while powering up Mod 15.	NA .	Internal Card
Cover Chk	The cover interlock opened while executing a SIO.	01A-A1R2M10	Internal Card
		(-) indicates check is on	(-) indicates check is on

2501 DATA CHECKS

Data Check	Definition	Mod 10	Mod 15				
Invalid Card Code	Two or more holes were detected in the same card column between rows 1 and 7	01A-A1R2G09	01B-B1H2J13				
Read Compare	The same read cells were not exposed at both the leading and trailing edge of the read emitter.	01A-A1R2G02	01B-B1H2M02				
Fiber Optic	All read cells did not go dark prior to the first column emitter pulse. (Column 0).	01A-A1R2G07	01B-B1H2G13				
OMR Check	Any cells error or undefined mark or no area.	01A-A1R2G07	NA				
Read Overrun	The CPU did not respond to a cycle steal request from one read column before the next column was read.	01A-A1R2U07	01B-B1H2S12				
No Read Emit	No read emitter pulses were detected prior to Rd FCB2.	01A-A1R2P09	01B-B1H2U12				
Translate Chk	Translator did not xlate card code to EBCDIC properly	NA	01B-B1F2G10				
		(~) indicates check is on	() indicates check is on				

SPARE CE SENSE BITS

Two sense bits (CE bits 1 and 2) have been left open for use by the CE. They are sampled on MTAPs 093 and 094. Any MST signal line can be sampled by jumpering into either CE SNS bit.

Mod 10 Mod 15 01A-A1S2J13 01B-B1F2P10 CE Bit 2 01A-A1S2J10 01B-B1F2D11

Note: A (-) level will turn the bit on.

CE Bit 1

2501 EXERCISER PROGRAMS

2501 FEED

Address:

'n	000	31 38 00 10	Load Read Length
-	004	F3 39 00	Read Translate
-	007	C1 3A 00 07	TIO Busy
0	00B	CO 00 00 00	Branch Back
0	OOF	00 80	Read Length 0

2501 READ TRANSLATE

Address:

31 38 00 14	Load Read Length
31 3C 00 16	Load Read Addr
F3 39 00	Read Translate
C1 3A 00 0B	TIO Busy
CO 00 00 00	Branch Back
00 30	Read Length '50'
01 00	Data Read in at 0100
	31 3C 00 16 F3 39 00 C1 3A 00 0B C0 00 00 00 00 30

2501 READ CARD IMAGE

Address:

0000 0004 0008 000B 000F 0013	31 38 00 14 31 3C 00 16 F3 3B 00 C1 3A 00 0B C0 00 00 00 00 30	Load Read Length Load Read Addr Read Card Image TIO Busy Branch Back Read Length '50'
0013	00 30	Read Length '50'
0015	01 00	Data Read in at 0100

995

2560 INDEX

CE Circuits																			
CE Micro Control Swi																			
Data Check Chart																			
Exerciser Programs																			
Feed Check Chart																			
Machine Check Chart																			
Print Character Codes																			
Solar Cell Adjustment	Pro	ced	lur	е															- :

2560 DATA CHECKS (Jumper 01A-A3H2 P07 to ground)

Display Card		Data Checks	Definition
Z3 bit	0	Read Overrun	The CPU did not respond to a Cycle Steal Request
			from one read column before the next column was
			ready to be read
	1	Punch Overrun	The CPU did not respond to a Cycle Steal Request
			before the next column was ready to be punched
	2	Print Overrun	The CPU did not respond to a Cycle Steal Request
		ľ	before the next column was ready to be printed
	3	Read Compare	The same read cells were not exposed at both
			the leading and trailing edge of the read emitter
	4	Punch Compare	The actual punch echo pulses did not match the
		1	expected punch echos
	5	Invalid Character	Two or more holes were detected in the same
			column between rows 1 and 7
	6	Fiber Optic	All read cells did not go dark prior to the first
			column emitter pulse. (Column 0)
	7	Print Translate	The output of the print translator is not odd

2560 SERVICE AIDS

1. CE Micro Control Switch Box and Display Cards

The maintenance package for the 2560 feature on system/3 Mod 15 is enhanced by the used of the CE switch box and two CE display cards. The box can be used to completely control and exercise the micro processor portion of the attachment. (When the box is being used to control the micro program, it is adviseable to turn off the CE Mode switch in the 2560.) The display cards contain 9 LED's (Light Emitting Diodes) which are used to display various registers, any 2560 errors etc.

For further details, see the 2560 Attachment MLM 2-020, 030, 040,

2. Off-Line Feed

The 2560 can be exercised in an off-line feed mode. This option can be used without requiring the total system from the customer.

Procedure:

- a. Jumper 01A-A3J2 D11 (tie up) to 01A-A3Q2 J09 (off-line feed)
 - b. Load cards in pri and/or sec hoppers.
- c. Depress NPRO.

2560 SOLAR CELL ADJUSTMENT PROCEDURE

- 1. Remove all cards from card feed path.
- 2. Turn CE Emergency Stop switch in the 2560 to the 'STOP' position.
- Jumper from 01A-A3A4 B03 to: print mach - 01A-A3A2 D04

non-print mach · 01A-A3A2 J04

After this jumper is installed the 2560 Attention Light will go off when any card feed solar cell goes dark.

- Connect CE Meter (+dc volts) from 'lamp test common' to the solar cell to be adjusted. (Located on Solar Cell Adjustment Panel.)
- 5. Turn pot counter-clockwise until Attention Light goes off. Record voltage.
- 6. Increase voltage 0.2 to 0.3 above that previously measured.


2560 FEED CHECKS (No jumper required on attachment)

Display Card		Feed Check	Definition
Z4 bit	0	Input Station	SC 1 did not uncover prior to FCB3 during Pri Feed
	11	Pri Pre-Read	SC 3 did not uncover prior to FCB2 during Pri Feed
^		Pri Pre-Punch	SC 5 did not uncover prior to FCB2 during Pri Feed
,	3	Pri Punch Push	SC 5 did not uncover prior to Punch Push CB1
•	'		during primary punch pusher cycle.
	4	Sec Pre-Read	SC 2 did not uncover prior to FCB2 during Sec Feed
-	5	Sec Pre-Punch	SC 4 did not uncover prior to FCB2 during Sec Feed
	6	Sec Punch Push	SC 4 did not uncover prior to Punch Push CB1
	'		during secondary punch pusher cycle
	7	Read Sta Early	Any Read SC (0-3) was covered at FCB1 during
<u> </u>		L	feed cycle
Z3 bit	0	Read Sta Late	Any Read SC (0-3) was covered at FCB4 during
			feed cycle
	1	Punch Station	SC 7 did not cover prior to FCB4 during feed cycle
	2	Print Station	SC 8 did not cover prior to FCB4 during feed cycle
	3	Cell 8 to 9	SC 9 did not cover prior to FCB2 during feed cycle
			(This check is only made if SC 8 was covered on
			previous feed cycle)
_	4	Corner Sta	SC 9 did not uncover prior to FCB3 during feed cycle
À	5	Jambar	The Stacker Jambar switch is transferred.
, ,	6	Cover Interlock	One of the cover interlock switches opened while
			executing an instruction.
			executing an instruction.

2560 MACHINE CHECKS (Jumper 01A-A3H2 P07 to ground)

Display Card		Machine Check	Definition
Z4 bit	0	Overlap Mode	This is not a Mach Check. This bit will be on if
			a print SIO and a Punch SIO were executed
			together. (Over lapped)
	1	Col Emitter RD/Wr	No Column Emitter pulses were detected prior
			to FCB2 during a Read
	2	Col Emitter Erase	Column Emitter pulses were detected prior to
			FCB1 during a feed cycle
	3	Extra Feed Clutch	A FCB1 pulse occurred without picking the feed
		cycle	clutch
			ı
	4	Feed CB sequence	One of the FCB pulses was missing or occurred late
	5	Punch Push Extra	Punch Pusher CB1 occurred without picking the
		cycle	punch pusher clutch
1			
,	6	Punch/Incr CB Seq	Either the punch pusher CB1, punch CBs 1 or 2,
			Incr Drive CBs A or B is missing or out of time.
	7	Print CB Sequence	Either Print CB1 or 2, or the Print 50-usec interrupt
		ŀ	is missing or out of time.

Note: On the Machine Checks that pertain to CBs, (bits 4, 6, 7) the micro program will load the missing CB information into TSO LSR 11. Diagnostics F21 and F22 will pull out this information and print it.



2560 PRINT CHARACTER CODES

Byte Positions 0 - 34 - 7	Character Printed	Card Code	Byte Positions 0 34 7	Character Printed	Card Code
01000000	blank	T28			
01001010	¢	T28	11000110	F	T6
01001011		T38	11000111	G	T7
01001100	<	T48	11001000	н -	T8
01001101	(T58	11001001	1	Т9
01001110	+	T68	Ì	1	
01001111	1	T78	11010001	J	E1
			11010010	K	E2
01010000	&	T	11010011	L	E3
01011010	ļ.	E28	11010100	М	E4
01011011	\$	E38	11010101	N	E5
01011100	•	E48	11010110	0.	E6
01011101)	E58	11010111	P	E7
01011110	;	E68	11011000	Q	E8
01011111		E78	11011001	R	E9
J I			1		1.0
01100000		E	11100010	S	02
01100001	/	01	11100011	Т	03
01101011		038	11100100	U .	04
01101100	%	048	11100101	V	05
01101101	-	058	11100110	w	06
01101110	>	068	11100111	×	07
01101111	?	078	11101000	Y	08
			11101001	Z	09
01111010		28	1		1
01111011	#	38	11110000	0	0
01111100	@	48	11110001	1	1
01111101	"	58	11110010	2	2
01111110	=	68	11110011	3	3
01111111	"	78	11110100	4	4
			11110101	5	5
11000001	Α	T1	11110110	6	6
11000010	В	T2	11110111	7	7
11000011	С	Т3	11111000	8	8
11000100	D	T4	11111001	9	9
11000101	E	T5	1		1

The above character set is the standard 63-character set for domestic 2560s. There is one additional EBCDIC character (1110 1010) which is used to print all 35 wires at once during a print rattle scan.

"E" indicates an 11-zone punch.

2560 EXERCISER PROGRAMS

FEED PRIMARY CARD

Address:

0000 F3 F0 00 Feed Primary Card 0003 C0 00 00 00 Branch Back

FEED SECONDARY CARD

Address:

0000 F3 F8 00 Feed Secondary Card

0003 C0 00 00 00 Branch Back

FEED PRIMARY/SECONDARY CARD (RANDOMLY)

Address:

C1 F3 00 07 TIO Any Busy 0000 F3 F0 00 0004 Feed Primary Card 0007 C1 F3 00 00 TIQ Any Busy 000B F3 F8 00 Feed Secondary Card

000E C0 00 00 00 Branch Back

READ PRIMARY CARD

Address:

0000 31 F0 00 14 LIO Read Length 0004 31 F5 00 16 LIO Read Addr 0008 F3 F1 00 Read Primary 000B C1 F3 00 0B TIO Any Busy 000F C0 00 00 08 Branch Back 0013 00 50 Read Length '50' 0015 01 00 Data Read in at 0100

READ SECONDARY CARD

Address: 0000

31 F0 00 14 LIO Read Length 0004 31 F5 00 16 LIO Read Addr 0008 31 F9 00 Read Secondary 000B C1 F3 00 0B TIO Any Busy 000F C0 00 00 08 Branch Back 0013 00 50 Read Length '50' 0015 01 00 Data Read in at 0100

2560 EXERCISER PROGRAMS (continued)

PUNCH AND FEED PRIMARY CARD

Address:

000 31 F2 00 17 LIO Punch Length 0004 31 F6 00 19 LIO Punch Address 0008 F3 F0 00 Feed Primary F3 F2 00 Punch and Feed Primary 000B 000 F C1 F3 00 0F TIO Any Busy 0012 CO 00 00 0B Branch Back 50 00 Punch Length '50' 0016 กาล 01.00 Hand Load Data at 0100

PUNCH AND FEED SECONDARY CARD

Address:

0000 31 F2 00 17 LIO Punch Length 31 F6 00 19 LIO Punch Address 0004 2000 F3 F8 00 Feed Secondary 000В F3 FA 00 Punch and Feed Secondary 000E C1 F3 00 0E TIO Any Busy 0012 CO 00 00 0B Branch Back 0016 50 00 Punch Length '50' 0018 01 00 Hand Load Data at 0100

PRINT PRIMARY CARD

Address:

31 F3 00 1A LIO Print Length and Head 0000 31 F4 00 1C LIO Print Address 0004 Feed Primary 0008 F3 F0 00 F3 F0 00 Feed Primary 000B F3 F4 00 Print and No Feed 000E C1 F3 00 11 TIO Any Busy 0011 0015 CO 00 00 0B Branch Back 0019 40 3F Print Length '40' hds 1 to 6 01 00 Hand Load Data for hd: 001B 1 at 0100 2 at 0140 3 at 0180 4 at 01C0 5 at 0200

6 at 0240

3277/3284 INDEX


Character Formats	5
Console/Attachment Service Procedures	2
Word Formats	4


3277 3284

3277 CONSOLE/ATTACHMENT SERVICE PROCEDURES

1. INPUT INHIBIT LOCK UP

Use the following procedure if INPUT INHIBIT occurs.





2. MICROCODE RELOAD

Starting with Release 6 (5415.8, C) and Release 2 (5415.D) the microcode will be reloaded if an attach. "NOT READY" is detected (or CPU start button pushed when in a "WAIT" state). ERAP History Table byte 3 will show 1F, 2F, 5F, 6F, 8F, or CF when this occurs.

3. MODEL II SUBSTITUTE FOR MODEL I

A 3277 Mod II can be used as a temporary substitute for a Mod II. Pull D2, F2, K2 cards from Mod II and replace with D2 and K2 from Mod I (See SYS/3 CPU SA 43) Display character will be double size.

4. DISPLAY 3277 ATTRIBUTE CHARACTERS

To display the "ATTRIBUTE CHARACTERS", jumper H2D07 to H2D08 on the 3277 logic board.

Bit Position	1	2	3	4	5	6	7	8	9	10	11	12	13
Attachment Buffer Word			Р	0	1	2	3	4	5	6	7		
Control Word 1	Busy	1	0	Poll	Read	Write	System Ready	Unlk Kbd	Erase Unprot	Reset Xmit Ck	Ack	Р	0
Control Word 2	Busy	1	1	Poll .	Spare	Printer Format	Printer Format	Start Print	Spare	Reset Smit Ck	Spare	Р	0
Attachment				0 = Char	D	Α	Т	Α	В	1 1	T	I	
Data Word	Busy	0	Cursor	1 = Atrb	1	2	3	4	5	6	7	Р	0
Device	Busy	0	Cursor	0 = Char	D	Α	T	Α	В	1	Т	Р	0
Data Word	Dusy	U	Cursor	1 = Atrb	1	2	3	4	5	6	7	r	Ů
						,							
3277 Status Word	Busy	0	Device Busy	Device Check	Xmit Check	Info Pending		Attentio	on I-D Bits	(AID)		Р	0
									,				
3284 Status Word	Busy	1	Device Busy	Device Check	Xmit Check	Info Pending	Not Ready	Spare	Equip Check	Spare	Spare	Р	0

^{*}Printer Format Bits

**AID Bits (Hex)

· οο	- 611	and EM	acntrol	14 lin	e of print)

= 40-character print line

= 64-character print line

11 = 80-character print line

00 = No AID

OC = PA1 OD = Clear

OE = Cancel

10 = Test request

11-1C = PF1 - PF2

1D = Enter

3277/3284 CHARACTER FORMATS

CPU STORAGE

	L		_											_					_
7		=	ш	0	-	5	က	4	S	9	7	8	6						1
		9	ш			s	۰	>	>	₹	×	>	2						
	٦	10	۵		_	¥	۰	Σ	z	0	۵.	ø	œ						-
		8	ပ		⋖	8	ပ	۵	ш	u.	ŋ	I	_						
		Ξ	8														_		7
		10	A	Ь															
	10	5	6																
		8	8	a D															
	Н	-	8	_		_					_				_				\dashv
		Ξ	7											• •	#	0		18	:
1	01	10	ဖ	1	_											%	I	٨	~
		9	2	æ										_	ø	•	_	٠.	г
		8	4	g.										•		V	_	+	_
		Ξ	6						ž				EM						
		2	2			s	+	,	>	*	×	>	2						
	8	5	-			. ¥	_	ε	c	0	٥	. 0	_						
		8			ø	q	ပ	70	e	•	5	ء							
	Γ		Γ	0	-	7	က	4	2	9	_	80	6	۷	8	ပ	0	ш	ŭ.
			7	0	_	0	-	0	-	0	-	0	-	0	-	0	-	0	-
	I.	۳	ဖ	0	0	-	-	0	0	-	-	0	0	-	-	0	0	-	-
	Bits 0,	Bits 2	2	0	0	0	0	-	-	-	-	0	0	0	0	-	-	-	-
_	ã	ă	4	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-

3277 3284

3277/3284 CHARACTER FORMATS (continued)

3277 BUFFER

Bi	ts :	2, 3	3		00	01	10	11
4	5	6	7		0	1	2	3
0	0	0	0	0	SP	&	-	0
0	0	0	1	1	Α	J	/	1
0	0	1	0	2	В	K	S	2
0	0	1	1	3	С	L	Т	3
0	1	0	0	4	D	M	U	4
0	1	0	1	5	E	N	V	5
0	1	1	0	6	F	0	W	6
0	1	1	1	7	G	Р	Х	7
1	0	0	0	8	н	Q	Y	8
1	0	0	1	9	1	R	Z	9
1	0	1	0	A	é		ы	:
1	0	1	1	В		\$		#
1	1	0	0	С	<	•	%	@
1	1	0	1	D	()	-	'
1	1	1	0	Ε	+	1	>	=
1	1	1	1	F	1	٦	?	"

3340 INDEX

Address Conversion Formula	 	28
AMOP	 	32
MOP Command/Operand Set	 	34
Bus and Tag Cables-5415/3340	 	30
CE Pack Organization	 	27
CE Panel Microprogram Control		
Command Decode and Sense Status Response	 	12
Controller and Device Interface Decode		
Customer Pack Format-3340 Cylinder 0	 	24
Data and Control Flow	 	
Data Module Connector Plug Chart	 	
OC Voltages		
Disk Error Display-5415/3340		
Equipment Check Index Table	 	17
Error Logging Locations-3340/3344		
External Sense and Control Registers		
Functional Packaging-Logic Gate	 	
Interfaces		
IOS Queues, 3340/3344		
Load and Unload States		
Load-Unload Timing		
Logic Levels		
Microdiagnostics		
MLM Quick Index		
Quick Fix List		
Sense Data Definition and Format		
Service Aid to Interchange A & B Spindles	 	
Track Formats	 	
Track Format, CE	 	. 8

DC16 - Disks TESTS

3340 REFERENCE INFORMATION


LOGIC GATE FUNCTIONAL PACKAGING

Panel .	A 1		
Location	Type	Function	Drive
A2	Conn	DEV I Interface In	A, B
A3	Conn	DEV I Interface Out (Terminated last drive)	A, B
A4	Conn	DEV-I Interface Out (Terminated last drive)	A, B
A5	Conn	DEV I Interface In	A, B
B2	Conn	Data and PLO In - from previous drive	A, B
В3	Conn.	Data and PLO Out - to next drive	A, B
C2	X871	Line Receivers, Decoders, and Counters	A, B
D2	X867	DEV-I Interface Bus In and Select	A, B
E 2	X872	Head Select, Difference Counter, Index	В
F 2	X872	Head Select, Difference Counter, Index	Α
G2	X863	Sector Counter and Compare (RPS)	A, B
H2	X868	Read/Write Controls and Safety	A, B
J2	X866	Read Detector	l
L2	X864	Data Module Sequence	В
M2	X864	Data Module Sequence	Α
N2	X865	Access Sequence and Control	В
P2	X865	Access Sequence and Control	A
Q2	X862	Servo Analog Controls	В
R2	X862	Servo Analog Controls	A
Q4	X861	Servo Logic Controls	В
R4	X861	Servo Logic Controls	A
S2	P377	Servo Amplifier	В
T2	P377	Servo Amplifier	A
S4	X859	Magnet Driver and Switch Integrators	В
T4	X859	Magnet Driver and Switch Integrators	A
U2	Conn.	Servo Pre-Amplifier Signal	В
U3	Conn.	Servo Power Amplifier Drive Lines	В
U4	Conn.	Data Module Sequence	В
U5	Conn.	Drive Switches and +24 V	В
- V2	Conn.	Servo Pre-Amplifier Signal	A
V3	Conn.	Servo Power Amplifier Drive Lines	Α
V4	Conn.	Data Module Sequence	Α
V5	Conn.	Drive Switches and +24 V	Α
Y1 -	Conn.	CE Panel Control	TA, TB
Y3	Conn.	Read/Write Matrix - Upper A2	В
Y4	Conn.	Read/Write Matrix - Upper A2	A
Z1	Conn.	Read/Write Matrix - Lower A3	В
Z2	Conn.	Read/Write Matrix - Lower A3	A


LOGIC GATE FUNCTIONAL PACKAGING (continued)

Panel A	12						
Location	Туре	Function					
C2	Conn.	CTL I Tag Lines (Standard Interface)	A				
С3	Conn.	CTL-I Tag Lines (Standard Interface)	Α				
C4	Conn.	CTL-I Bus Lines (Standard Interface)	A				
<u>C</u> 5	Conn.	CTL-I Bus Lines (Standard Interface)	_A				
F2	X851	CTL-I Bus In, Bus Out and Bus In Assembly					
		Register	A, B				
G2	X856	Polling and Selection (Address Plugging)	A, B				
H2	X759	Switch Status Registers (String Switch)	Α				
J2	X759	Switch Status Registers (String Switch)	В				
K2	X855	Assembly Bus and Response Control	A, B				
L2	X854	CTL-I Bus Out, Operation Control and CE					
		Display					
			A, B				
P2	X857	Gap Counter Control	A, B				
0.2	X858	Macro Execution Control	A, B				
R4	X852	ECC Control and Shift Register	A, B				
S2	X853	Serializer/Deserializer (SERDES)	A, B				
T2	X757	PLO and VFO	A, B				
U4	Conn.	CE Panel Out	A, B				
U5	Conn.	CE Panel In	A, B				
	Conn.	Data and PLO In	A, B				
∨4	Conn.	DEV-I Interface in	A, B				
∨5	Conn.	DEV-I Interface in	A, B				


DATA MODULE CONNECTOR PLUG CHART (MLM, R/W 340)



LOAD AND UNLOAD STATES




INTERFACES (MLM, OPER 90)




Sequence/Control cables from System (P/N 5351178)

> Note: Terminator P/N 2282675. If this is last controller in line.

DATA AND CONTROL FLOW (MLM, OPER 40)



TRACK FORMATS (MLM, OPER 20 and 21)



CE TRACK FORMAT

Each CE track must meet the following conditions:

- Standard HA and R0.
- R1 data length = 256 + ECC.
- R1 data pattern is 7777FFAA7777FFAA . . etc.,

from index to end of R1, both even and odd.

LOGIC LEVELS

Logic Family	Plus	Minus
SLD	+7.72 V Maximum Up	-0.30 V Minimum Down
	+2.00 V Minimum Up	+0.00 V Maximum Down
MST-1	-0.61 V Maximum Up	-1.52 V Minimum Down
	-0.97 V Minimum Up	-2.38 V Maximum Down
NPL	+6.00 V Maximum Up	+0.70 V Minimum Down
	+1.70 V Minimum Up	+0.00 V Maximum Down

DC VOLTAGES

Supply		Range	Test Point	Notes	
+24 Vdc Local	+21.6 V	to	+26.4 V	EC 603 F	1
+24 Vdc Bootstrap	+19.2 V	to	+30.7 V	TB 101-1	2, 3
-24 Vdc	-24.0 V	to	-28.8 V	A1L2D03	1
+12 Vdc	+12.0 V	to	+14.4 V	A1R2D05	
-12 Vdc	-12.0 V	to	-14.4 V	A1M2D06	l
- 4 Vdc (A02 only)	- 3.84 V	to	- 4.16 V	A1P2B06	4
- 4 Vdc (B01/B02)	- 3.72 V	to	- 4.40 V	A1P2B06	4
+6 Vdc	+5.76 V	to	+6.24 V	A1J2B11	5
-36 Vdc	-36.0 V	to	-43.2 V	TB 101-3	2


Notes:

- 1. On VCM front mounting plate.

- 2. On side of logic gate.
 3. In 3340-A2 module only.
 4. Adjustable in 3340-A2 module only.
- 5. Adjustable in all 3340 modules.

Note: All voltages are measured with respect to ground and with the data module loaded and ready. Use digital voltmeter. See PWR 090.

MECHANICAL LOAD-UNLOAD TIMING (MLM, DM 640)



MLM QUICK INDEX

Note: Start all normal analysis from MLM START 100.

Function	MAP Page	OPER	SENSE
Controller Errors, cause Error Alert			
Control Interface Bus In Parity	CTL-I 390	90	107
Control Interface Bus Out Parity	CTL-1 370	90	107
Control Interface Tag Bus Parity	CTL-1 380	260	108
Device Bus In Parity	DEV-I 180	260	108
Device Bus Out Parity	DEV-I 122	280	108
Device Tag Bus Parity	DEV-I 120	260	108
Drive Selection Check	DEV-1 110	106	108
ECC Check	DATA 200	280	108
Gap Counter Check	DATA 240	260	108
I Write Sense — I Write Fail	DATA 120	200	108
Monitor Check		260	108
	DATA 220	260	
No PLO Input	DATA 260		108
PLO Check	DATA 270	260	108
SERDES Check	DATA 250	260	108
Write Data Check	DATA 230	-	_
Drive Errors that cause Error Alert			
Capable - Enable	R/W 210	260	107
Control Check	R/W 250	260	107
DM Sequence Error	DM 100	-	107
DM Locked Up	DM 352/500	_	-
False Drive Check	DEV 1 240		
Index Check	RPI 100	260	107
Low Gain Check (Fixed Head)	R/W 290	200	107
		-	
Multiple Head Select	R/W 200	260	107
R/W Interlock Check	R/W 240	260	107
Sector Compare (RPS)	RPI 500		107
Transmit Target (RPS)	RPI 600	-	107
Transition Check	R/W 260	260	107
Write Current Check, Not Writing	R/W 270	260	107
Write Current Check, Writing	R/W 275	260	107
Write Overrun	R/W 220	260	107
R/W Check End Conditions	CTL 210	-	106
Command Overrun	CTL-I 223	-	110
ECC Data Check	DATA 207	260	108
No Address Mark Found	DATA 130	-	
No Sync Byte Found	DATA 135	~	-
Sync Out Time Check	DATA 110	-	109
Track Overrun	DATA 160	-	-
Read Data Checks	†		
Controller	R/W 306	_	106
Correctable Data Checks, FSI 0000	R/W 300	_	105
Data Module Problems	R/W 340	-	I.
		_	_
Drive Problems	R/W 302	-	
Uncorrectable Data Checks, FSI 494X		-	105
Miscellaneous	R/W 312	-	
Others:	1		1



COMMAND DECODE AND SENSE STATUS RESPONSE (MLM, OPER 99-100)

							Sense		ense AR			Sense Status 0						
Comman	d	Seek Start	Attn Reset	Check Reset	Rezero	Drive Sync	Difference Ctr	F	ixed ead	Sen Tar		Fixed Head	Sense Status 1	Sense Status 2	Sense Status 3	Sense Status 4	Sense Read/Write	Sense Read/Write
CTL I Ta	g																	
DEVIT	ıg																	
Hex Code	е	×8	X4	ХC	X2	XA	Х9		X5	,	kD.	03	83	43	23	13	X8	X 7
٠	Bit 0		Reset	Reset		Sync)	e Counter	нав		get		0	(Drive Checks)	Sequence)	Switch Status,	Access Status)	Read/Write	Transfer Sector Count
DEVICE BUS OUT	2	Seek Starr	Attention	Check	Rezer	Spare (Drive	se Difference	Sense H/		Sense Target		0	Status 1	Status 2 (DM o o o o	T Coad	Status 4	Sense	Write Gate
	4	1	0	1	0	1	Sense 1		0		1	0	Sense	Sen Se	Status	Sense	1	Address Mark Ctrl
	5	0	11	1	0	0	0		1		1	0	0	0	Sense	0	0	1
	6	0	0	0	1	1	0		0		0	1	1	1	1	1	1	1
	7	0	0	0	0	0	1	L	1	Ĺ	1	1	1	1	1	1	1	1
	Bit 0	Device Status	Device Status	Device Status	Device Status	Not Used	Difference Counter 128		irection In	FIP:	S talled		DM Loaded Latch	DM Size Check	Drive Start Switch	Access Timeout Check	Multi Head Check	
	1			-			64	C	ifference ounter 56		64		Sector Compare Check	DM Seq Latch 4	DM Present Switch	Overshoot	Capable Enable Check	Interface Check
	2						32			;	32		Motor at Speed	DM Seq Latch 2	Cover Locked Switch	Servo Off Track	Write Overrun	Drive Check
DEVICE	3						16	Register	16		16		Air Belt Switch	DM Seq Latch 1	DM Unloaded Switch	Track Crossing	Index Check	Read/Write Check
BUS IN	4			-			8	Address P	8	Target Register	8		Write Enable	10 Second Timer	DM Loaded Switch	Servo Latch	R/W Interlock Check	On Line
	5						4	Head	4	E	4	Low Gain Check	Fixed Head DM Size 4	DM Sequence Check	Air Belt Switch	Linear Mode Latch	Control Check	l Write Sense
	6						2		2		2	0	DM Size 2	Bias Disable Switch	Carriage Home	Control Latch	Transition Check	Index Mark
	7		1	•		1	1		1		1	0	DM Size 1	Odd Track	Motor at Speed	Wait Latch	Write I Check	Active Track
Posted In Sense By		8	8	. 8	8	8						19	9	10	11	16	12	8

																					S	et HAR						
Command		Rea	d Operation	on.	Wr	ite Operati	ion	Select	t Device		Read	Status		s	et Rea	d/Write	Sense i	nterface	Diag nost Set		No Fixed Head	T -		Set Difference	æ		Set Cyline	nder
CTL I Tag		0E			0F			83		84				85			89		8A	8	3			8C			8E	
DEV I Tag		Not Used			Not Used			0		Not Used				7			1		2	3				4			6	
	Bit	Modifier Bus		of Read Op	Modifier Bits		of Write Op ed by bits 0-3	CTL Bus Out	DEV Bus Out					CTL Bus O	ut	DEV Bus Out							Devic	e Bus				
	0		0001 0010	Clock G3 Clock G2 Read G4		0010 0011	Write G2 Format Reorient	CA4						Not U	sed	Xfr Sector Count	:		Servo Reset	D	rection			Difference Counter 128	e		Cylinde Addres Registe	ss
	1		0100 0101	Read G1 Read G3 Read G2		0100 0101	Format G1 Format G3 Format G2	CA2								Write Gate			Go Home	c	fference ounter 56			64			128	
	2		0111	Read G3		0111	Format Erase	CA1								Unsquelch	i			R	eserved	\neg		32		1	64	
Control Bus Out	3		1110	AM Search Special Read G2		1100	Write G4 Special Format G1 Special	CE	CE Spare		Bus Out	Not Used				Read Gate	Bus Out	Not Used	Spare	A	ead ddress egister 10	5		16			32	
	4	Count 8	'		Count 8	,	Format G2	Reserved	0							Addr Mark Gate			Set Lov Gain Ch					8			16	
	5	4			4			DA4	DA4	1						1				4				4			8	
	6	2			2			DA2	DA2							1			Force Multihe Check	ad 2				2			4	
	7	1			1			DA1	DA1	Read/M	rite On	Read/W	rite Off		,	1			Decrem Differer Counte	nce				1			2	
		Tag Valid	Normal . End	Check End —	Tag Valid	Normal . End	Check End —	CTL Bus In	DEV Bus In	CTL Bus In	DEV Bus In	CTL Bus In	DEV Bus In	CTL Bus Ir	,	DEV Bus In	CTL Bus in	DEV Bus In										
	0		0	Command Overrun		0	Command Overrun	CA4	Reserved	CTRL Check		CTRL Check		Undet	fined	Reserved		Reserved	Undefin	ed	Device Status		evice atus	Device Status		evice atus	Devi Stat	
	1		0	Data Overrun		0	Data Overrun	CA2	Interface Check	Interface Check	Interface Check	Interface Check	Interface Check			Interface Check												
	2	Lost Orientation	0		Lost Orientation	0		CA1	Drive Check	Drive Check	Drive Check	Drive Check	Drive Check			Drive Check												
Control	3		0	ECC Data Check		0	Track Overrun	0	Rd/Wr Check	Rd/Wr Check	Rd/Wr Check	Rd/Wr Check	Rd/Wr Check			Rd/Wr Check		0										
Bus In	4	Status Overrun	0	No AM Found	Status Overrun	0		0	On Line	On Line	On Line	On Line	On Line			On Line												L
	5		0	No Sync Byte Found		0		CA4	DM Attention	l Write Sense	1 Write Sense	DM Attention	DM Attention			Write Sense										1		L
	6	Read G1 Unoriented	0	Data Found		0		CA2	Busy	Index Mark	Index Mark	Busy	Busy			Index Mark	Drive Bus Out Parity	Drive Bus Out Parity										L
	7	Active Track	0		Active Track	0		CAI	Seek/ Sector Complete	Active Track	Active Track	Seek/ Sector Complete	Seek/ Sector Complete		,	Active Track	Drive Tag Bus Parity	Drive Tag Bus Parity			-					1		-
Posted in Sense Byte					7				8	8	8	8	8			8	20		8	8		8		8	8		8	

3340 QUICK FIX LIST

CAUTION

Do not spend over ten minutes of diagnostic time using this Quick Fix List. If the Possible Causes listed do not correct the problem, go immediately to the normal MLM procedures.

FSI	Error Description	Possible Causes	Run Micros
10××	Device Interface Check	Cables and Connectors	A2, A3,
		A1C2, A2F2	AA, AB
11xx	DM Sequence Check	A1M2(L2), A1T4(S4)	AC, B3
		Cables and Switches	
			A4, A6, A7
12xx	Access Timeout	Servo Cards, * A1P2(N2)	AB, AA, AE
			AD, AF
1301	Sector Compare Check	A1G2 (RPS only)	A5
1310	False Drive Check	A1P2(N2)	A5, AA
14xx	Read/Write (R/W) Safety	R/W Matrix Cards,	A3, A5,
		A1H2, A1J2	AD, AF
15××	Overshoot Check	Servo Gain (Run A7)	A3, A4, A6
		Servo Cards, *Carriage	A7, A8, AA
		Home Photocell A1P2(N2)	AB
16××	Servo Off Track	Servo Cards, *A1P2(N2)	A3, A4
1910	Error Alert (not defined)	A2L2, A2F2	A0, A1
1914	Sync Out Timing Error	Bus Terminators A2F2	A1, A4, A6
			A8, AD, A
1917	Transmit rlead		
1918	Difference Error	A1F2(E2), A1C2	A2, A3
49××	Data Check No Sync	R/W Max Cards	AF. B1
	Byte Found	A1J2, A2S2	
9001	No Tag Valid R/W Op	A2T2, A2K2, A2G2	A4, A6
9004	Time Out for Index	A1H2, A1F2(E2)	A5
9005	ECC Hardware Check	A2R4	A1, AE
	Busy Missing After Seek		A3, A4, A6
9009	Start	A1P2(N2)	A7, A8, AA
			AB
900A	Physical Address Check	Drive Address Jumper	A2
900F		A1D2	
9001	Attention Check	A1P2(N2)	A2, A3, A4
	I Write Fail	A1H2 R/W Matrix	A5 AF
9104	I Write Fail		AF
	CTL 1 or DEV I Bus In	Cards	1
91×8		A2F2, A1D2, Cables	A1, A2
0440	Parity Check DEV I Bus In Parity	and Connectors	A2
9110		A2D2, Cables and	A2
0400	Check	Connectors	
9120	One of Eight Check	A1D2	A2
9180	CTL-I Tag Bus Parity CTL-I Bus In Assembly	A2K2 A2K2	A1
91FC		MENZ	AI
0200	Failure	A2K2	
9200	False CTL Error		A1
9202	ECC Hardware Error Monitor Check	A2R4	AE
9204	Monitor Check Monitor ECC	A2L2, A2P2(N2) A2P2(N2)	A1, A2, A1
9206	Hardware Error	METZINZI	AU, AE
9208	Write Data	 	
9208 920C	Monitor Check	A2S2	AD 45 4
			AD, AE, A
921X	Gap Counter	A2P2, A2Q2	
92××	Shift Register	A2S2	A3, AD, A
9240	No PLO	PLO Cable, A1H2,	A3, AF
000	n o c	A2T2, A1T2(S2)	A3, AF
928× 92C0	PLO Error	A2T2	A3, AF
92CU	No PLO - PLO Error	PLO Cable, A1H2, A2T2, A1T2(S2)	A3, AF

* Servo Cards

A Side — A1R2 (**), A1R4, A1T2, Power Amp A B Side — A1Q2 (**), A1Q4, A1S2, Power Amp B

** If cards A1R2 or A1Q2 are changed, check adjustment. Use micro A7, Adjust Mode.

	Comment and				3	š			
 A A	Condition	0	-	2	3	4	s	9	
		Command	Intervention	Chi Bus Out	Equipment	Data	Overrun	Trk Condition J Check	Seek 1 Check
_		Permanent Error	Invalid Trk Format	End of Cylinder	Unused	No Record Found	File Protected (not used with System/3 DSA)	Write	Operation Incomplete
2		RPS Feature Present	Correctable	Unused	Environmental Data Present	Unuxed	Data Module Size - 70F Fixed Head	Data Module Size 70 Mb	Date Module Size - 35 Mb
			_	RESTART COMMA	RESTART COMMAND (Provided only when byte 1 bit 7, Operation Incomplete, is active)	en byte 1 bit 7, Operat	ion Incomplete, is ac	live)	
		∢	80	0	PHYSICAL DRIVE	PHYSICAL DRIVE IDENTIFICATION	<u> </u>	9	I
2		128	- 49	33 רכ	LOW ORDER LOGICAL CYLINDER ADDRESS	CYLINDER ADDRE	55	2	-
۰		HIC	HIGH ORDER LOGICAL CYLINDER ADDRESS	CYLINDER ADDI		and Log Trk 8	LOGICA LOGICA	LOGICAL TRACK	I Log Trk 1
1			FORMAT	FORMAT (bits 0.3 hex)			MESSAGE CC	MESSAGE CODE (bits 4.7 hex)	

				-					
Formet									
•	Drive Status R/W OH	Controller Check	Device Interface Check	Drive Check	Read/Winte Check	On Line*	Data Module Attention	Busy	Seek Complete/ Search Sector
•	Drive Status R/W On	Controller Check	Device Interface Check	Drive Check	Read/Write Check	On Line	Write Sense	Index Mark	Active
6	Checks Status	Data Module Loaded Switch Latched	Sector Compare Check	Motor at Speed Latched	Air/Belt Switch Latched	Write Enable	Data Module Size 4 Bit I Fixed Head	Data Module Size 2 Bit 70 Mb	Data Module Size 1 Bit 35 Mb
2	DM Seq. Control	Data Module Size Check	Data Module Latch 4	Data Module Latch 2	Data Module Latch 1	Check Latch	Data Module Sequence Check Latched	Bias Disable switch	Odd Track
=	Load Switch Status	Drive Spart Switch	Data Module Present Switch	Cover Locked Switch	Data Module Unioaded Switch	Data Module Loaded Switch	Air/Beig Switch	Carriage 1 Home	Motor at Speed Switch*
12	R/W Safety	Multiple Head Select Check	Capable/ Fnable Check	Write	Index - Check	R/W Interlock Check	Control Check	Transition Check	Write Curent Check
:	No Seek Check		CONTRO (For Mess	CONTROL INTERFACE BUS OUT	IS OUT		For Message Code	EXPECTED DRIVE STATUS/DATA	_
2	Check	128	64	PREVIOUS 32	PREVIOUS LOGICAL SEEK ADDRESS LOW ORDER CYLINDERS	RESS LOW ORDER	CYLINDERS	1 2	-
2	No Seek Check				CONTROL INTE	CONTROL INTERFACE BUS IN (At the time an error was detected)	-	-	_
: 	Seek Check	PREVIOUS LO	PREVIOUS LOGICAL SEEK ADDRESS HIGH ORDER CYLINGERS	IESS HIGH ORDE	R CYLINDERS	Trk. 8	Track	Track Address	Tek 1
5					(At the time an error was detected)	FACE TAG BUS or was detected)	-	-	
92	Acores	Access Time Out Check	Overshoot Check	Servo Off Track Check	Track Crossing*	Servo	Linear Mode	Control Latch	Wait Latch
11	Controller Checks	PLO Check	No PLO Input	SERDES Check	Gap Counter Check	Write Data Check	Monitor Check	ECC 1 Check	ECC Zeros I Detected*
81	Micro Detected Errora		_	_	_		CODED ERROR CO	CODED ERROR CONDITION (Bits 4.7 hex)	· -
2	Status	Set R/W on					Low Gain	_	Fixed Head Fixture
8	Interface Checks No Seek Checks	Control Interface Tag Bus Parity Check	Control Interface Bus Out Parity Check	Drive Selection Check	Device Bus In Panty Check	Control Interface Bus in Parity Check	l Write Fail	Device Bus Out Parity Check	Device Tag Parity Check
	Seek Check	128	9	PRESENT 32	PRESENT ADDRESS LOW ORDER CYLINDERS (Read from disk)	ER CYLINDERS (R	ead from disk)	2 1	1 1
2	Seek Check		512	PRESENT ADDRE	SS, HIGH ORDER CY	LINDERS AND T	PRESENT ADDRESS, HIGH ORDER CYLINDERS AND TRACK (Read from disk)	ti) 1 Trk. 2	1 Trk. 1
a					FAULTSYM	FAULT SYMPTOM CODE	_	_	
8					FAULT SYM	FAULT SYMPTOM CODE	_	_	
ž	Note 1: Formar 1 Messages Run 7 = XX	2 %				Note 2:	Note 2: Format 4 Messages	*Indica	"Indicators that are not normally on when drive is
0:	No Message		A1	Seek verification	Seek verification check on physical address	9 \$	Data Check, HA	Ready	Ready and Online.
2	Hanshitt Larget CITON Microprogram detected arror (defined by byte 18)	Bed error (defined b)			n drive		Count field date check	Heavy	Heevy line shows drive
5 3	Transmit FHF error	,	01		Defect skipping recrientation check	# C# C#	Key field data check	check	check conditions
2.2	Unexpected drive status	etus	76		NA COLUMNIA		Detained data check HA field no sync byte found	מש	
9 2	Transmit cylinder address error	dress error					Count field no sync byte found	found	
2	Transmit difference error	error				•	Deta field no sync byte found	orug	
61	Drive status hot as expected during Read IPL	xpected during Reac	1 IPL						

This page intentionally left blank.

EQUIPMENT CHECK INDEX TABLE (Sense Byte 0, Bit 3)

Syste	100	M.are	83			Symp	
Som		Mess		Error Type	F\$I	MUM	Notes
Byte	Bit	Stop	Bit		Code	FSI	
18	4-7	None	-	Microprogram Error	900×	900	
				Error condition in			
		1	l	hex code See	l l		
		Į.		MLM SENSE 108	1	1 1	
8	0			Controller Check	9×××	9××	
- 17 -	ŀ ŏ -	EA	0	PLO Check	92××	921	
"	Ĭ		i	No PLO Input	92××	921	
	2	i	2	SERDES Check	922×	921	
	3	1	3			921	
		l		Gap Counter Check	921x		
	4	1	4	Write Data Check	920x	920	
	5		5	Monitor Check	920x	920	
	6.	L	_6_	ECC Check	920x	920	
20	0	EB	0	CTL I Tag Parity	9180	910	
	1	1	1	CTL Bus Out	9140	910	
		1		Parity	1		
	2	1	2	Drive Select Check	9120	910	
	3	1	3	DEV I Bus In	911x	910	
	1	1	1	Parity	1		
	۱ ۵	i	4	CTL I Bus In	9108	910	
	1 -		l '	Parity	5,00	3.0	
	5	i	5	I Write Fail	9104	910	
8	1	E4	1	Device Interface Check	10××	100	
- 20	6 -	† ŧċ -	6	DEV I Bus Out	100x	-100	
20	١°	1 50	۰ ا		TOOX	100	
	١.		١.	Parity			
	1		7	DEV I Tag Parity	100x	100	
8	2	E4	2	Drive Check	1.		
9	0	E 5	0	DM Loaded Switch	11xx	110	1
	1		1	Sector Compare	1301	130	
	1	l		Check	1		
	2	i	2	Motor at Speed	11××	110	1
	3		L 3	Air and Belt Switch	11xx	110	_ 1_
10	0	E6	0	DM Size Check	HIFF	110	
	4	1	4	DM Check Latch	11xx	110	
	5	ł	5	DM Sequence Check	11xx	110	
16	Τō	E9 -	0	Access Timeout	120x	120	2
		1	-	Check			
	1	1	١,	Overshoot Check	150x	150	2
	2		2	Servo Off Track	160x	160	2
	1 -	1	1	Check			•
8	3	E4	3	Read or Write Check	14xx	140	
-12	ŧŏ.	† FR -	-ŏ-	Multi Head Select	14××	140	
12	l i	١ ،	1	Capable Enable	14××	140	
	Ι'	1	Ι'	Check Chapte	, 4××	190	
		1	١.		1		
	2	1	2	Write Overrun	14xx	140	
	3	1	3	Index Check	14xx	140	
	4	1	4	R/D Interlock	14××	140	
	1	1		Check	1	1 1	
	5	1	5	Control Check	14xx	140	
	6		6	Transition Check	14××	140	
	7	1	7	Write Current	14××	140	
	t 5	T EF T	5	Low Gain, FHF	14F x	140	
19	1 5						

- 1. Switch normally closed with drive Ready. Error is latched if switch
- opens. Error also causes Intervention Required (Byte 0, Bit 1)
- 2. Also causes Seek Check (Byte 0, Bit 7). 3. Normally On. Error if OH. Error also causes Intervention
- Required (By to 0, Bit 1).

ADDING OR REMOVING CARDS

To add or remove cards, it is recommended that power be turned off on the entire 3340 string. If this is impractical, add or remove cards with procedure

- 1 or 2.
 1. For cards in Panel A1, positions C2, D2, G2, H2, J2, and R/W Matrix
 - cards always turn power off by: a. Vary both drives offline. b. Turn off CP 210/(CP 401).

Note: If A2 module, power drops on entire string. If B1/B2 module, power is only removed from 3340 being serviced.

- For all of Panel A2 and the cards in Panel A1 positions F2 (E2), M2 (L2), P2 (N2), T2 (S2), T4 (S4), A2 (R2), Q4 (R4) plus the Power Amplifier:

 - b. Place the drive in CE Mode.
 c. Turn the +24 V switch off at the CE panel.
 Turn the -36 V CB off: A drive CP 408.
 B drive CP 407.

Note: B drive cards shown in (xx).

	Linked Series No. 1	Linked Series No. 1 (Cont.)
A1 C	ontroller Interface	A4 Dynamic Servo Test No. 1
1	Pre Selection	1 Rezero and Read Home Address
2	Selection	2 No Motion Seek, Read HA
	Parity Check Buses	3 Overshoot Check
	Valid Tags Test	4 Track Following Timer
	Bus In Assembler	5 Seek 1 Cyl. Increments
	evice Interface and Logic	6 Seek 2 Cyl Increments
	Drive Selection	7 Seek 50 Cyl Increments
2	Tag and Bus Out Parity	8 Seek 116 Cyl Increments
	Bus Out and In Wrap Selection and Rejection	9 Seek 174 Cyl, Increments 10 Rezero, Seek 12 Cyl. Read HA
	Valid Drive Tags	AE Error Correction Code
	Invalid Drive Tags	1 ECC Reset
7		2 ECC Read Normal Data
	Head Address Register	3 ECC Read Correctable
	Difference Counter No 1	4 ECC Read Uncorrectable
	Difference Counter No. 2	5 ECC Write Burst
	Optional CAR Test	
	ata Module and Control	1
1	Data Module Status	Linked Series No. 2
	Access Timer Accuracy	A6 Dynamic Servo No. 2
	Recalibrate Test	1 Access Time Accuracy
	No-Motion Seek Test	2 Open Servo Loop Test
	Unsuppressible Register	3 Coarse Velocity Gain
	Set R/W Tags	4 Rezero Area Detection
	Force No PLO input	5 Rezero From Outer Crash
	Servo Off Track Verify	6 Rezero to On Track
	ndex and Sector Tests	A8 Dynamic Servo No. 3
	Target Register Test	1 Access Mode Select
	Index Test	2 Difference Count Version No. 1
	Force Multi Head Check Force Sector Compare	3 Access Mode Acceleration 4 Target Track Capture
	Sector Compare Attention	5 Difference Count Version No. 2
	Sector Compare Timing	3 Billerence Count Version 140 2
	Sap Counter Tests	
1	Data Transfer Checks	Non-Linked Utilities
2	G1 Gap Tolerance	A0 CE Panel Test
3	Extended G1 Gap Tolerance	A7 Servo Adjustment
	Modulo 16 Counter	1 Coarse Adjustment
	G2 Gap Tolerance	2 Fine Adjustment
	G3 Gap Tolerance	A9 Incremental Seek
	Data Transfer	AA Cylinder Seek Test
	Write Safety Checks	AB Random Seek Test
	ormat Read and Write	AC Data Module State Analysis
1	Read G1 Unoriented	BO Reformat CE Tracks
	Oriented and Unoriented Force Command Overrun	B1 Read (Any Track or Cylinder) B2 Write (CE Tracks only)
	Force Sync Out Timing	B3 Device Status Display
5	Test Allow HAR Function	B4 Tag Cycle Utility
	Write Full Track G2	B6 String Switch Feature
	Write G2/Force Track Overrun	B7 Carriage Go Home Test
	Write/Format Write G2	BF Controller Interface
	Read/Clock G2 Force No	(Run from 115 or 125)
	Sync Found	OR
	Format Write G3. Read G3	HC Controller Interface
10		
	Read G3 and AM Search	(Run from 3830 2, ISC, or IFA
11	Read G3 and AM Search	1 Bus and Tag Hot Line Test
11 12		1 Bus and Tag Hot Line Test 2 Tag Bus and Bus Out Test
11 12 13	Read G3 and AM Search Format Erase and No AMF	1 Bus and Tag Hot Line Test
11 12 13 14	Read G3 and AM Search Format Erase and No AMF Special Format R/W G1	Bus and Tag Hot Line Test Tag Bus and Bus Out Test
11 12 13 14 15	Read G3 and AM Search Format Erase and No AMF Special: Format R/W G1 Format Write G1 and Read G1 Skip Displacement	Bus and Tag Hot Line Test Tag Bus and Bus Out Test
11 12 13 14 15	Read G3 and AM Search Format Erase and No AMF Special Format R/W G1 Format Write G1 and Read G1	Bus and Tag Hot Line Test Tag Bus and Bus Out Test Control Lines Test

CE PANEL MICROPROGRAM CONTROL (MLM, MICRO 10)

	Switch Control Meaning	_1	Lights Display Meaning
00	Start/Stop on Execute	82	Microprogram Loading
01	Bypass Errors	8C	Microporgram Running
02	Loop Routines	8D	Dynamic Error Display
03	Bypass Errors and Loop	C0	Invalid Routine Request
04	Inhibit Linking	CA	Micro Loaded and Ready
05	Inhibit Link and Bypass	CE	Normal Program Stop
06	Loop Single Routine	CF	Normal End
07	Loop and Bypass Errors	Dx	Parameter No x Required
08	Reset Run Options	E1	Error or Message Stop
10	Enter Parameters	E×	Message Byte No x Display
20	Display Message Byte	Fx	Storage Control Error
30	Reset Diagnostic Control	-	
	(Functional Disk Only)	1	

3340/3344 DISK IOS OUFUES

Disk 10S contains an area called the 3340 IOS queue that can provide amortant orbination to the hardware CE on both device and adapter problem. A PSR will be receded to locate the appropriate queue and extract the information from the memory rating. Espa-1 shows a physical layout of the 3340 IOS queue with appropriate description of content Sense information, which should be of prime concern to the hardware CE is located at displacements. A B.C.D and 40.

Sense bytes 0,1 at displacements C and D respectively are updated after every error, additionally, Sense bytes 2,3 at displacements A and B, respectively, are updated for adaptive checks. The 24 bytes of sense information at displacement 40.57 are updated by a displacement error, and instruction which is performed for all temporary and permanent error.

The information contained in the IOS queue can be used with halts and messages as well as process checks. Figure 2 contains a list of halts and messages issued by 3340 IOS. A brief description of each halt is given as well as the most probable cause (hardware (H) and software (S)).

3340 IOS QUEUES DISPLAY PROCEDURE

The following procedure may be used to display the 3340 IOS QUEUES on the Model 15 system console:

- 1. Press PF10 key "enter command" will display
- Key: Dispace, CORE, enter key: the first 80 bytes of core will be displayed.
- Key: space,0132, enter key: the address of the start of the 3340 IOS QUEUS will be the first two bytes.
- Key the address of the 3340 IOS Q (found in step 3): space, രൂത്തെ, enter key
 the first 80 bytes of the first 3340 IOS Q will be displayed.
- Key: F,enter: the next 80 bytes will be displayed (since each QUEUE is 87 bytes long, this will be the last seven (7) bytes of the first queue and the first seventry-three (73) bytes of the second queue).
- * "P1403" may be entered to print any display (P1403, enter key)
- Keying "F" or "B" plus the enter key will page forward or backward, respectively, 80 bytes at a time. Keying "C, enter key" will cancel the display function.
- On a four (4) drive system, alternately keying "F,enter key" and "P1403, enter key" once the address of the start of the queues is obtained will allow you to display and print all four of the queues (5 pages).
- The procedure for using the Display Core function and a layout of the 3340 IOS QUEUE may be found in the System/3 Model 15 System Data Areas and Diagnostic Aids Hairdbook.

3340/3344 DISK IOS QUEUES - MODEL 15

There is one 87-byte queue for each 3340/3344 disk drive on the system. A pointer in SYSCOM points to the first queue. The queues are chained together.

Disp		Lng	
Hex	Label	Dec	Description
00	D10DQ2		Start of 3340/3344 queues
00 57	Q3340A	87	Queue for D1
58-AF	Q3340B	87	Queue for D2
B0-107	Q3340C	87	Queue for D3
108-15F	Q3340D	87	Queue for D4

Format of Each 87-Byte Queue

Disp Hex	Label	Lng Dec	Description
00-01	QFIRST	2	Address of first element in IOQE
			table for the drive
02 03	QLAST	2	Address of last element in IOQE
			table for the drive
04-05	QDLOG	2	Reserved for DLOG
06-07	QSELF	2	Address of the start of this queue
08-09	SAVEOP	2	Q code and R byte of last operation
			started for this drive
OA-OD	QSENSE	4	Adapter sense bytes
QE-OF	NXTQUE	2	Address of next queue
10-13	QLSTSK	4	Cylinder/head number of last seek
14	QSTAT2	1	Status byte for drive
15	QSTATS	1	Status byte for drive
16 1F	COUNT	10	Left end of 10-byte DDCF field
20 23	QDIAGS	4	Diagnostic sense area
24-25	DDAREA	2	DDDR residual sense area
26 27	ADCSNS	2	Sense area for attachment status
28-2C	HAFLD	5	Left end of read area home address
2D-35	ROFLD	9	Left end of read area for RO count
36	QFLGID	1	Drive hex ID
37	QQCODE	1	Q code for this drive
38-39	ADHA	2	Address of HAFLD
3A-3B	ADRO	2	Address of ROFLD
3C-3D	ADCNT	2	Address of count .
3E-3F	ADDIAG	2	Address of diagnostic sense area
40-57	QDGSNS	24	Diagnostic sense area

Figure 1

DISK ERRORS

Stic-Lite	Error Description	Responsibility*
HE	Permanent Disk Error	(H,S)
Blank 0	Attempt to IPL from a non-system pack;	U
	D1 is in read only mode; adapter check	
	on 3340 attempting to run CEFS	
Blank 1	Permanent disk error; an attempt to	H,S
	load a system program that is not on	
	the IPL pack	
Message		
0A	Wrong data module size	U .
	Write inhibited	U
	Intervention (not ready)	U
0C	Equipment check	н
	Permanent Error during error	
	logging	U
١	(Not properly initialized)	U
l	(Hardware failure)	н
0F	Seek Check	н
OH	Command reject	S,H
ou	Invalid track format	H,S
0L	Data check	(H,S)
0N	No record found/end of pack	S,H
0U	Data overrun/command overrun	Н

Responsibility*

*H = Hardware

S = Software U = User

Where H and S appear together, the code specified first is most probable. When they appear in parenthesis, neither takes precedence.

Figure 2

3340 - 5415 DISK ERROR DISPLAY

When disk errors cause a half message on the console, 6 sense bytes describing the error are also displayed.

2A 000A 30 S N S 08 0 0 0 3 4 0 D 1 4 3

CYL HEAD RECORD SENSE BYTES 0, 1, 2, 3, 4 AND 7

This information is also logged in customer history file.

3340/3344 ERROR LOGGING LOCATIONS

Error logging is controlled solely by the S/3 software support system. It is important, however, to define the locations where error logging occurs so that diagnostic programs provided with the attachment can read and print out these error logs to allow analysis of system temporary (recoverable) errors.

Error logging locations are defined below. Notice that locations differ depending on where IPL occurred. When 3344 disk drives are installed. IPL can occur from any of the four options given.

Therefore, the diagnostic programs that dump the errors logged must search each of the areas given to dump all possible errors logged.

IPL Option	Unit Record/TP Error Log	Disk Log	Tape Log
Disk 1 F1	Cylinder 169, Head 0 and Heads 4-9	Cylinder 209, Heads 1-4	Cylinder 209, Head 0
Dísk 1 Ř1	Cylinder 179, Head 0 and heads 4-9	Cylinder 209, Heads 1-4	Cylinder 209, Head 0
Disk 3 F1	Volume 1, Cylinder 199, Head 0 and Heads 4-9	Volume 1, Cylinder 209, Heads 1-4	Volume 1, Cylinder 209, Head 0
Disk 3 R1	Volume 2, Cylinder 199, Head 0 and Heads 4-9	Volume 2, Cylinder 209, Heads 1-4	Volume 2, Cylinder 209, Head 0

IMPORTANT NOTE: After IPL has occurred from either drive 1 or 3, error logging will be restricted to that particular drive. That is, logging does not arbitrarily select a drive but is dictated by the inital IPL selection. Logging changes only after IPL is performed again with a change in the "IPL option" (shown above). On drive 1, logging can occur on different data modules so all data modules used on drive 1 must be searched to dump all possible errors logged for the system.

Head 0							
U.D.1.							IPL Bootstrap
S/370' VOL'		FA	6-FA7		FA6-FA7	EC lev IMPL	rel of code
Records 4-24 are not written. This me access storage device (DADS) (abel sta		Syste IMPL		Reserved	System/3 IMPL code	Reserved	
en R1 R2 R3 (Standard 370 fermat) dex Head 1		R24 R25 Odd index	R 29	R30 R32	R33	R37 R38	R47 R48
Records 1-20 contain the same type of data on both the 3340 and the 5445	Suspect track table *		IPLN	IP.	CEFE	CEFE	/supervisor at
R1 Head 2	R5	H20 H21		R32	R33	R40 R41	R48
3340 functional microcode FAB R1 Head 3 System/370 VTOC has a 44-byte key length and a 9 length, with one entry allocating the entire data more			Remaini	ng track area is	not formatted		R48
nonexpiring data file 1 R1 (Standard 370 format)		R2	H23				R48
Head 4							
Reserved							
R1 Heads 5-19							R48
System/3 1000-file VTOC		Reserv	ed				
RI		R20 R21					R48

¹ These areas are written in count-key-data format (standard data format) readable to System/3 and System/370. Other areas are written in compressed data format.

^{*}User programs after 256 retry reads, sets 2 byte actual hex address in the suspect bad track table. When \$INIT is run it calls \$ALT, regimes record one time and if a read error occurs, flags the track defective and assigns an alternate.



Gao 1 107 (235)Bytes Home Add Ress

Gao 2 69 (197) Bytes

RΩ Count Area

Gao 2 (197) Bytes

Gao 2 Key 69 Area (197)Bytes

R0 Data Area Gap 3 73 (201) Bytes

R1 Count Area

Gao 2 (197) Bytes

R1 Kev Area Gap 2 69 (197) Bytes

Data Area

COMPRESSED DATA FORMAT

Gap 3 73 (201) Bytes

R1 Count Area

fields as shown above.

Gap 2 69 (197) Bytes

R1 Data Area

Gap 2 69 (197) Bytes

The compressed track format is identical to the standard format in the home address and record 0 areas. Beginning with the record 1 count field, the format is one count field followed by four 256 byte data

R2 Data Area

RO

Gap 2 69 (197) Bytes R3 Data Area Gao 2 69 (197) Bytes

R4 Data Area Gao 3 73 (201) Bytes

R5 Count Area

R5 Gap 2 69 Data (197) Area Bytes

3340 - 25


HOME ADDRESS BYTE FORMAT

	S	D	s	D	Р	Α	Р	Α	F	С	С	Н	н	DCB	DCB	DCB	DCB	DCB	DCB
ſ	Skip Displ			Physical Address			-,				He								
1	_ S	kip	Dis	ijΙ.	L.	Adc	res	s	Flag	Add	ress	Ag	dress		Detec	tion Co	oge BA	tes	

COUNT AREA BYTE FORMAT

S	3	D	S	D	Р	Α	Р	Α	F	С	С	н	н	R	N	Κ	L	DL	D	L	DCB	DCB	DCB	DCB	DCB	DCB
Γ					-	hy:	sica	1		Су	linder	н	ead	Record	t	Key										
1	SI	۲ip	Di	spl	. ,	٩dd	ress		Flag	Ad	dress	A	ddress	Numbe	er	Len	gth	Data	Len	gth		Detec	tion Co	ode By	tes	

KEY AND DATA AREA BYTE FORMAT



3340 C.E. PACK ORGANIZATION

NAME	CYL	HEAD	RECORD NUMBER
FA6, FA7	00	00	25-29 (REPEATED AT 33 - 37)
E.C. LEVEL OF FA0, FA6, FA7	00	00	47
CPU TEST BOOT (SMALL CC HALT)	00	00	48
CPU-MEM TESTS	01	00	01 –
	01	09	48
VTOC	02 02	00 19	01 —
DCP	03	00	01 -
	03	09	48
CPU, UDT, FAS (FIRST	03	15	01 —
AVAILABLE SECTOR), FFA, FFB	03	17	48
DIAGNOSTIC PROGRAMS	04	00	01
	33	19	48
ALTERNATE TRACKS	34	00	01 —
	34	19	48

3340/44 ADDRESS CONVERSION FORMULA

CCHH field in DDCF is System/3 logical

CCHH in 3340 HA or COUNT FIELD is 3340 logical

PA in 3340 HA or COUNT FIELD is 3340 physical CL: System/3 logical cylinder address

HL, = System/3 logical head address

CL = 3340 logical cylinder address

HL = 3340 logical head address

CP = 3340 physical cylinder address
HP = 3340 physical head address

SYSTEM/3 LOGICAL TO 3340 LOGICAL

$$CL = \frac{(CL_3 \times 40) + (2 \times HL_3)}{12}$$

$$CL = \text{integer part}$$

$$HL = \text{remainder}$$

3340 LOGICAL TO 3340 PHYSICAL

CP = integer part

HP =
$$\left(12 \times \text{Remainder of } \frac{\text{CL}}{2}\right)$$
 + HL

3340 PHYSICAL TO 3340 LOGICAL

$$CL = (2 \times CP) + integer part of \left(\frac{HP}{12}\right)$$

3340 LOGICAL TO S/3 LOGICAL

$$CL_3 = (CL \times 12) + HL$$
 integer part 40

$$HL_3 = \frac{\text{Remainder of above}}{2}$$
 integer part

	CE/70/28	0 BM	70 MB	CE		280 MB								
S/3 LOGI	CAL	3340 LOGICAL	3340 PHYSII	CAL		3344 PH	SICAL							
DDCF (NOT	CCHH E 1)	DISK CCHH (NOTE 2,3)	PA1PA2 ON (NOTE 2,4)	DISK	PA1 PA2 ON DISK (NOTE 5)									
DEC/		DISK/SNS VCCH/CCH	HEX/DISK	DISK	VOL 1	VOL 2 HEX/DISK	VOL 3 HEX/DISK	VOL 4 HEX/DISK						

NOTES:

 EACH S/3 LOGICAL ADDRESS CAN BE CONVERTED TO AN EVEN AND ODD 3340/3344 LOGICAL AND PHYSICAL ADDRESS, FOR EXAMPLE: (FIND DEC S/3 ADDRESS OF OND AND FOLLOW ACROSS)

001 00 = 0304 0110 0A00 0028 8C28 1868 A468 = 0305 0111 0A01 0029 8C29 1869 A468

THESE ODD 3340/3344 ADDRESSES DEFINE THE ODD HALF TRACK OF S/3 LOGICAL ADDRESS CYLINDER 1, HEAD 0, A S/3 ADDRESS DEFINES A FULL TRACK MADE UP OF AN EVEN AND ODD HALF TRACK, EACH DEFINED UNIQUELY BY 3340/3344 ADDRESS.

THE HIGH ORDER HEAD (H) ADDRESS IS NOT GIVEN IN THE TABLE SINCE IT IS ALWAYS 00.

- 2. ONLY EVEN 3340/3344 CCHH ADDRESS CONVERSIONS ARE GIVEN TO MINIMIZE THE TABLE. SEE NOTE 1 FOR THE ODD ADDRESSES.
- THE 3340 LOGICAL ADDRESSES (DISK/SNS) GIVEN ARE AS WHITTEN ON DISK AND AS GIVEN IWHEN AN ERROR OCCURS) IN BYTES 5 & 6 OF THE 28 BYTES OF SENSE: DISK' AND SNS' BYTES WILL BE THE SAME UNTIL DISK ADDRESS' VIDO 00' IS REACHED. THE FOLLOWING RELATIONSHIP APPLIES FOR ADDRESSES VIDO 00 to 220 000.




SEE NOTE 8 FOR AN EXPLANATION OF 'V' (VOLUME). THE HIGH ORDER HEAD (H) ADDRESS IS NOT GIVEN IN THE TABLE SINCE IT IS ALWAYS 00.

FOR 3344 DRIVES ONLY:

THE 'V' BITS ARE WRITTEN ON DISK IN THE COUNT FIELDS BUT ARE NOT PRESENTED IWHEN AN ERROR OCCURS) IN BYTE 5 & 6 OF THE SENSE BYTES. INSTEAD, THE 'V' BITS ARE PRESENTED IN THE 'R' BYTE (BYTE 3) AS FOLLOWS:

0	1	2	3	4	5	6	7		SENS	BYT	E 3 (R	BYTE)
00	-	ERA	OR	occui	RRED	IN	LOGIC	CAL	VOLUN	E 1		
01	-	ERA	OR	occu	RRED	IN	LOGIC	CAL	VOLUM	E 2		
10	-	ERA	OR	occui	RRED	IN	LOGIC	CAL	VOLUM	E 3		
11	-	ERA	OR	occui	RRED	IN	LOGI	CAL	VOLUM	E 4		

4. THE 3344 PHYSICAL ADDRESSES (HEX/DISK) GIVEN ARE AS HEX ADDRESSES AND AS WRITTEN ON DISK IN THE HA. THE DISK ADDRESSES ARE FOUND AS FOULDWIS FROM THE HEX ADDRESS:



5. THE 3344 PHYSICAL ADDRESSES GIVEN ARE HEX AS WELL AS IN THE TWO BYTE FORMAT WRITTEN IN THE HA ON DISK. THE ABOVE CONVERSION I USED TO CONVERT THE HEX ADDRESS TO THE PA1 PA2 ADDRESSES.

5415 - 3340 BUS AND TAG CABLES

Identification of 3340 Interface cable, connectors and receptacles.

- . 5415 tailgate receptacle light grey center, metallic plating, P/N 5529192.
- 2. 3340 tailgate receptacle dark grey center, metallic plating, P/N 5353868.
- 3340 bus and tag cables light grey connector on one end, dark grey connector on other end.

The 3340 Interface Cable, P/N 5466456, is installed as follows:

Dark grey connector, white tape 42" from end, connects to 5415 tailgate; light grey connector, white tape 12" from end, connects to 3340 tailgate.

The bus and tag cable shields are tied to ground via the tailgate receptacle, utilizing the metallic plating to connect shield pins internally. Each conductor has an associated shield pin.

If any discrepancy exists or verification of correct cable installation is desired, the following procedure should be used:

- Plug the light grey connector of the bus or tag cable into the respective 3340 tailgate receptacle.
- With the CPU end disconnected, meter the dark grey connector between 802 and 804 of cable, P/N 5466456, (continuity should be present with a resistance of less than 2 ohms).
- Continuity should also be present between either B02 or B04 and 3340 frame ground with a similar resistance reading.

If the above indications are not obtained, the cable could be installed incorrectly or is not grounded properly through the tailgate receptacle or has an assembly problem.

3340 SERVICE AID - To Interchange A & B Spindles

ABSTRACT: On a single drive failure - swap electronics between drive for failure

isolation.

EXT: To help isolate a Read/Write or Servo problem to the electronics, cables and connectors, or physical spindle, interchange electronics between the

A and B spindles of a 3340 A2 or B2 box.

Before this procedure is used:

1. The 3340 MLM maintenance procedure should have been exhausted.

2. The data module should have been eliminated as a source of problem.

R/W matrix cards on both A and B drive replaced - not interchanged with each other.
 Positive error definition, that is:

Microdiagnostic error stops, forced error (use FRIEND and obtain sense data) or repeatable customer program—error indication.

After each test step # below, do the following items (A, B, C)

- A Rerun Failing test
- B. If trouble moves to other spindle, skip to step 7.
- C. If trouble remains with same physical spindle, go to next step.

With Power-off, interchange cables: (See Figure 1)

CAUTION: Be sure cables are seated and no loose connectors exist.

B Drive - w	ith - A Drive	Description
A1U2	A1V2	Servo Pre AMP signal
A1U3	A1V3	Servo Power AMP driv
A1U4	A1V4	DM sequence
A1U5	A1V5	Drive Switches
A1Y3	A1Y4	Upper R/W matrix - A
A1Z1	A1Z2	Lower R/W matrix - A

This effectively interchanges all electronics between A and B drives at the A1 board. Note that CE switch-B must be on to run physical spindle-A and vice versa. Also customers logical addresses have been reversed. Check servo is within tolerance - Run A7 micro (cards A1R2,02).

- If trouble moves to other physical spindle: Problem is in MST cards or A1 board try replacing board if all cards have been swapped. (Skip to step 7 to complete analysis when trouble moves).
 - If trouble *remains* with same physical spindle: Eliminate the power AMP and power AMP drive cables by,
 - A. Interchanging A1U3 with A1V3 (back to original positions) and
 B. Interchange large lead on top of VCM coil from A to B spindle.
- If trouble remains with same physical spindle: Eliminate R/W matrix flat cables by interchanging.
 - A. A1Y3 with A1Y4 (back to original positions)
 - B. A1Z1 with A1Z2 (back to original positions)
 - C. R/W matrix connecting blocks and pair of cables

If trouble *remains* with same physical spindle: Eliminate servo pre-AMP signal cable by interchanging.

- A. Cables R/W matrix connector drive connector plug see MLM R/W 350 A to B drive.
- B. Cables A1U2 with A1V2

- If trouble remains with same physical spindle, interchange (VCM) voice coil motor and bobbin ASM.
- 6. If trouble remains with same physical spindle,

Suspect:

- A. DM Sequence cable A1U4/A1V4
- B. Drive switches cable A1U5/A1V5
- C. Drive mechanical problem
- D. Environmental problem is ESD/Noise
- Diagnosis is complete. Return all cables to original positions and verify proper operation of non failing drive. Take corrective action on failing drive. Verify its proper operation.

AMOP

ATTACHMENT FREEZE JUMPERS

```
01A - A1P2P10 to D08
A1M2P10 to D08
A1B4B09 to D08
```

Install the freeze jumpers on the 3340 attachment to display sense bytes and the external registers with the system in a failing state.

System reset and load DCP and C19 from the alternate load device.

To display the 24 sense bytes, the following commands must be entered:

```
), CDL XXXX (Displays sense 0-7, 1st 8 bytes)
```

D, CDL XXXX + 8 (Displays sense 8-15, 2nd 8 bytes)

D, CDL XXXX + 16 (Displays sense 16-23, 3rd 8 bytes)

NOTE: XXXX = starting sense byte microcode address.

Sense byte starting addresses with FAO at EC 825149 (3340) or 825144 (3344)

```
Drive 1 = 053C (0-7), 0544 (8-15), 054C (16-23)
Drive 2 = 055E (0-7), 0566 (8-15), 056C (16-23)
Drive 3 = 05BC (0-7), 05C4 (8-15), 05CC (16-23)
Drive 4 = 05DE (0-7), 05E6 (8-15), 05EE (16-23)
```

To display external registers, the following command must be entered D,EAAA.

AAA = Name of external register to be displayed

External register names and bit significance:

```
FTI - FILE TAGS IN
                                DST - DEVICE STATUS
                                FBO - FILE BUS OUT
HES - HDWR ERROR SENSE
ADS - ADPTR DIAG SENSE
                                FTO - FILE TAG OUT
FBI - FILE BUS IN
                                FCT - FILE BYTE COUNTER
CO2 - CHANNEL OUT (DBO)
                                CCH - CHNL BUFR CNT HI
DXC - DATA XFER CONTRLS
                                CCL - CHNL BUFR CNT LO
FTG - FILE TAG GATE
                                SB0 - SENSE BYTE 0
FTR - FILE TRAP RESET
                                SB1 - SENSE BYTE 1
SCN - SCAN OP CONTROL
                                BOO - CHANNEL IN
FHF - FILE HDWR FLAGS
```

			E	XTERNAL SE	NSE REGISTER	s		
	0	1	2	3	4	5	6	7
FTI	SELECT ACTIVE	TAG VALID	CHECK END	CE ALERT	NORMAL END	SYNC IN	INDEX	ERROR ALERT
HES	CYCLE STEAL OVERRUN	CIO/1 PARITY CHECK	CHAN XFER CHECK		ADAPTER CHECK			RCS PARITY CHECK
ADS	SYNC	RECYCLE	TIME	FILE XFER CHECK	FBO PARITY CHECK	FTO PARITY CHECK		FBI PARITY CHECK

L			EXT	ERNAL CONT	ROL REGISTE	RS		
	0	1	2	3	4	5	6	7
DXC	DATA TO/FROM CHANNEL	CHANNEL ODD TRANSFR	LSR/ DATA CY STL REQ	LSR SEL DDDR/ DDCR	ALLOW DIF CTR CHAN	ALLOW DIF CTR FILE	SUB- TRACT	CHANNEL 1 BYTE TRANSFER
FTG	FILE TAG GATE	SELECT HOLD	FORCE RE CYCLE	GATE BUS IN TO FI	FILE RESPONSE GATE	PBO-FBI FBO-FIO	DIAG SYNC IN	ALLOW FBI CHECK
FTR	ADAPTER CHECK RESET	I/O ATTEN- TION	D M ATTEN TION	I/O CONDI- TION B	DISABLE ERROR TRAP		INVERT PARITY	INDEX ENABLE/ RESET
SCN	SCAN READ OR	SCAN HI EQ/ EQUAL	SCAN SPLIT FIELD	LAST RECORD	ALLOW FILE XFER	FILE ODD XFER	DATA TO/FROM FILE	INHIBIT FILE/ CS XFER
FHF	SYSTEM/ PWR ON RESET	CHECK RESET CHAN	FORCE ERROR MODE		END OF TRAP COUNT	SCAN SATIS- FIED	SCAN EQUAL	END OF FLE DAT XFER
DST	ATTACH BUSY	DIFF COUNTER ZERO	END OF CHL DAT XFER	ALLOW CHANNEL XFER	DRIVE 1 SEEK CMPLETE	DRIVE 2 SEEK CMPLETE	DRIVE 3 SEEK CMPLETE	DRIVE 4 SEEK CMPLETE
FBO			FILE BUS C	DUT				
FTO			FILE TAG	DUT				
FCT			FILE BYTE	COUNTER				
CCH			CHANNEL	COUNT HIGH				
CCL			CHANNEL	COUNT LOW				
SBO	DRIVE 1 NT RDY/ UNT CHK	DRIVE 2 NT RDY/ UNT CHK	DRIVE 3 NT RDY/ UNT CHK	DRIVE 4 NT RDY/ UNT CHK	DRIVE 1 SEEK BUSY	DRIVE 2 SEEK BUSY	DRIVE 3 SEEK BUSY	DRIVE 4 SEEK BUSY
SB1	RESERVD DIAG- NOSTICS	SCAN EQUAL	REMOVE ABLE DRIVE	OP END	NO OP	DM ATTN (FTR 2)	ADAPTER	ADAPTER CHECK IOP HLT
B00			CHANNEL	BUS IN (S/3 CH	INL BUS IN O			

SUMMARY OF AMOP COMMAND/OPERAND SET

ALTER COMMAND

A, AC, YYYY

A, CI, YYYY, XXXXXX, XXXXXX

A, DLS, YY, XX A, ZLS, YY, XX

A, CDL, YYYY, XX, XX, XX,

A, CDR, YYYY, XX, XX, XX

A, ALSB, YY, XX A, ALSD, YY, XX A, EAAA, XX

A, MS, YYYY, XXXXXXXX

A, MB, XX

A, CSTP, 0 - do not inhibit ck stop 1 - inhibit check stop

DISPLAY COMMAND

D, CI, YYYY D, DLS, YY

D, ZLS D, CDL, YYYY

D, CDR, YYYY D, ALSU

D, ALSL D, EAAA D. MS. YYYY

D, MB

COMMAND

G G, XX

H I T

DESCRIPTION

alter address compare stop

after control storage micro instruction up to 10 data fields

alter data local store alter zone local store

alter control storage data left up to

10 data fields

alter control storage data right up to

10 data fields

alter address local store (B) alter address local store (D) alter IOP external register see table for register name 'AAA'

alter main store in System/3 alter mode buffer alter check stop

DESCRIPTION

display control store micro instruction display data local store display zone local store display control store left display control store right display address local store upper display address local store lower display external register 'AAA' display 2B program levels pointed to by the mode buffer

DESCRIPTION

start the adapter microprocessor start the adapter microprocessor and

let it run XX cycles

halt the adapter microprocessor I address compare stop terminate AMOP

print

LOAD GEPACK OOFE Pregram LOAD OC/HL/SP HALTS HIT START HA - DCP LOHDED SET SENGE SWITCHES F108-140343277 8701 - TAPE DIAGS OXXX - START FIIC/FIII SEL DRIVE LORZ OXXX - STARTS TEST

3410/3411 EXERCISER PROGRAMS

The following hand-entered programs will run in Phase Encoded (1600 bpi) Mode. This mode is defaulted to by a System Reset or by tape at Load Point. These programs can be run in NRZI Mode (800 bpi) by a Mode Set Instruction while tape is at Load Point. An example of this is: F3 60 CB starting at storage location FFD. Tape Unit "0" will then remain in NRZI Mode until System Reset is pressed or Tape "0" is rewound. Do not branch back to mode set.

OPERATING HINTS

- 1. Programs can be run separately or linked together by altering the branch back address to the beginning address of the next program.
- 2. Data field (2000) can be loaded with desired data by storage fill prior to entering program.

WRITE TAPE

1000	31601018	Load Byte Count
1004	3164101A	Load MTDAR
1008	F36200	Write Tape
100B	C162100B	TIO · Busy
100F	C160101E	TIO - Not Ready/Unit Check
		(Branch to Error Routine)
1013	C0001000	Branch Back
1017	00FF	Byte Count (256)

Data Field (MTDAR)

2000 READ BACKWARDS

1019

1104	3164111A	Load MTDAR
1108	F36300	Read Backward
110B	C162110B	TIO · Busy
110F	C160101E	TIO - Not Ready/Unit Check
		(Branch to Error Routine)
1113	C0001100	Branch Back
1117	00FF	Byte Count (256)
1119	20FF	Data Field (MTDAR)

1100 31601118 Load Byte Count

READ FORWARD

1200	31601218	Load Byte Count
1204	3164121A	Load MTDAR
1208	F36100	Read Forward
120B	C162120B	TIO - Busy
120F	C160101E	TIO - Not Ready/Unit Chec
		(Branch to Error Routine)
1213	C0001200	Branch Back
1217	00FF	Byte Count (256)
1219	2000	Data Field (MTDAR)

ERROR ROUTINE AND HALT

101E	30651601	Sense Bytes Attachment
1022	30601603	Sense Bytes 0 and 1
1026	30611605	Sense Bytes 2 and 3
102A	30621607	Sense Bytes 4 and 5
102E	30631609	Sense Bytes 6 and 7
1032	3066160B	Sense Bytes Hardware
1036	F03C7C	Halt (FE)
1039	C000XXXX	Branch to Retry

3410/3411 EXERCISER PROGRAMS (continued)

TAPE MOTION LOOP

F3601F WTM (first) 0E00132B132C Add Constant 3D10132B Compare for Equal 130D C0811318 Branch on Equal 1311 F36017 Erase Gap C0001303 1314 Branch to Add Loop 1318 F3601F WTM (Second) Backspace File (find second TM) 131B F3602F Backspace File (find first TM) F3602F

1 F3603F Forwardspace File (find first TM) Forwardspace File (find second TM) 324 F3603F

1317 C000131B Loop Between TMs

132B Add Factor 0001

Note: Location 130A can be altered to change the amount of tape motion. (Fixed value

is 16 erase gaps.)


stro/sth TESTS 201 Post 1651 101 6611 708 CAPSING ir it slean TOF Systet

3741 INDEX

SIO-3741	 						٠.					
Standard Diskette HDR 1 Label						 		-				

1771

STANDARD DISKETTE HDR 1 LABEL



Note: Shaded areas are reserved

STANDARD DISKETTE HDR 1 LABEL (continued)

Sector and Position	Description	Entry: Required, Optional, or Not Applicable
1-4	Label ID, must be HDR1.	Required
5	Reserved.	
6-13	Data set name (user name for data set).	Optional
14-22 23-27	Reserved. Block/record length. An entry of 1-128 tells the	D
23-27	system how much of each 128-position sector contains actual data. (Each sector-track position can contain one logical record.)	Required
28	Reserved.	
29-33	BOE. Address of the first sector of the data set is identified as follows: track number in positions 29 and 30; 0 in position 31; sector number in positions 32 and 33.	Required
34	Reserved.	
35-39	EOE. Address of the last sector reserved for this data set is in the same format as BOE.	Required
40	Reserved.	
41	Bypass indicator. By entry indicates data set is intended for processing. B entry indicates data set is not intended for processing even though it resides on the diskette; that is, a 3741 or 3742 user could store 3741 or 3742 programs on a diskette (identified with B in the label) as well as data (identified with B in the label) as well as data (identified with B in the label), and neither a 3747 nor a 3540 would read the programs. Also, a data set identified with a B in this position would not be transmitted by a 3741 Model 2 or Model 4 operating in teleprocessing transmit mode. Data set security.	Optional
)	Bata set security. We entry indicates that the data set is not secured and can be accessed. A non-blank character (which can be written only by the 3540) indicates restricted access. When set to non-blank, the volume accessibility indicator must also be set to non-blank. The data cannot be read by a 3741, a 3742, a 3747, but can be read by a 3540 with operator qualification. The data set cannot be written upon, and the volume accessibility indicator	Optional

cannot be changed from non-blank by the 3741, 3742, or 3747, or by 3540 programming

support.

STANDARD DISKETTE HDR 1 LABEL (continued)

Sector and Position	Description	Entry: Required, Optional, or Not Applicable
43	Write protect.	Not applicable
	P entry indicates data set can be read only.	for reading;
	b entry allows both reading and writing.	optional for writing
44	Interchange type indicator,	
	b entry is required to indicate that the data	
	set can be used for data interchange.	
45	Multivolume indicator.	Optional
	b entry indicates entire data set is on this	(modes 3, 4, 5)
	diskette.	
	C entry indicates data set is continued to	
	another diskette.	
	L entry indicates last diskette on which a	
	continued data set resides.	
46-47	Volume sequence number.	Not applicable
	Volume sequence specifies the sequence of	
	volumes in a multivolume data set. The	
	sequence must be consecutive, beginning with	
	01 (to a maximum of 99):	
	b entry indicates that volume sequence checking	
	is not to be performed.	
48-53	Creation date. Can be used to record the date	Not applicable
	the data set was created. The format is digits	
	representing YYMMDD, where YY is the	
	low-order two digits of the year, MM is the	
	two-digit representation of the month, and	
	DD is the two-digit representation of the day	
	of the month.	
54-66	Reserved.	
67-72	Expiration data. Can be used to contain the date	Not applicable
	that the data set (and its label) can be purged.	
	The format is as specified for the creation date.	
73	Verify mark.	Not applicable
	This field must contain a V or a blank.	
	V indicates the data set has been verified.	
74	Reserved.	
75-79	EOD. Address of the next unused sector within	Required
	the data set extent is in the same format as BOE.	
80	Reserved.	

Entry:

Op Co	Q E	lyte (byte 2)	R Byte (byte 3)															
0		7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
	F3		Dev Ad				M Byte	,	N Cod	e			C	ont	ol '	Cod	е	
			010	00			Always 0	Г										

	N Field				Bi	ts			
		0	1	2	3	4	5	6	7
Reset Interrupt Request	000								1
Enable Interrupt (ability)	Read							1	Г
Reset Interrupt (ability)	L0 0 1 J	١,	int			_	1		
Remove Busy State	Or Write	L	lsed			1			
Set Interrupt Request	Lo 1 0 J				1				
Read I/O Device	001						٩bo		
Write I/O Device	010				Co	mt	ina	tior	١
I/O 8 Select		1							Г
I/O 7 Select			1						
I/O 6 Select	1		Г	1					Г
I/O 5 Select					1				
I/O 4 Select	011					1			
I/O 3 Select							1		
I/O 2 Select								1	Г
I/O 1 Select									1
I/O 14 Select		1							Г
I/O 13 Select	ì		1						
I/O 12 Select				1					
I/O 11 Select	100				1				
I/O 10 Select						1			
I/O 9 Select							1		
I/O Unit 2 Select								1	
I/O Unit 1 Select									1

- I/O Select Line 1 Spare
- I/O Select Line 2 Spare
 - I/O Select Line 3 'Setup Error'

Select Line 4 - 'Force Response'

I/O Select Line 5 - 'Sense Response'

I/O Select Line 6 - 'End of Data Set In'

I/O Select Line 7 - 'End of Job In'

I/O Select Line 8 - 'Bus Out Parity Error'

O Select Lines 9 through 16 (not used)

This line indicates that the 3741 is in the wrong mode to accept data from the system.

This line indicates a normal, non-error response to the 3741.

This line tells the 3741 that an abnormal condition exists and that it should sense its registers to determine the condition. If no other bit is on, this line indicates a record-length error.

This line tells the 3741 to close out the current data set and proceed to the next data set.

This line indicates to the 3741 that the last record transferred was the last record in this job.

This line indicates that the 3741 attachment has detected a parity error on the interface.

5203 INDEX

hain Pattern	 	 														2
xerciser Programs	 	 		,												4
inter Checks		 														3
Halts	 															3

5203 CHAIN PATTERN

Hex				6	CD C	ODE		
Char-	Chain	Chain						
acter	Character	Position	В	Α	8	4	2	1
F1	1	1						1
F2	2	2					2	
F3	3	3					2	1
F4	4	4				4	-	
F5	5	5				4		1
F6	6	6				4	2	
F7	7	7				4	2	1
F8	8	8			8		1	
F9	9	9		j	8			1
F0	0	10			8		2	
7B	#	11			8		2	1
7C	@	12			8	4		
61·	/	13		Α				1
E2	S	14		Α			2	
E3	Т	15		Α			2	1
E4	υ	16		Α		4		1
E5	V	17		Α		4		1
E6	w	18		Α		4	2	
E7	×	19		A	_	4	2	1
E8	Y	20		Α	8		İ	
E9	z	21		Α	8		_	1
50	ξ	22		A	8		2	
6B	, %	23		A	8	4	2	1
6C	1 %	24	_	Α	8	4		
D1 D2	J K	25 26	B B	1			2	1
D3	Ĺ	26	В				2	1
D4	М	28	В	ľ		4	-	'
D5	N	29	В			4		1
D6	o	30	В	1		4	2	'
D7	P	31	В			4	2	1
D8	a	32	В		8	1	_	'
D9	R	33	В		8			1
60	"	34	В	J	8		2	
5B	\$	35	В		8		2	1
5C		36	В		8	4		
C1	A	37	В	Α	1	ĺ		1
C2	В	38	В	Α			2	
СЗ	С	39	В	Α		ŀ	2	1
C4	D	40	В	Α	1	4		
C5	E	41	В	Α		4		1
C6	F	42	В	Α		4	2	
C7	G	43	В	Α		4	2	1
C8	н	44	В	Α	8			
C9	1	45	В	Α	8	1		1
4E	+	46	В	Α	8		2	
4B	l ·.	47	В	Α	8		2	1
7D	,	48			8	4	l	1

LC ARRAY

5203 PRINTER CHECKS

This light is turned on when the accuracy of printing is questionable.

The errors that turn on the light can be determined by the unique halt indicator or by probing the following points. The check must not be reset prior to probing. A Down Level indicates an error.

SOCKET LOCATION = A-B1K4 (5410)

CHECK	PIN		PIN	CHECK
HMR ECHO	D02	0 0	B02 B03	ANY HMR ON FORMS JAM
		0 0	B05	THERMAL*
*CHAIN SYNC	D11	0 0	B10	INCR SYNC/SLIP**
CARR SPACE	D12 D13	0 0	B13	CARR SYNC*

^{*}These checks will drop 60 vdc to the printer.


If plus a sync check occurred

SERVICE TIP

To allow printing to start only at HOME TIME jumper 01A-B1F2-J13 to 01A-B1M2-U07

5203 P5 HALTS

ERAP logs "P5" halts as Chain Sync Checks or Incrementer Sync/Slip Checks. The later can be further broken down by jumpering 01A.B1F2.S13 to 01A.B1K2.P06. This will cause ERAP to record Incrementer Sync/Slip Checks in the History Table as follows:



^{**}Additional probing of 01A-B1F5B13 defines: If minus a slip check occurred

5203 EXERCISER PROGRAMS

5203 CHAIN CLEAN PROGRAM

(For 5410 Systems Without 5424)

- Load DCP chain image is at 0801
- System reset
- Dial in the following program

Address

0000	C2	03	80	00	
0004	74	01	FF		
0007	36	01	00	3A	
0003	C0	01	00	04	
000F	AC	7F	7 F	FF	
0013	F3	E0	01		
0016	6C	83	FF	FF	
001A	71	E4	03		
001D	71	E6	38		
0020	F3	E2	00		
0023	D1	E2	23		
0026	AC	00	7B	FF	
002A	AC	83	FF	FE	
002E	88	0F	80		
0031	D0	10	13		
0034	D0	87	16		
0037	00	70	FF	FF	

- System reset
- Start

5203 · PRINT Hs

- Alter all of storage to 40
- · Dial in the following program

Address

0000	31E40022	Load I/O - Load LPIAR
0004	31E60022	Load I/O - Load LPDAR
8000	C1E60008	Test I/O busy
000C	3CC8012B	Set up chain image (one
		"H" at position 44)
0010	3CC801FF	Move "H" to data buffer
0014	0C8301FE01FF	Fill data buffer (017C-01FF) with "Hs"
001A	F3E2XX	Print and space
		XX = 01 = Space 1
		XX = 02 = Space 2
		XX = 03 = Space 3
001D	C0000008	Branch to address 0008
0021	0100	Data for load I/O

- System reset
- Start

5213/2222 INDEX

Commands (Addressed by PCAR)	 	 				 							2
Command Format	 												2
)													



5213/2222 COMMANDS (Addressed by PCAR)

Bit 0	Command Chain
Bit 1	*Print Data
Bit 2	*Horizontal Tab Right
Bit 3	*Horizontal Tab Left
Bit 4	*Primary Carriage Skip
Bit 5	Element Return
Bit 6	Secondary Carriage Index
Bit 7	Primary Carriage Index

^{*}If bit is on a count (-1) byte must follow

LCD COMMAND FORMAT

Command	Bits 0 1 2 3	4567	Hex	Count Command	Chained
Eject	0000	0000	0.0		
Index	0000	0001	01		
Read Mark and Eject	0000	0010	02	×	
Sense Cell Check	0000	0011	03	×	×
Card Skew Check	0000	0100	04	×	×
Locate ID Field	0000	0101	0.5	×	×
Feed, Read ID & Loc.	0000	0110	06	×	
Feed, Read ID & Ejt.	0000	0111	07	×	

NOTES:

- 1. The first five bits must be zero.
- The first command byte must have the five bit off.
 The next command byte after a chained command must have the five bit on.

5424

5424 INDEX

Exerciser Programs									 		,		 		٠							5
Check Chart .									 				 									2
wheel Pattern																						
olumn Card La	ıyc	u	t						 		,		 									4

	Dur	ing Which Ope	ration Check I	s Given		U	ider Which Ph	oto Cell Con	dition Check	s Given	
	Every Operation	Punch Operation	Non-Punch Operation	Print Operation	Non-Print Operation	Covered Late	Uncovered Late	Uncovered Early	Never Dark	Dark Without Feed Cycle	
Hopper Check	×								Hopper Cell		Card never covered cell.
Feed Check 1	×					Hopper Cell					Card covered cell late.
Feed Check 2	×					Read Cells	-				Card late getting to read station.
Feed Check 3										Read Cells	Card in read station between feed cycles.
Feed Check 4	×						Read Cells				Card too long in read station.
Feed Check 5	×							1		Prepunch	Card left wait station without punch registration pressure roll.
Feed Check 6			*			Prepunch					Card late to prepunch cell.
Feed Check 7		×				Prepunch					Card late to prepunch cell in punch operation.
Feed Check 8		×						Prepunch			Card out of registration in punch operation.
Feed Check 9			×				Prepunch				Card too long in punch station.
Feed Check 10		×					Prepunch	-			Card out of registration in punch operation.
Feed Check 11			×			Corner					Card late to corner non-punch operation.
Feed Check 12		×				Corner					Card late to corner punch operation.
Feed Check 13	×						+	Corner			Card left corner without kicker.
Feed Check 14					×		Corner				Card left corner late non-print operation.
Feed Check 15				x			Corner				Card left corner late print operation.
Feed Check 16					×	Postprint					Card too long in print station.
Feed Check 17				×		Postprint					Card early or late leaving print station.
Feed Check 18							Postprint				Card too slow to stacker transport.
Feed Check 19			Stacker					Jam			
Feed Check 20		Gear	emitter check	or fire CB ch	eck						


For other 5424 checks refer to 5424 SNS bytes (N code 011, byte 1)

TYPEWHEEL PATTERN

Position	Char	Hex	BCD
1	_		Char not Used
2	1	F1	1
3	2	F2	2
4	3	F3	21
5	4	F4	4
6	5	F5	4 1
7	6	F6	42
8	7	F7	421
9	8	F8	8
10	9	F9	8 1
11	:	7A	8 2
12	#	7B	8 21
13	@	7C	84
14	'	7D	84 1
15	=	7E	842
16		7F	8421
17	Ø.	F0	Α
18	1	61	A 1
19	S	E2	A 2
20	T	E3	A 21
21	U	E4	A 4
22	٧	E5	A 4 1
23	W	E6	A 42
24	Х	E7	A 421
25	Υ	E8	A8
26	Z	E9	A8 1
27	&	50	A8 2
28		6B	A8 21
29	%	6C	A84
30	_	6D	A84 1
31	> ?	6E	A842
32	?	6F	A8421

Position	Char	Hex	BCD
33	_	60	В
34	J	D1	B 1
35	K	D2	B 2
36	L	D3	B 21
37	М	D4	B 4
38	Ν	D5	B 4 1
39	0	D6	B 42
40	Р	D7	B 421
41	Q	D8	В 8
42	R	D9	B 8 1
43	1	5A	B 8 2
44	\$	5B	B 8 21
45	٠	5C	B 84
46)	5D	B 84 1
47	;	5E	B 842
48	٢	5F	B 8421
49	}	DO	ВА
50	Α	C1	BA 1
51	В	C2	BA 2
52	С	C3	BA 21
53	D	C4	BA 4
54	Ε	C5	BA 4 1
55	F	C6	BA 42
56	G	C7	BA 421
57	Н	C8	BA8
58	1	C9	BA8 1
59	¢	4A	BA8 2
60		4B	BA8 21
61	· <	4C	BA84
62	(4D	BA84 1
63	+	4E	BA842
64	1	4F	BA8421

96-COLUMN CARD LAYOUT



5424 EXERCISER PROGRAMS

FEED PRIMARY CARD

Address:

0000 F3F000 Start I/O · feed primary 0003 C0000000 Branch back to address 0000

PUNCH PRIMARY CARD

Address:

0000 F3F000 Start I/O · Fill primary wait station 31F6000F Load I/O - load MPCAR 0003 0007 F3F200 Start I/O · feed and punch primary C0000003 Branch back to address 0003 000A 000E 0200 Address of MPCAR Data to be punched 0200

READ PRIMARY CARD

Address:

 0000
 31F5000C
 Load I/O · MRDAR

 0004
 F3F100
 Start I/O · read primary

 0007
 C0000000
 Branch back to address 0000

 000B
 0200
 Address of MRDAR

FEED SECONDARY CARD

Address:

0000 F3F800 Start I/O - feed secondary 0003 C0000000 Branch back to address 0000

PUNCH SECONDARY CARD

Address:

0000 F3F800 Start I/O - Fill secondary wait station 0003 31F6000F Load I/O · load MPCAR 0007 F3FA00 Start I/O · feed and punch secondary 000A C0000003 Branch back to address 0000 000E 0200 Address of MPCAR 0200 Data to be punched

READ SECONDARY CARD

Address:

 0000
 31F5000C
 Load I/O - MRDAR

 0004
 F3F900
 Start I/O - read secondary

 0007
 C0000000
 Branch back to address 0000

 0008
 0200
 Address of MRDAR

5424 EXERCISER PROGRAMS (continued)

PRINT FROM PRIMARY

0000	F3F000	Start I/O - Fill primary wait station
0003	31F4000F	Load I/O - Load MPTAR
0007	F3F400	Start I/O - Print primary
000A	C0000003	Branch to 0003
000E 0200	0200	Data to be printed

PRINT FROM SECONDARY

Same as Print from Primary with these changes:

0001 to F8

REPRODUCE

Data cards in Primary Blanks in Secondary OVERLAP Switch OFF

0000	F3F800	Fill secondary wait station
0003	31F4001A	Load I/O - MPTAR
0007	31F5001A	Load I/O - MRDAR
000B	F3F100	Start I/O - Read primary
000E	31F6001A	Load I/O - MPCAR
0012	F3FE07	Start I/O · Punch print secondary
0015	C0000007	Branch to 0007
0019	0200	

5444 INDEX

CE Pack Organization	4
Disk File Control Register	5
Exerciser Programs	8
Sector and Track Formats	6
Service Aids	2

5444 SERVICE AIDS

READ/WRITE SAFETY

During read and write operations certain conditions are monitored by the file circuits. In an unsafe condition a data unsafe line to the FCU is raised and file ready is deconditioned.

This can be reset only by stopping the file and restarting. In the unsafe condition all write and read operations are permanently inhibited. All other file operations should be inhibited by the FCU.

The following unsafe conditions cause a data unsafe signal to the FCU to be raised. They are divided within the file into the three groups shown to aid in diagnosing error conditions.

- 1. Write Unsafe
 - a. Write selected and no write transitions detected.
 - b. Write selected and multiple heads selected.
 - c. Write not selected and write current source on
- 2 Frase Unsafe
 - a. Write selected and erase current source not on.
 - b. Write not selected and erase current on.
- 3. Read/Write selection unsafe
 - a. Read selected and either write or erase selected.
 - Carriage accessing and either write or erase selected.
 Unsafe will set equipment check.

RESTRICTED TRACKS - CE CARTRIDGE

Never write on upper index transducer alignment tracks 004, 005, and 006, or head alignment tracks 071, 072, 073, 074, 075. Writing on these tracks will destroy the alignment data which can only be rewritten by returning for rewriting by a special file. When using the CE cartridge always check the cylinder number before writing.

RESTRICTED TRACKS NORMAL CARTRIDGE

Cylinder 203 on Models 2 and 3, cylinder 103 on Model 1 is reserved for CE use. These tracks may be used to write on. The CE cylinder is on both the fixed and removable disks. Cylinders 001, 002, 003 on Models 1, 2, and 3 are reserved for alternate cylinder assignment.

ABSENCE OF FILE READY

The ready state of the file is indicated to the FCU by the conditioning of the file ready line. The DISK DRIVE I/O attention light will be on if an SIO instruction or IPL has been issued to the file and the file is not ready. Failures which result in file not ready include:

- 1. Failures of the interlock switches
- 2. Failure of the disk to maintain a rotational speed greater than 65% of full speed
- 3. Failures that interrupt normal head load sequence or cause the heads to unload
- 4. Failure of ac power
- 5. The occurrence of an unsafe condition activating data unsafe

5444 SERVICE AIDS (continued)

ACCESS OVERBUN CONDITION

Access overrun is an error condition which occurs when the inner limit switch is operated by the carriage moving too close to the DISK SPINDLE. This position is reached between tacks 204 and 205 on the full capacity file between 104 and 105 on the half capacity file. The activation of the inner limit switch delenergizes the access forward clutch thus preventing the carriage accessing further in. The error condition is indicated to the FCU by the conditioning of the access overruin interface line.

5444 Models Available

Model 1 100 cylinders both fixed and removeable disk Disk Drive 1 only Model 2 200 cylinders both fixed and removeable disks Disk Drive 1 or 2 Model 3 200 cylinders removeable disk only Disk Drive 2 only

5444 Configurations Available:

A. One model 1 on Disk Drive 1

B. One model 2 on Disk Drive 1

C. One model 2 on Disk Drive 1 and one model 3 on Disk Drive 2
D. One model 2 on Disk Drive 1 and one model 2 on Disk Drive 2

To Reset Unsafe Condition Jumper

Y · WIH6D12 to Y · WIH6J08

Monitoring Unsafe

Tap lines A, B, and C may be used to monitor the three unsafe condition latches during customer operation via the CE sense bits. To do this, place the following jumpers on the 5444 board.

5444 Machines without stepper motors (prior to S/N 30100)

 Write unsafe (tap line A)
 FN230
 FN260

 Select unsafe (tap line B)
 Y-W1H6G03
 to Y-W1G7804

 Erase unsafe (tap line C)
 Y-W1H6B10
 to Y-W1G7805

5444 Machines with stepper motors (after S/N 30100)

 Write unsafe (tap line A)
 FS230
 FS260

 Select unsafe (tap line B)
 Y-W1H6G03
 to Y-W1B6D05

 Frase unsafe (tap line C)
 Y-W1H6B10
 to Y-W1B6B08

 Y-W1H6G04
 to Y-W1B6B08

Tap A is sense byte 2 bit 1
Tap B is sense byte 2 bit 2
Tap C is sense byte 2 bit 3

5444 TAP PROCEDURE FOR MACHINES BELOW S/N 30100

The jumper on Y-W1-H6B10 must not be connected until just before the tap run is started.

If the actuator needs to be moved, remove jumper on H6B10 prior to using the CE switches to reposition actuator.

The actuator must be positioned on a track divisible by 10 (10, 20, 30, etc) before jumper is replaced on H6B10.



Refer to 5444 File MAP Charts Appendix B, page 900 for a detailed description of TAP procedures.

5444 SERVICE AIDS (continued)

SEEK REPEAT (5444 STEPPER DRIVE ONLY - ABOVE S/N 30100)

The following procedure will allow repetitive seeks alternating first forward then reverse.

- 1. Using CE switch, access to desired track.
- 2. Set CE mode switch to either 1 or 50 track mode.
- 3. Jumper Y-W1F6G02 to ground (D08).

If repetitive seeks are required alternating between track 000 and 100:


- 1. Using CE switch, access to track 000.
- 2. Set CE mode switch to 50 track.
- 3. Jumper Y-W1B6G12 to Y-W1B6D13.
- 4. Jumper Y-W1F6G02 to ground (D08).

5444 C.E. PACK ORGANIZATION

	5408/5410	5415
NAME	DISK ADDRESS (CY	L AND HEAD/SECTOR)
CPU TEST BOOT (SMALL CC HALT)	0000	0000
CPU TEST LOADER	0004	0004
CPU AND MEM. TESTS	0010 - 00AC	0010 - 00D8
FFA (LOADS FFB)	00B0	00DC
FFB (LOADS DCP)	00C4 - 00D8	0DC4 - 0DD8
END OF FILE POINTER (FAS)	0700	0700
DCP	0704 - 07BC	0704 - 07D8
VTOC	0800 (START ADDR.)	0800 (START ADDR.)
DIAGNOSTIC PROGRAMS	0E00 (START ADDR.)	0E00 (START ADDR.)

DISK FILE CONTROL REGISTER

The DFCR Disk File Control Register contains the two-byte address of the four-byte Disk Control Field in storage. The format of the four-byte Disk Control Field in core is:





for alternate track bit 7 = 1. Bits 0-5 are don't care bits.

The seek operation uses the S and N-bytes of the disk control field.

Hex Values for Head and Sector Selection

DecHex	Dec Hex	DecHex	DecHex	DecHex	DecHex
01 = 04 02 = 08 03 = 0C 04 = 10 05 = 14	08 = 20 09 = 24 10 = 28 11 = 2C 12 = 30 13 = 34 14 = 38	17 = 44 18 = 48 19 = 4C 20 = 50 21 = 54	25 = 84 26 = 88 27 = 8C 28 = 90 29 = 94	33 = A4 34 = A8 35 = AC 36 = B0 37 = B4	41 = C4 42 = C8 43 = CC 44 = D0 45 = D4
	15 = 3C				
Up	per Head	1	Lo	wer Head	t





0 = '0' (not one) data bit

not available at the 5444

5444 EXERCISER PROGRAM

Recalibrate and Seek to 203

Drive 1, Removable Disk, Hd 0

1000	31	Α6	10	18	LIO DFCR
04	F3	A0	00		SIO Recalibrate
07	31	A6	10	1D	LIO DFCR
08	F3	A0	00		SIO Scek
0E	C0	00	10	00	BC to Start
12	00	00	00	ΕO	DCF Recambrate
16	00	00	01	CB	DCF Seek
1 A	10	12	10	16	DFCR Addresses

Write Data - Sector 0, Track 203

Drive 1, Removable Disk, Hd 0

1500	31	A6	15	26			LIO DFCR
04	31	A4	15	28			LIO DFDR
08	0C	03	15	20	15	24	MVC Load DCF
0E	F3	A2	00				SIO Write Data
11	C1	A2	15	11			TIO Busy
15	C1	A0	19	00			TIO Not Ready/Error
19	C0	00	15	00			BC to Start
1 D	00	00	00	00			DCF
21	00	CE	00	00			Constant
25	15	1D	15	29			DFCR DFDR Address
29	FF	(152	9 :0	1629)			Data

Read Data - Sector 0, Track 203

Drive 1, Removable Disk, Hd 0

1700	31	A6	17	26			LIO DFCR
04	31	A4	17	28			LIO DFDR
30	0C	03	17	20	17	24	MVC Load DCF
0E	F3	Αl	00				SIO Read Data
11	C1	A2	17	11			TIO Busy
15	C1	Α0	19	00			TIO Not Ready Error
19	C0	00	17	00			BC to Start
1D	00	00	00	00			DCF
21	00	CB	00	00			Constant
25	17	1D	17	29			DFCR/DFDR Addresse
29	00	(172	9 to	1829)			Data Field

Error Routine


1900	30	A6	19	21	SNS DFCR
04	30	A4	19	23	SNS DFDR
08	30	A2	19	25	SNS Bytes 0, 1
0C	30	A 3	19	27	SNS Bytes 2, 3
10	F0	3B	6C		HPL Halt HC
13	CO	00	××	××	BC to Start


xx xx = 1500 or 1700

5445/5448 INDEX

Control and Address Registers – 5445	4
Disk Map - 5445/5448	2
Pack Layout-5448	2
Select Lock-5445	4
Track Format-5445	-

5448 PACK LAYOUT





	PHYSICAL 5448	LOGICAL 5445
BYTES PER SECTOR	256	256
SECTORS PER TRACK	24	20
BYTES PER TRACK	6144	5120
TRACKS PER CYLINDER	4	20
SECTORS PER CYLINDER	96	400
BYTES PER CYLINDER	24576	102240
CYLINDERS PER UNIT	200	47 3/4
MAXIMUM NUMBER OF FILES		
PER UNIT	50	50
MAXIMUM NUMBER OF TRACKS		
PER UNIT	800	955
NUMBER OF UNITS	2	2

5448-5445 DISK MAP

LOCATION	CONTENT	
Cyl 0 Track 1	Cyl 0 5444 Format (sectors 00 thru 5C)	
Track 2	Cyl O Head 0 5445 (20 sectors) (4 sectors reserved)	
Track 3	Cyl 0 5444 Format (sectors 00 thru 5C)	
Track 4	Cyl O Head 1 5445 Format (20 sectors) (4 sectors reserved)	

CvI 1-3 ALTERNATE TRACKS & LOG

Cyl	4	Track 1 Track 2 Track 3 Track 4	Cyl Cyl	1	Head 1 Head 2	(16 sectors) (12 sectors)	Cyl Cyl	1	Head 1 (4 sectors) Head 2 (8 sectors) Head 3 (12 sectors) Head 4 (16 sectors)
СуІ	5	Track 1 Track 2				(4 sectors) (20 sectors)	Cyl	1	Head 5 (20 sectors)

NOTE: Six 5445 tracks are mapped on five 5448 tracks. Mapping is continuous thru the data area.

To convert from 5445 C/H/R to 5448 C/S:

$$\frac{400 \text{ C*} + 20 \text{ H**} + \text{R*} - 16}{96} = \text{CYLINDER*} \text{ Remainder} = \text{Sector*}$$

To convert from 5448 C/S to 5445 C/H/R:

$$\frac{96 \text{ C}^{\bullet} + \text{S}^{\bullet} + 16}{400} = \text{CYLINDER}^{\bullet} \frac{\text{REMAINDER}}{20} = \text{HEAD}^{\bullet \bullet} \qquad \text{Remainder} = \text{Record}^{\bullet}$$

* A Decimal non-zero number

** A Decimal number from 0 thru 19



5445 CONTROL AND ADDRESS REGISTERS

Flag	Cylin		Hear No		Record No.	Key Length	Da Le	ta ngth	Number
-	Comp	l pare Th	l lese Bit I	l s with	Disk ———	1 	i	 	
6, 7	c	C	Н	н		KL .	DL	DL	N.
	Щ.				_ n	\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	LDL		

This byte specifies the sequential number of the record on the track. (00 through FF)

This byte specifies the number of additional fixed-format records to be operated on.

F = Flag Bits 6 = defective track 7 = alternate track

5445 ERROR CONDITIONS


The following malfunctions will cause a select lock light.

- 1. The head failure latch indicates more than one head selected at a time.
- 2. The write failure latch indicates:
 - a. DC write current and not write gate.
 - b. DC erase current and not erase gate.
 - c. Write gate and no ac write current.
 - d. Write current and not erase current.
- The read/write failure latch indicates read gate or not file ready and either write gate or erase gate.
- 4. DC power failure.
- 5. AC line failure.

NOTE: AM area has missing clock bits 1, 2, 3, 4, and 5.

^{*} Gap 4 will be 778 bytes if track defect is found in HA or R0 area.





NOTE: AM area has missing clock bits 1, 2, 3, 4, and 5.

471

5471 INDEX

5471 Console I/O Error Conditions	:
Exerciser Programs	:

5471 CONSOLE I/O ERROR CONDITIONS

Keyboard Check

Parity error was detected coming from the reed switches.

Keyboard Translator Check

Parity error detected coming from keyboard code to System/3 card code translator.

Printer Translator Check

Parity error was detected coming from System/3 card code to tilt-rotate code translator.

Printer Malfunction

Addr

Adde

Describes generally the malfunction of printer feedback contacts. This condition is caused by any of the following:

- a. Printer cycle too long
 - b. Printer extra cycle
 - c. Printer feedback too late

5471 EXERCISER PROGRAMS

TYPEWRITER FUNCTION - PRINT FROM KEYBOARD

0000	F31011	Reset int pending, turn on proceed
0003	30110200	Sense
0007	38080200	TBN for return or data key init pending
000B	C0900003	Test false, branch if condition true
000F	31180200	Load data register with character keyed
0013	F31880	Start print
0016	30190300	Sense
001A	38080300	Test EOL
001E	C0900000	Restart if false
0022	F31840	CR and index
0025	C0000000	Restart

PRINT CHARACTER FROM SW 3 & 4

Auur		
0000	35C0001A	Set int. IAR
0004	30000200	Sense SW 3 & 4
8000	31180201	Load data register with character
000C	F31880	Start print
000F	30190300	Sense
0013	38080300	TBN for EOL
0017	C0900004	Test false, branch if condition true
001B	F31840	Carriage return and index
001E	C000004	Unconditional branch
0200	XX	Character to be printed

5496/129 INDEX

Exerciser Programs	
Offline Check-129	. :
Offline Check-5496	. :



SERVICE AID DATA RECORDER

5496 OFFLINE CHECK

When trouble is experienced with the 5496 on line, use the following procedures to determine if the machine functions properly as an offline device.

- Place the 5496 in offline status by placing the DR switch to OFFLINE on the CPU console.
- Place all 5496 switches in off position (down) except
 AUTO REC REL, PRINT and POWER.
- Remove all cards from the hopper and enter the following 96-character record from the keyboard. Enter 0 through 9, A through Z, all 30 special characters and fill with three groups of 0 through 9. Depress release key.
 - Only a FEED CHECK error should occur.
- Place a deck of blank cards in the hopper and depress the RELEASE key.
 - The first card should feed and the FEED CHECK light should go off.
 - The card should now be punched and printed with the data that was keyed in step 3. Ensure the data is correct.
- 5. Place the card just punched in the hopper and depress READ.
 - The data from the cards should now be loaded onto the
- delay line.
 6. Depress and hold the DUP key through all 96 columns.
 - The card should feed and punch automatically when column 96 is duplicated.
 - The card should be identical to the original.
- Place the last card punched in the hopper and depress the READ key.
- 8. Depress DUP through column 10 only, then enter your name and depress RELEASE.
 - The card should contain 0 through 9 in columns 1 through 10 followed by your name. The remainder of the card should be blank.

If this procedure performs error free, the 5496 is operating correctly as an offline data recorder.

129 OFFLINE CHECK

- 1. Place CPU data recorder switch to offline position.
- 2. Power the 129 down and up. Ensure that blank cards are in the hopper and the card bed is clear
- 3. Place the 129 control switches in the following positions.

PUNCH a. Punch/verify b. Auto skip/dup OFF c. Rec adv/card feed AUTO DATA READ d. Program mode ON e. Print

- 64
- f. Character mode
- 4. Depress feed key momentarily, one card should feed but not register.
- 5. Key in the following characters
 - a. 0-9 in columns 1 through 10 column indicator should advance one column for each key depressed, and should indicate column 11 when last character has been entered.
 - b. Space in column 11. Column indicator should advance to 12.
 - c. C in column 12
 - J in column 13
 - U in column 14
 - Column indicator should indicate 15
- 6. Depress reg key. Card should register.
- 7. Depress relikey. Card should be punched and half stacked. Inspect this card for proper punches and printing.
- 8. Activate the clear switch. Card in pre-register station should half stack.
- 9. Insert the punched card into the pre-register station and depress the read button. Card should half stack.
- 10. Place the rec adv/card feed switch to manual position.
- 11. Depress the feed key momentarily. One card should feed but not register.
- 12. Depress the dup key until the column indicator advances to 00.
- 13. Place the rec adv/card feed switch in the auto position.
- 14. Depress reg key. Card should punch and half stack.
- 15. Punched card of Step 7 should duplicate punched card of Step 14.



5496/129 EXERCISER PROGRAM

DATA RECORDER READ OR PUNCH

31F0000C LIO DRAB LSB 0000

0004 F3XX00 XX F1=READ.F2=PUNCH SIO 0007 cooppoor

Loop read or punch 000B 0165 DRAR LSR address

0165 Data to be punched or read from card

DR READ COMP PREVIOUSLY PUNCHED CARDS

Program will read cards punched in the Data Recorder Punch Prog to check for correct punching and reading. Load punched cards in the hopper and enter DR Read Compare Program. The first column that is read from the card that does not compare with the corresponding punch field column will be displayed in hex in the field/op lights. To check for correct reading after SAR to 01XX(XX=Field/Op Its) and display char. To check for correct punching, alter SAR to 0164+00XX (XX=Field/Op lights) and display punch character.

0000 31F00037 LIO DRAR LSR 0004 E3E100 SIO READ 0007 C1F20007 TIO Busy

000B C2010101 Set XR 1 to 0101 000F C202FFA0 Set XR 2 for a count of 96

0013 5D006400 Compare read data to punch field

0017 C001002B Branch if not equal M1R 36010039 Add 1 to XR 1

001F 36020039 Add 1 to XR 2

0023 C0010013 Branch on not zero 0027 C0000000 Branch to read next card

002B 3401003B Store XR 1

Turn on field/op lights XX lights equal 002F 3112003B

non comp card col in hex FOFFFF 0033 HALT ABCD12345

0036 0101 DRAR LSR address 0038 0001 Constant of 1

DATA RECORDER DIAGNOSTIC

Program checks data flow between multipurpose register in attachment and DR entry register. If DR entry register picks up or drops a bit, a halt occurs and a multipurpose register will be displayed in the field/operation lights, the DR entry register must be probed to determine failing bit.

0000 F3F3XX SIO DIAGNOSTIC XX=DR CHAR

0003 30F2001B SNS compare error 0007 3904001B Test 5-bit off 000B C0900013 Branch on error 000F C0000000 Branch to 0000

0013 3112001A Display attach multipurpose register in

field/op lights FOFFFF

0017 HALT ABCD12345

001A data/status

001C

5496/129 EXERCISER PROGRAM (continued)

DATA RECORDER DIAGNOSTIC

Program checks the multipurpose register in attachment for missing or picking up bits. If multipurpose register does not compare with char sent to it on a SIO (diagnostic) multipurpose register will display incorrect byte in field/op lights.

0000	F3F3XX	SIO DIAGNOSTIC XX=DR CHAR
0003	30F2001D	SNS multipurpose register
0007	0D000002001C	Compare multipurpose register with
١		diag character
000D	C0010015	Branch on not equal compare
0011	C0000000	Branch to 0000
0015	3112001C	Display multipurpose register in field/ op lights
0019	F0FFFF	Halt ABCD12345
001C	data/status	



DISPLAY ADAPTER INDEX

Service Hints	2
Service Procedure	3

DA - 1

DISPLAY ADAPTER SERVICE HINTS

ADAPTER CHECKS

If an adapter check occurs an Op End Interrupt will cause a reload of the microcode. If errors persist after one retry the software will give a half display "Y6BL". Below are listed the five types of errors that can cause adapter checks. Refer to logic J6B10 to probe them.

FET WRITE PARITY CTL STORE PARITY HDB/EXT REG PARITY OP DECODE PARITY FET ADDRESS PARITY

TURES LOCK OUT - ADAPTER HANG UP

There are three likely causes of tubes being locked out. ESD noise contributes to many of them happening. Below are the three conditions and a means to verify them.


"MC ENABLED" (refer to logic JR340)
"ATTACH ENABLED" (refer to logic JR340)
"BSCA ENABLED" (refer to logic JR410)

Any of these PH latches going macrive will cause lock out. The MST probe can be used to verify that they are all "ON".

- 2. The second cause is when the DA is requesting an interrupt but the CPU is not responding. This could be a fortware publisher or possibly some other attachment was grained an interrupt and has other interrupts masked "OFF" in its PMR reg. (Check INT lights on CPU panel. Note that BSCC or BSCA attachments should be inactive when doing the following scoping procedure. Display: "INT POLL" (ref. logic JR410) on CHAN 1 of scope; year INTERNAL CHAN 1 ONLY. See it "CHAN DB BBT 2" [ref. logic JR410] is occurring at the same time on CHAN 2. If it is, the CPU is not granting the DA an interrupt. This can also be checked with the "MST" proble. Jumper: "INT POLL" (or 4 GATE of the probe and see it "CHAN DBI BIT 2" is pulsing "UP". This indicates that interrupts are being requested but not horored.
- The third possibility is if something reset "INTERRUPT ENABLE" PHilatch (Ref. logic JR410). This will prevent "INTERRUPT PENDING" (ref. logic JR410) from requesting an interrupt on "OBI BIT 2". There is no way to probe this condition but you should know that it can exist.

DISPLAY ADAPTER SERVICE PROCEDURE

Use the following procedure if "D.A." hang-up occurs. This does not apply to individual 3277/84 problems.



Configurator Data 2 Reject and Attention Conditions—BSCA/MLTA 4

MLTA INDEX

MLTA CONFIGURATOR FOR START - STOP TERMINALS

The following information may be helpful when running diagnostic FE7 to develop configurator data for 201.

1050 C

CONTROL UNIT PRINTER-KEYBOARD PAPER TAPE READER PAPER TAPE PUNCH PRINTER CARD READER CARD PUNCH

- o Line speed is 134.5 BPS
- EIA interface or IBM line adapter
 - Control unit and subcomponent addressing (station control)
- o LRC
- o PTTC EBCD line code

2741 -- IBM SELECTRIC TYPEWRITER

- o Line speed is 134.5 BPS
- o EIA interface or IBM line adapter
- No station control
- o No LRC
- PTTC/EBCD or correspondence line code

- o EIA interface or IBM line adapter
- Optional station control
- o Optional LRC
- o PTTC/EBCD or correspondence line code
- 2740-2 IBM SELECTRIC TYPEWRITER
 - o Line speed is 134.5 BPS or 600 BPS
 - EIA interface or IBM line adapter
 - Station control
 - o Optional LRC
 - PTTC/EBCD or correspondence line code
- SYS/7 2740-1 CONFIGURATION
 - o Line speed is 600, 1200 or 2400 BPS
- CMCST 2741 CONFIGURATION
- 3767 2741, 2740-1, 2740-2 CONFIGURATION
 - o Line speed is 200, 300, 600 BPS

MLTA INSTRUCTION REJECT AND ATTENTION CONDITIONS

BSCA Instruction Reject and Attention Conditions

Affected Instructions	Condition	Program Test	Result
Receive, Transmit, and Receive, Receive Initial (Non-SW/MP)	Data Set Ready Latch Off	Status Bit 2 TIO NR 3 (Non-SW/MP)	Instruction Rejected I/O Attention Indi- cator BSCA Attention In- dicator
Auto Call or Receive Initial (SW)	ACU Power Off or Data Line Occupied On	TIO NR Status Bit 1	Instruction Rejected I/O Attention Indi- cator BSCA Attention In- dicator
LIO Except 110 or SIO Except Control	Busy	TIO Busy	Instruction Rejected
SIO Except Control	BSCA Disabled or External Test Switch On and Test Mode Disabled	TIO NR TIO NR	Instruction Rejected I/O Attention Indi- cator BSCA Attention Indicator
None	Data Set Ready Latch On and Data Set Ready Off		I/O Attention Indicator BSCA Attention Indi- cator
MLTA Instruction Rejec	t and Attention Conditi	ons	
All MLTA Instructions	DBO "P" Check	N/A	Processor Check Stop DBO "P" Check Indicator
General Adapter Instructions (M-Bit = 1)	Invalid "N" Field	N/A	Processor Check Stop 1/O "Q" Byte Invalid Indicator
LIO with M-Bit =1 Except Line Select	Adapter Busy	TIO Any Line Busy	Instruction Rejected I/O Attention Indicator MLTA Attention Indicator
SIO Individual Line Instructions	Adapter Not Ready and/or Adapter Check	TIO Adapter Not Ready and/ or TIO Adapter Check	Instruction Rejected I/O Attention Indicator MLTA Attention Indicator
SIO or LIO With M-Bit = 0	No Line Selected or Selected Line Not Installed	TIO Any Line Selected	Instruction Rejected 1/O Attention Indicator MLTA Attention Indicator
SIO (M-Bit = 0)	Selected Line	TIO Line Busy	Instruction Rejected

- 1. Status Byte 1, Bit 7 Data Line Occupied
- 2. Status Byte 1, Bit 6 Data Set Ready Condition

Busy

Not Ready includes Data Set Ready Latch Off on a non-switched, point-to-point or multipoint network.

I/O Attention Indicator

MLTA Attention Indicator

Except Control or

Reset LIO (M-Bit = 0) Except While PCI Pending

T.P. INDEX

BSC Communications Control Characters
BSCA 1/BSCA 2 Operator's Console
BSCC Operator's Console
CCP On-Line Terminal Tests
Communication Attachments, S/3
Communication Control Characters
Control Unit and Device Addressing for 3270 System
EBCDIC and ASCII Table
MLTA Operator's Console
Pin Descriptions for RS232 Interface
Poll Sequence Example – 3270 (No Data Transfer)
Poll Sequence Example – 3270 (With Data Transfer)
Select Sequence Example – 3270
T.P. Cable Chart
T.P. Terms. Definition of

DEFINITION OF TRATERMS

Point To Point

A point to point data link consists of a communications facility with two and only two stations attached. These stations may be combinations of CPUs and/or terminals.

A point to point link may be established over either leased communication lines or a switched network

Multipoint

A multipoint data link consists of a communications facility with two or more stations attached utilizing multipoint data link control. These stations may be CPUs and/or terminals.

One station on this data link must be designated the control station. The control station is responsible for polling tributary stations and for selecting any tributary station for which it has a message. All tributary stations must have a unique address.

Multipoint links must be established over dedicated communications facilities (leased or private).

Leased Line Network

A data link which uses dedicated communications facilities. All stations on the link are always connected.

Switched Network

A data link which uses dial-up voice grade communications facilities. The two stations must establish the link before communications can begin.

Two Wire

A data link which utilizes the same physical pair of wires for both transmission and reception of information. This link can be established over either leased or switched communications lines.

Four Wire

A data link which utilizes one physical pair of wires for transmission and a different physical pair of wires for reception. This link is normally established over leased or private communications lines.

Full Duplex

The ability to transmitt and receive data at the same time.

When used in relation to System/3 it has the same meaning as four wire.

Half Duplex

The ability to EITHER transmitt or receive data at a given time.

When used in relation to System/3 it has the same meaning as two wire.

The aggregate of the equipment and communication control attached to any one of the several ends of a communication channel is called a "station."

Stations are defined related to their permanent and temporal states in the data link.

- In a multipoint data link the stations are defined permanently as either the control station or tributary station(s).
- 2. In a point-to-point data link the stations are defined permanently as either the primary station or as the secondary station.
- 3. The temporal states of any station are defined as being either one of two states (three for multipoint links): master, slave, or passive (multipoint only) states.

Primary Station (Permanent State)

The primary station is defined as the station on a point-to-point line where contention exists which will gain control of the line and have the priority to transmit messages in the event that a contest for the right to transmit arises.

Secondary Station (Permanent State)

The secondary station is defined as the station on a point-to-point line where contention exists which will relinquish its bid for the line and become a slave in the event a contest for the right to transmit arises.

Control Station (Permanent State)

A control station is defined as the only station on a given data link that has the right to transmit a polling or selection supervisory sequence. A control station is also responsible for establishing order on the line in the event that control is lost during an exchange with a tributary station. Only one station on a multipoint data link can be designated the control station at any one time.

Tributary Station (Permanent State)

A tributary station is defined as any station other than the control station on a multipoint line where the line is controlled (i.e., polling and selection is used).

Master (Temporal State)

The master is defined as that station which has the right to transmit a message at a given instant. The master, at this given time, can be for a multipoint link either the control station or a tributary station, and for the point-to-point can be either the primary or secondary station which has gained control of the line. It is the master station's responsibility to transmit the message and be responsible for returning the data link to control mode once the transmission of the message has been completed.

Slave (Temporal State)

The slave is defined as that station which is receiving a message from a master and which is obliged to transmit appropriate responses. Slave responses to transmission (data and control sequences) give the master station information as to the correctness of the received transmission and the condition of the slave station to receive additional transmissions.

Passive (Temporal State)

A station *must maintain* awareness of the operations on a multipoint data link without actually participating. During these periods, a station is said to be in the passive state when it is not master or slave during message transfer state.

This passive state or awareness of the line control without participation is necessary so that a station does not falsely interpret a text sequence as a control sequence.

New Sync

The new sync option should be used at the multipoint control station. Its purpose is to assure rapid resynchronization on a sequence of incoming messages from different multipoint tributaries.

BSCA 1/BSCA 2 OPERATOR'S CONSOLE

The following indicators are located on the CPU Operator's Console and indicate the operational status of the adapter.

BSCA Attn: This light is on when the I/O Attention is caused by one of

the not ready or check conditions.

Unit Check:* This light is on when any Status Bit from Byte 2 is on. DT Term Ready: This light indicates that the BSCA is enabled and that the

Data Terminal Ready line to the modem is on. With two WTC modems, this indicator shows the status of the signal,

"Connect Data Set to Line."

This light indicates that the Data Set Ready line from the DT Set Ready:

modem is on and the modem is ready for use.

Clear to Send: This light indicates that the Clear to Send line from the modem is on and that the adapter may now transmit.

This light indicates the status of the Receive Trigger. The Receive Trigger: light is on when the trigger is at a binary "0" state (equi-

valent to a "Space" on the Communication Line).

TSM Trigger: This light indicates the status of the Transmit Trigger. The light is on when the trigger is at a binary "0" state (equi-

valent to a "Space" on the Communication Line). Receive Mode:

This light indicates that the BSCA has been instructed to perform a receive operation.

This light indicates that the BSCA has been instructed to TSM Mode:

perform a transmit operation.

This light is turned on by a Receive Initial instruction. It is Receive Initial:

turned off at the end of the Receive Initial operation.

This light indicates that the BSCA is executing a Receive Busy: Initial, Transmit and Receive, Auto Call, Receive, or Loop

Test instruction.

Char Phase: This light indicates that the adapter has established character

sync with the transmitting station by receiving two successive SYN characters. The light is turned off at the end of the

receive operation.

(Auto Call Feature)

(Auto Call Feature)

This light is turned on by the decode of an SOH or STX Data Mode:

during a transmit or receive operation. It is turned off at the

end of the transmit or receive operation.

This light is turned on when an EOT sequence is detected Control Mode: Station Select Feature)

in a Transmit, Receive, or Receive Initial monitor operation. It is turned off by decode of an SOH or STX.

This light is turned on by the BSCA when a new dial digit Digit Present:

is present on ACU interface.

ACU Pwr Off: This light indicates that the Auto Call Unit has power off.

When an SNS Transition of SNS Stop Register instruction is executed, it is possible for a LSR, S Register or DBI Register Parity Check to occur resulting in a Unit Check condition. Under this condition, the Byte 2 Status Bits may be all zero.

This light indicates that the BSCA has received an Auto Call Request: (Auto Call Feature) Call instruction and is performing an Auto Call operation. DT Line in Use:

(Auto Call Feature)

This light indicates that the Data Line Occupied line from the ACU is on.

Test Mode: This light indicates that the program has placed the adapter

in a test mode of operation.

EXT Test SW: This light indicates that the switch at the modem end of the

Medium Speed modem cable is in the TEST position. For High Speed modems this indicator will be active when the

Local Test Switch is in the on position.

MLTA OPERATOR'S CONSOLE

MLTA Attn: This light is On when the I/O Attention is caused by one of

the instruction reject conditions.

This light is On when any data adapter within the MLTA is MLTA Busy

executing a Receive, Transmit & Receive, Receive Initial, Reset, Auto Call, Loop Test, or Auto Poll instruction.

MLTA Check This light is On when any hardware parity check is detected

within the MLTA.

BSCC OPERATOR'S CONSOLE

(DTR)

Receive Initial:

BSCC Attention: BSCC Attn is lit whenever the attention condition exists for

the line being displayed.

Data Terminal Ready: Data term ready indicates that the microcode is loaded and

has begun operation. It is turned on as soon as the micro-

code is operational and remains on until the system is powered down.

Data set ready indicates the DSR line from the data set is Data Set Ready: (DSR)

active for the selected line and normally means that the modem is ready for data communications. If the local EIA feature is installed, this line active indicates that the locally

attached device is ready.

Clear To Send: Clear to send indicates the CTS signal from the data set for

(CTS) the selected line is active and the BSCC is free to transmit

on that line

Receive Mode: The BSCC has been instructed by the * Program to perform

a receive instruction on the selected line.

a receive initial mode and wait for information to be re-

The BSCC has been instructed by the * Program to assume

ceived on the selected line.

Transmit Mode: TSM mode indicates the BSCC has been instructed to per-

form a transmit operation on the selected line.

Test Mode: Indicates the * Program has placed the BSCC in test mode.

Indicates the test switch at the end of the medium speed External Test Switch:

cable is in the 'Test' position or the 'Test Control' latch

(for data wrap) is set.

NOTE: * = \$/3 program via microcode program.

Busy:

Send/Receive Data:

Unit Check:

Busy indicates that a line is busy as a result of processing a receive or transmit/receive SIO command.

This is a diagnostic light which indicates a '0' bit is being transmitted or received, when it is lit. The '0' bit further indicates that a space condition is present on the line.

Indicates the BSCC has an I/O check condition and cannot continue until it is corrected.

BSC COMMUNICATIONS CONTROL CHARACTERS

These functions are defined as follows:

SOH—Start of Heading

A communication control character used as the first character of the heading of an information message.

STX-Start of Text

A communication control character that precedes a text and is used to terminate a heading.

• ETB-End of Transmission Block

A communication control character that is used to indicate the end of a transmitted block of data when the data is divided into such blocks for transmission purposes.

ETX—End of Text

A communication control character that terminates the text of a message.

EOT—End of Transmission

A communication control character that is used to indicate the conclusion or termination of the transmission. When EOT is transmitted or received all stations reset to the control state.

ENQ-Enquiry

A communication control character that is used as a request for a response from a remote station

• NAK-Negative Acknowledge

A communication control character, transmitted by a slave station, that is a negative response to the master station.

• SYN-Synchronous Idle

A communication control character that is used by all BSC stations when there is an absence of any other character (idle condition). This character provides a signal that is used to retain synchronism between the master and the slave stations.

DLE—Data Line Escape

A communication control character that changes the meaning of the character that follows it. It is used exclusively to provide supplementary data transmission control functions.

• ITB-End of Intermediate Transmission Block

A character used to delimit a message block (for error checking purposes) without causing a reversal of the direction of transmission.

ACKO-Even Acknowledge

A communication control character transmitted by the slave station that is a positive response to the master station (in response to even blocks of data).

ACK1—Odd Acknowledge

A communication control character that is transmitted only in message transfer state by the slave station as a positive response to the master station (in response to odd blocks of data).

WACK—Wait Before Transmit-Positive Acknowledge

A communication control character that is transmitted by the slave station to the master station to indicate the slave station is temporarily not ready to continue to receive.

RVI—Reverse Interrupt

A communication control sequence used:

- As a slave station's response to a master station's request for a premature termination of the current master station's transmission. This response initiates a reversal in direction of data transfer
- As a tributary station's response to a selection sequence on a multipoint line to indicate that the tributary cannot receive because it has previously entered a transmit mode and a polling sequence is, or will be, required first.

TTD—Temporary Text Delay

A communication control sequence (STX-ENQ) transmitted by the master station to:

- Inform the slave station of a temporary time delay (2 seconds or more from the receipt of the previous acknowledgement) before the next transmission block is transmitted.
- To initiate a controlled forward abort of the current transmission by the master station.

XSTX—Transparent Start of Text

A communication control sequence (DLE STX) that must precede a transparent text. It is used to terminate the heading (always nontransparent) and to initiate the transparent text.

XITB-Transparent End of Intermediate Transmission Block

A communication control sequence (DLE IUS) that is available for use only in the transparent mode. It is used to delimit the end of a transparent text block, for error checking purposes, without causing a reversal of the direction of transmission. It is identical in function to the ITB character used in normal text.

XETX—Transparent End of Text

A communication control sequence (DLE ETX) that terminates a message having as its last block a transparent block. This sequence is identical in function to the ETX character used in normal text.

XETB—Transparent End of Transmission

A communication control sequence (DLE ETB) used to indicate the end of a transmission of a block of transparent data where data is divided into such blocks for transmission purposes. This sequence is identical in function to the ETB character used in normal text.

XSYN—Transparent Synchronous Idle

A communication control sequence (DLE SYN) used with transparent data to maintain bit synchronism.

• XENQ-Transparent Block Cancel

A communication control sequence (DLE ENQ) transmitted to signal that the block should be discarded.

• XTTD-Transparent Temporary Text Delay

A communications control sequence (DLE STX DLE ENQ) that is functionally identical to TTD function but is restricted to those stations that are permanently set (that is, via a manual switch setting) to transparent transmit mode.

• XDLE-Data DLE in Transparent Mode

A communication control sequence (DLE DLE) that is used to allow the transmission of the bit pattern for the DLE character during transparent operation.

COMMUNICATION CONTROL CHARACTERS

FUNCTION	MNEMONIC	EBCDIC	ASCII
START OF HEADING	SOH	01	01
START OF TEXT	STX	02	02
END OF TRANSMISSION BLOCK	ETB	26	17
END OF TEXT	ETX	03	03
END OF TRANSMISSION	EOT	37	04
ENQUIRY	ENQ	2D	05
NEGATIVE ACKNOWLEDGE	NAK	3D	15
SYNCHRONOUS IDLE	SYN	32	16
DATA LINK ESCAPE	DLE	10	10
INTERMEDIATE BLOCK	ITB	1F	1F
EVEN ACKNOWLEDGE	ACK0	1070	1030
ODD ACKNOWLEDGE	ACK1	1061	1031
WAIT BEFORE TRANSMIT POSITIVE ACK	WACK	106B	103B
MANDATORY DISCONNECT	DISC	1037	1004
REVERSE INTERRUPT	RVI	107C	103C
TEMPORARY TEXT DELAY	TTD	022D	0205
TRANSPARENT START OF TEXT	XSTX	1002	
TRANSPARENT INTERMEDIATE BLOCK	XITB	101F	
TRANSPARENT END OF TEXT	XETX	1003	
TRANSPARENT END OF TRANSMISSION BLOCK	XETB	1026	
TRANSPARENT SYNCHRONOUS IDLE	XSYN	1032	
TRANSPARENT BLOCK CANCEL	XENQ	102D	
TRANSPARENT TTD	XTTD	1002	
	XTTD	102D	
DATA IDLE IN TRANSPARENT MODE	XDLE	1010	l
ESCAPE	ESC	27	18

LEADING PAD X 55
TRAILING PAD X 3F or X 7F or X FF

3270 POLL SEQUENCE EXAMPLE

Data	

ystem	1/3				For 'D										
Р	s	S	Е	Р	Р	Р	S	S	S					E	Р
Α	Υ	Υ	0	Α	Α	Α	Υ	Υ	Y	C	С	D	D	Ν	А
	N	N	T`	D	D		N					V	V	Q	D
55	32	32	37	7F	55	55			32	40	40	40	40	2D	FF

	-		;	3270
Р	s	s	Ε	Р
Α	Υ	Υ	0	Α
D	N	N	т	D
55	32	32	37	FF

System/3 For 'CU' 0 EBCDIC addr = 40
For 'DV' 1 EBCDIC addr = C1

	Ρ	S	S	Ε	Р	Ρ	Р	S	S	S					Ε	Р
	Α	Υ	Υ	0	Α	Α	А	Υ	Y	Y	С	C	D	D	N	Α
															a	
•															2D	

	_		:	3270
Р	S	s	Е	Р
Α	Y	Υ	0	Α
D	N	N	Т	D
55	32	32	37	FF

^{*&#}x27;3F' for BSCC Inboard Polling

3270 POLL SEQUENCE EXAMPLE (continued)

7F 55 55

With Data Transfer

S	ystem	/3							C add							
-					- '	or D	V' 0 E	BCDI	C ado	r = 4	ю					
	Р	s	s	Ε	Ρ	Р	Р	S	S	S					Ε	Ρ
	Α	Υ	Υ	0	Α	Α	Α	Υ	Υ	Υ	С	С	D	D	N	Α
	D	N	N	T	D	D	D	N	N	N	U	U	V	V	Q	D

32 32 40 40

				•	_		3	3270
Р	s	s	S		E	В	В	Р
Α	Υ	Υ	Т	TEXT	T	С	С	Α
D	N	N	X		В	С	С	D
55	32	32	02	YYYYDATAYYYY	26	XX	XX	FF
						Val	ue dec	ends

Value depend on data (YY) 2D FF

P S S P A CK0 A D N N D D 55 32 32 10 70 FF

32

If error on receive ACK0 would be NAK (3D) to request 3270 to re-transmit data block.

3270

P S S E P
A Y Y O A
D N N T D

55 32 32 37 FF

1 '3F' for BSCC Inboard Polling

T

Ν

32

3270 SELECT SEQUENCE EXAMPLE															
System	n/3							IC add			lect ad	dr)			
Р	s	s	Е	Р	P	Р.	s	s	S	-				Ε	Р
A	Y	Y	ō	A	A	A	Y	Ÿ	Ÿ	С	С	D	D	N	Α
D	N	N	Т	D	D	D	N	N	N	U	U	V	V	Q	D
55	32	32	37	7F	55	55	32	32	32	60	60	40	40	2D	FF
										:	3270				
						Ρ	s	S			Р				
						Α	Υ	Υ	ACI	K0	Α				
						D	N	N			, D	,			
						55	32	32	10	70	FF	'			
Systen	n/3														

х × С С D 02 DATA XX XX Value depends

TEXT

on data (YY)

3270 Р ACK1 Α D 32 10

В

С С

System/3

D



For 'CU' 0, EBCDIC addr = 60
For 'DV' 1, EBCDIC addr = C1 System/3

S С А С D N А 0 Q D D Ν Ν D D D Ν Ν Ν U U 55 32 32 55 55 32 32 32 60 60 C1 C1 2D

> System/3 selects next DV (device) and sequence is repeated.

CONTROL UNIT AND DEVICE ADDRESSING FOR 3270 SYSTEM

Cu or Device	Control Unit Po Device Polling of Address		Control Select Addr	tion
Number	EBCDIC	ASCII	EBCDIC	ASCII
0	40	20	60	2D
1	C1	41	61	2F
2	C2	42	E2	53
3	C3	43	E3	54
4	C4	44	E4	55
5	C5	45	E5	56
6	C6	46	E6	57
7	C7	47	E7	58
8	C8	48	E8	59
9	C9	49	E9	5A
10	4A	5B	6A	7C
11	4B	2E	6B	2C
12	4C	3C	6C	25
13	4D	28	6D	5F
14	4E	2B	6E	3E
15	4F	21	6F	3F
16	50	26	F0	30
17	D1	4A	F1	31
18	D2	48	F2	32
19	D3	4C	F3	33
20	D4	4D	F4	34
21	D5	4E	F5	35
22	D6	4F	F6	36
23	D7	50	F7	37
24	D8	51	F8	38
25	D9	52	F9	39
26	5A	5D	7A	3A
27	5B	24	7B	23
28	5C	2A	7C	40
29	5D	29	7D	27
30	5E	38	7E	3D
31	5F	5E	7F	22

S/3 COMMUNICATIONS ATTACHMENTS

BSCA-1/BSCA-2 (Binary Synchronous Communications Adapter 1/2)

- Medium Speed 600 BPS to 9.6 K BPS
- -- High Speed above 9.6K BPS to 50.0K BPS
- Feature Identification

ASCII Q2 is P/N 5857632

R2 is P/N 5858872

- Auto Call H3 is P/N 5858851

- High Speed B3 is P/N 5857630

- Internal Clock Card in F2

- Local Modemless EIA Card in F2

- Multipoint Control

Station H2 is P/N 5855855 and polling used by S/3 to

address tributaries
Multipoint Tributary
Switched Network DTR
H2 is P/N 5857654
H2 is P/N 5857644

- Switched Network

CDSTL (World Trade) H2 is P/N 5857645

- MINI-12 (1200 BPS Integrated Modem)
 - Switched or leased line
 - Identifiable by cards in D4, E4 and F4

LCA (Local Communications Adapter)

- Mutually exclusive with BSCA-1
- Uses BSCA-1 instruction set
- Reduced function BSCA-1
- Only supported BSCA-1 features are:
- EBCDIC
 - Local Modemless EIA
 - 2400 BPS

MLTA (Multiple Line Terminal Adapter) RPQ

- Low speed start/stop
- Speeds of 134.5 BPS to 1200 BPS
- One to eight lines available
- Feature Identification

Autopoll B/M 5555180 installed

- Under-the-Cover Line

Adapter B3 board installed

- BMT card 2 card in B4F4

- BMT card 3 card in B4K4

- BMT card 4 card in B4F2


BSCC (Binary Synchronous Communications Controller)

- Available on Model 15D only
- Mutually exclusive with MLTA
- One or two medium speed lines (600 BPS to 9600 BPS)
- Multipoint control station only
- Either line can have one of the following interfaces
 - EIA
 - EIA Local Modemless
 - 38LS (1200 BPS Intergrated Modern)
 - DDSA (Dataphone Digital Service Adapter)

020-1>0-ZCZZD0



Z m 0 0 3



SIGNAL	
EXCHANG	
E ON RS23	
2 INTERFAC	
m	

				Gnd	D	nta	Con	trol	Tim	ning
Pin Number	Interchange Circuit	C.C.I.T.T. Equivalent	Description		From	To DCE	From DCE	To DCE	From DCE	To DCE
1 7	AA AB	101 102	Protective Ground Signal Ground/Common Return	×						
2	BA BB	103 104	Transmitted Data Received Data		×	×				
4 5 6 20 22 8 21 23 23 24 15	CA CB CC CD CE CF CG CH CI DA DB DD	106 106 107 108,2 125 109 110 111 112	Request to Send Clear To Send Data Set Ready Data Terminal Ready Ring Indicator Received Line Signal Detector Signal Quality Optector Data Signal Rate Selector (DTE) Data Signal Rate Selector (DCE) Transmitter Signal Element Timing (DTE) Transmitter Signal Element Timing (DCE) Receiver Signal Element Timing (DCE)				x x x x	×	××	x
14 16	SBA SBB	118 119	New Sync Secondary Received Data		x	×				
19 13 12	SCA SCB SCF	120 121 122	Secondary Request to Send Secondary Clear to Send Secondary Rec'd Line Signal Detector				×	x		
11,18 25			Unassigned							

wa-robe

T. P. CABLE CHART

CPU Type	Adapter	Туре	Cable Group	Cable P/N	From	To Bd Socket	Cable Termination
5404	BSCA	1					
	-	High Speed	3 03	2590807	Data Set	A-A3A3,A4	Burndy Md 12 MXP
	4.5	Med Speed	3.44	1636476	Data Set	A-A3A3	EIA RS232
	-	Auto Call	3 45	1636477	Auto Call	A A3A5	EIA RS232
			1 1		Unit		i
	LCA		None	Note 1	Note 2	A A3A3	Note 3
	ICA (F	RPO)					i
		Remote	3.44		Data Set	A A3A2.A3	EIA RS232
	-	Local 1	None	Note 1	Note 2	A-A3A2.A4	Note 3
	-	Local 2	None	Note 1	Note 2	A A3A2.A5	Note 3
5406	BSCA 1						†
3400	BOCAI	High Speed	3 08	5133612	Data Set	B A2A3 A4	Burndy Md 12 MXP
		Med Speed	3-07	5133611	Data Set	8 A2A3	EIA RS232 Note 5
		Auto Call	3.09	5133613	Auto Call	B A2A5	EIA RS232, Note 6
			"	0.00010	Unit	0.12/15	EIN HOLDE, NOICE
	LCA		None	Note 1	Note 2	B-A2A3	Note 3
5408	BSCA 1						****
0.00		High Speed	3.08	5133612	Data Set	B-A2A3.A4	Burndy Md 12 MXP
	_	Med Speed	3-07	510.611	Data Set	B-A2A3	EIA RS232 Note 5
		Auto Call	3 09	5133613	Auto Call	B-A2A5	EIA RS232 Note 6
				0.000.0	Unit	0.10	200 110202,110120
	ICA		1 1				
	-	Remote	3 37	2590800	Data Set	A-A2A2,A3	EIA RS232
	-	Local 1	None	Note 1	Note 2	A A2A2,A4	Note 3
	-	Local 2	None	Note 1	Note 2	A-A2A2.A5	Note 3
	Integrat	ed 1200					1
	BPS Mo						
	(Mini-12						
		Leased Line	3.39	2775810	Leased		4 Prong Plug
					Line		
		Switched Line	3 40	2775811	Coupler		8 Wires
5410	BSCA 1		!				†
5410	BSCAI	High Speed	3-03	2590807	Data Set	B-A2A3 A4	Burndy Md 12 MXP
		Med Speed	3.02	2590800	Data Set	B A2A3	EIA RS232 Note 5
		Auto Call	3.04	2590800	Auto Call	B-A2A5	EIA RS232, Note 6
		note oun		1330001	Unit	D ALAS	LIM HOLDE, HOLE C
	BSCA 2						
	-	Med Speed	3 20	2590800	Data Set	B-A3A3	EIA RS232; Note 5
	-	Auto Call	, 3-21	2590802	Auto Call Unit	B A3A5	EIA RS232; Note 6
	LCA		None	Note 1	Note 2	B A2A3	Note 3
	Integrat		İ				
	BPS Mo						
	(Mini-12		i 1				1
		Leased Line	3-30	2775810	Leased		4 Prong Plug
			1		Line		
	-	Switched Line	3-31	2775811	Coupler		8 Wires
		Note 4					1

T. P. CABLE CHART (continued)

CPU			Cable	Cable		To Bd	Cable
Туре	Adapter	Туре	Group	P/N	From	Socket	Termination
5412	BSCA 1						
-	-	High Speed	3.03	2590807	Data Set	B-A2A3,A4	Burndy Md 12 MXP
i	-	Med Speed	3.02	2590800	Data Set	B-A2A3	EIA RS232; Note !
- 1	-	Auto Cali	3.04	2590802	Auto Call	B-A2A5	EIA RS232; Note 6
1	BSCA 2))		
1	_	Med Speed	3-20	2590800	Data Set	B-A3A3	EIA RS232; Note !
	-	Auto Call	3-21	2590802	Auto Call	B-A3A5	EIA RS232; Note I
	ICA				[[
1	-	Remote	3-20	2590800	1	B-A3A2,A3	EIA RS232
ĺ		Local 1	None	Note 1	Note 2	B-A3A2.A4	Note 3
- 1	_	Local 2	None	Note 1	Note 2	B-A3A2,A5	Note 3
1	Integrate	ed 1200					
l	BPS Mo				1 1		
- 1	(Mini-12				1 1		1
	-	Leased Line	3-30	2775810	Leased		4 Prong Plug
ļ					Line		
- 1	-	Switched Line	3-31	2775811	Coupler		8 Wires
ı	-	Note 4			1		
5415	BSCA 1						
- 1	-	High Speed Med Speed	3.03	2590807 2590800	Data Set Data Set	B-A2A3,A4 B-A2A3	Burndy Md 12 MXP EIA RS232; Note:
- 1	~	Med Speed Auto Call	3:02	2590800	Auto Call	B-A2A3 B-A2A5	EIA RS232; Note
- 1	-	Auto Cari	3.04	2550002	Unit	D-AZAS	LIA 113232, 110te
1					0		
- 1	BSCA 2		3-20	2500000	Data Set	B-A3A3	EIA RS232; Note
- 1	-	Med Speed	3-20	2590800 2590802	Auto Call	B-A3A5	EIA RS232; Note
1	-	Auto Call	3.21	2590802	Unit Unit	B-MJMD	EIA N3232, NOIE
- 1			1				
- 1	LCA		None	Note 1	Note 2	B-A2A3	Note 3
	Integrat				1		1
	BPS Mo				1		
	(Mini-12				1		
	-	Leased Line	3-30	2775810	Leased		4 Prong Plug
]					Line		0.00
		Switched Line	3-31	2775811	Coupler		8 Wires
		Note 4	-				
	BSCC				[
	~	EIA	ا ۔۔۔ ا		1	0.04110110	514 B0000 N
1		Line 1/Line 2	3-47	4835381	Data Set	B-B4V2,V3	EIA RS232; Note
	~	EIA Local					
- 1		Line 1/Line 2		Note 1	Note 2	Tailgate	Note 3
	***	38LS	1	0775045			40.0
1		Line 1/Line 2	3-49	2775810	Leased Line	Tailgate	4 Prong Plug
1		Domestic Line 1/Line 2	3-50	5134325	Line Leased	Tailgate	4 Prong Plug
		World Trade	3-50	5134325	Leased	rangate	4 Floring Flug
- 1		-+010 1140e			Line		
1	BSCC	DDSA					1
1	-	Line 1/Line 2	348	4835289	Channel	B-B4V2.V3	Compatible with
		Ciric () Line 2	***	-055205	Service	55.72,75	AT&T Channel
			1 1				
- 1			(i		Unit		Service Unit (CSU)

NOTES:

- Cable supplied by attaching BSC device.
 Attaching BSC device.

- 2. Attaching BSG device.
 3. System/3 internal cable terminates at tailgate with EIA RS232 connector.
 4. Integrated 1200 BPS Modem (Mini-12) can be installed on BSCA 1 and/or BSCA 2.
 5. P/N 5133611, P/N 2590800 and P/N 4835381 are functionally the same for domestic use.
- 6. P/N 5133613 and P/N 2590802 are functionally the same.

EBCDIC AND ASCII TABLE

CHARACTER	EBCDIC	ASCII						
А	C2	41						
В	C2	42						
· c	C3	43						
D	C4	44						
E	C5	45						
F	C6	46						
G	C7	47						
н	C8	48						
1	C9	49						
J	D1	4A						
к	D2	4B						
L	D3	4C						
M	D4	4D						
N	D5	4E						
0	D6	4F						
Р	D7	50						
Q	D8	51						
R	D9	52						
S	E2	53						
T	E3	54						

CHARACTER	EBCDIC	ASCII					
U	E4	55					
V	E5	56					
w	E6	57					
X	E7	58					
Y	E8	59					
Z	E9	5A					
0	FO	30					
1	F1	31					
2	F2	32					
3	F3	33					
4	F4	34					
5	F5	35					
6	F6	36					
7	F7	37					
8	F8	38					

CCP ON-LINE TERMINAL TESTS

The procedures for initiating CCP ON LINE TERMINAL TESTS may also be found in the System/3 CCP Terminal Operator's Guide. Your customer will have this book and the System Operator's Guide referenced in the above paragraph.

Online tests

The online terminal test is a method of checking the proper operation of a terminal. If your installation allows online testing you can request a test, whenever you are allowed to send data. The system operator can also request an online test on your terminal unless it is a 3270 or 3735. When the system operator requests an online test, the data is written at your terminal.

What to do in

If you determine that your terminal is not operating properly, notify the system operator by using the message command or, contact the data processing personnel by telephone and inform them of the difficulty.

3270 test TEST FOR 3270

You can perform a test on your 3270 terminal at any time. Perform the following steps to initiate a test.

- Press CLEAR and immediately press RESET to clear the screen.
 The cursor should be at position 1 and the screen should be blank.
 If the A11 CLEAR message appears, repeat CLEAR RESET until
 the screen is blank.
- Type in a message in this format:



- A number from 23 to 34 specifying the desired test. (See Test Types in this chapter.)
- 2 A number from 01 to 99 specifying the number of times the test is to be written. The test can be sent to a printer only once. It is normally sufficient to send the test to a display station only once. However, you may wish to send the test more than once, for example, in cases where an error occurs intermittently.
- 3 The number four indicating the length of the address.
- The address of your terminal. The address is a sequence of four alphameric characters that specify the control unit and a device to which the test is to be sent. Alphabetic characters must be uppercase. Your installation must tell you the address of your 3270. If the address you specify is not the correct address of your terminal, unpredictable results may occur to other terminals on the system.

Press TEST REQUEST.

When the test is complete, follow it with input to CCP, such as a
message command or CLEAR key action, to ensure proper completion of the test and resumption of normal processing.

When the online tests are complete, you and the system operator have a list of the test results. Record your test results.

An example of a test request is: 25014 -- AA

- 25 = Test number
- 01 = Number of times test is to be sent
 - 4 = Length of control unit/device address
 - · = Control unit address
- AA = Device address

Notes:

- To resume communication with an application program you must press CLEAR, wait for message A11 CLEAR to appear, and then press the ENTER key. The application program is informed that you cleared the screen. If your terminal is in command mode at the time you enter online test, you can resume commands when A11 CLEAR appears.
- 2. If the system does not recognize your online test request and your terminal is in command mode, CCP returns an error message. If you are in communication with an application program when you make an unrecognized test request, the program should treat the test request as invalid data. (The program does not treat the test request as invalid data.) (The program does not treat the test request as invalid data.)

Test Types

The abbreviations of the orders tested on the 3270 are:

EM End of message IC Insert cursor NI New line

SBA Set buffer address SE Start field

WCC Write control character

Test types Test Title and Description

Test 23 23 3270 Basic EBCDIC Test Message

This test checks all alphameric characters at a display station or printer. It also checks the use of the WCC to sound the alarm and allows attribute field specifications to be checked at a display station. It prints 40 characters per line.

Test 24 24 3270 Model 1 Alian EBCDIC Test Pattern

This test checks position alignment for the 480-character display station. It also checks the WCC to sound the alarm and it prints 40 characters per line.

Test Types	Test	Title and Description
Test 25	25	3270 Model 1 Align EBCDIC Test Pattern This test checks position alignment for the 1920 character dis- play station. It also checks the WCC to sound the alarm and it prints 80 characters per line.
Test 26	26	3270 Orders EBCDIC Test Message This test checks 3270 orders, the WCC to sound the alarm, and uses display and intensified brightness. It prints 64 characters per line.
Test 27	27	3270 EBCDIC Universal Character Set Test Pattern

Test 27 27 3270 EBCDIC Universal Character Set Test Pattern
This test uses the erase/envite command, displaying the universal
character set in EBCDIC. It checks the WCC to start the
printer, sounds the alarm (on a display), and prints 132 characters per line. NL and EM are used on a printer. SF, NL, and
EM are used on a display.

Test 28 28 3270 NL/EM EBCDIC Test Pattern
This test is mainly intended to test EM and NL on the printer.
The WCC is checked to start the printer and sound the alarm on a display. It prints 132 characters per line.

Tests 29-34 29 - 34 3270 ASCII Test Pattern
These tests correspond to tests 23 - 28 except that transmission is in ASCII.

Note:

Your terminal is either EBCDIC or ASCII, not both, and you can find out which from your data processing personnel.

COMMONLY USED PARTS INDEX

	1403-																								- 4	4
L	1403-																								3	3
,	1403-																								3	3
•																									3	3
	3344																								3	3
	5203																								4	ŧ
	5213																								Ę	ó
	5406																								5	ċ
	5410																								e	ò
	5422																								e	
ì																									7	1
•	5444																								ç	ð
	5445																								10)

1403

PART NO. DESCRIPTION

473990	Belt Main Drive
474217	Belt Tractor
197894	Brush Carriage Read
451529	Cleaner, Type Chain
322779	Fuse FNA 1/10
492658	Fuse, Hammer Dr.
252592	Fuse FNM 1 1/4
322784	Fuse FNA 2
334826	Fuse FNA 3
107666	Fuse FNM 5
369675	Lamp 261 E1 P/C
719293	Lamp Intlk. Panel
477567	Oil Hydraulic Gal
638026	Oil Hydraulic-Pint
856744	Paper Guide LT Tractor
856743	Paper Guide RT Tractor
473813	Ribbon Shield
889524	Sealant Ribbon Shield
528324	Switch End of Forms
474653	Switch Forms Check
475415	Thermistor
856481	Wrench Hammer Unit Box
474180	Contact Recep Gold
214442	Contact Recep Silver
145729	Contact Cable Head Silver
479753	Contact Cable Head Gold
474004	Hydraulic Unit
2414871	Lamp-Oper Panel N1
719293	Lamp Oper Panel-Mod 1-7
477567	Oil-Hydral-Gal
638026	Oil-Hydral-Pint Oil-Train N1
1797703	Oil #6 -Chain Mod 1-7
460052 428470	Pre Punched Carr Tape
2532227	Reed Sw-Hammer on 5421
474267	Ribbon Brake Lower
474173	Ribbon Brake Upper
847032	Roller-Ribbon Correct
836892	SP/SK Arm Stop
444271	SP/SK Armature
444269	SP/SK Arm Pivot
853561	Stacker Roll N1
528324	Switch-EOF
474653	Switch-Form Jam
441162	Switch-6/8, Brush, T Casting
474080	Timing Drum Mod 1-7
473848	Transducer-Mod 1-7
856153	Transducer N1
856138	Timing Drum N1
856582	Train Oil Pump
475955	Torsion Bar Left
475956	Torsion Bar Right
804714	Valve Stem

1403 Model 2

DESCRIPTION PART NO.

524312 Filter Hammer Blower 474805 Hammer Print 804642 Hammer Print-Plastic Insert 369675 Lamp #261 Aux. Ribbon Drive 475857 Magnet Print Lower

Magnet Print Upper 475856

Pivit Tractor Door 475639 836885 Residual

836886 Residual

847032 Roller Ribbon Correct 889584 Wire UCS Chain Drive

1403 Model N1 PART NO. DESCRIPTION

Belt Cover Raise 838348 856138 Emitter Gear Filter Main Blower 518409 254628 Fuse FNM 3/10 Fuse FNM 2 1/2 107663 Lamp 755 OP Panel 2414871 856094 Magnet Print Oil Print Train 856381

Residual 856571

829728 Switch Cover Inlk.

3340 PART NO. DESCRIPTION

Air Switch-New Style 2745584 Tubing Air SW 40 In 745586 2414970 New Bulb

3344

PART NO. DESCRIPTION

2758811 HDA

5203 PART NO. DESCRIPTION

4688386	Belt, Chain Drive Mod 182
4254745	Belt, Chain Drive Mod 3
804618	Emitter, Carriage & UCS
4253423	Emitter, Chain
2153723	Filter, P&B
4253455	Filter, Hammer Unit Blower
1176668	Fuse, Chain Mod 182
2639101	Fuse, Chain Mod 3
4035556	Glass, Top Cover
4253763	Glass, Holder Clip (14)
740660	Lamp, Incrementor
2391204	Lamp, Interlock
2391023	Lamp, Ready 4.5V
856094	Mag. Asm, Hammer Mod 182
2639126	Mag. Asm, Hammer Mod 3
4253798	Press. Roll Asm-Forms
4687940	Push Rod Asm-Hammer
4687954	Residual Hammer-Mag.
4254862	Sprint, Incrementor-CLU
4254282	Spring, Carriage-CLU
4688454	Switch, Hammer Bar Right
4254720	Brass Disk Notched-Carr
4254277	Carr Arbor
4254269	Carriage Clutch Asm
4254275	Carr Clutch Shaft
4254434	Carriage Mag Asm
4254283	Carr Clutch Sleeve
4688002	Detent Spring Incr/Carr
4688466	Drum-Emitter Mod 182
4253864	Drum-Emitter Mod 3
4254482	Incr CAM 100 LPM Red Dot
4254678	Incr CAM 100 LPM 2 Dot
4254483	Incr CAM 200 LPM Red Dot
4254682	Incr CAM 200 LPM 2 Dot
4253856	Incr CAM 300 LPM
4254538	Incrementor Hub
4254435	Increment Mag Asm
2391023	Lamp-Check Ind
2391204	Lamp-Ready
398298	Oil-Chain Mod 182
1797703	Oil-Train Mod 3
4688348	Ribbon Correction Asm
4253274	Rib Shield 132 Pos Mod 182
4254885	Rib Shield 132 Pos Mod 3
749332	Solar Cell

5213

PART NO. DESCRIPTION

2525700	Head Asm, Print Stage 1
2495630	Head Asm, Print Stage 2
2526595	Magnet & Hammer Asm
2526991	Ribbon Drive Asm Stage 1
2526527	Roller-Ribbon Drag CLU Asm
854610	Transducer, Print & Fdbk
2526815	Carr Contact Asm
2629770	Carr Clutch Spring
2528858	Cover Stayarm-Left Hd
2495539	Margin Sw Left

 7 2495539
 Margin Sw Left

 2495540
 Margin Sw Right-Mod 2

 2632658
 Margin Sw Right-Mod 3

 2629759
 Oil-Print Head

2525700 Print Head-Old 1804867 Print Head New

2645458 Conversion Kit Old to New 2495570 Timing Disk-Stepper Motor

5406

PART NO. DESCRIPTION

5128844	Filter, A Gate
5133528	Filter, B Gate
5133527	Filter, Power Supply
5129089	Filter, File Enclosure
5232826	Filter, Old Bulk Supply
5372183	Lamp-Clear, CE Panel
5372182	Lamp-Amber, CE Panel
2122160	Lamp, Console
586305	Lamp, Thermal
2391121	Lamp, 4.5V

5410

PART NO. DESCRIPTION

5357013 Filter

2590223 Filter Gate A

2590287 Filter Regulator

2391062 Lamp Display

2391023 Lamp Processor Check

2391023 Lamp Ready Primary and Secondary

454612 Lamp Stick

812526 Lamp Stick Ind Panel

2391121 Lamp Stop Prg Load

453559 Handbook Binder

5232826 Filter Old Bulk Supply

5554646 Filter 5415 B Gate

5373660 Housing Sys Reset SW

827842 Housing Start SW

2391204 Lamp-Disk Ready

2391023 Lamp-BSCA, I/O Att, Proc.

Proc Ck, Roller, Open

5372183 Lamp-I/O Ck, Addr Comp

2391062 Lamp-Mach Cycle, Clock

2391121 Lamp-Stop, Interrupt

300793 Mode Sel Knob

452528 MST Wire Stripper

452527 MST Wire Wrap

812526 Stick Light Board 590891 Switch Sys Reset

2590891 Switch Sys R 2590891 Switch-Start

5422

PART NO. DESCRIPTION

7367443

Filter

364156	Belt, Hopper Drive
433466	Belt, Hopper Inject and CB
2591096	Belt, Hopper Input Mod 1
2591097	Belt, Hopper Input Mod 2
2592284	Card Weight
2591358	Filter, File Flat
2590994	Filter, File Round
2590967	Flexible Cable Retainer Asm.
2261616	Flexible Cable Retainer Clips
2592787	Fuse, Print Hammer
2391023	Lamp, Npro Feed Stops
2392072	Lamp, Stop Ready
2391653	Lamp, Read
2591806	Magnet Asm, Print
2592677	Ribbon Drive Roll Shaft
2593165	Skew Roller Module-Pre Read
2593166	Skew Roller Module-Sec Wait
2593167	Skew Roller Module-Pri Wait
2593154	Skew Roller Module-Post Punch
2592354	Skew Roller Module-Cor. Sta.
2591405	Sector, Inject
2592677	Stacker Tray Asm
2592503	Spring, Throat Knife
613725	Bearing-Rd Ed Roll Shaft
433466	Belt Hopper CB & Inj Sect
364156	Belt-Pri & Sec
2591065	Belt-Pch Eject
2591394	Belt-Pch Eject 1/4 wide
2592209	Belt-Stacker
2593899	CB Coil-Kick, Inj, Home, Fire
	Hopper
2103010	Capacitor Corner Kicker
2592284	Cart WT with Posts
2593370	Card WT w/o Posts
2593170	Corner Stat Inject Roll
2592787	Fuse-Print Mag
2594888	Hopper Asm
2592555	Hopper Cam Follower
2592440	Hopper Feed Roll
2591690	Incrementor Asm
2591405	Inject Sector
2592529	Inject Sector Asm
2592329	Motor Start SW-Large Sink
2593073	Motor Start SW-Triac
2592479	Picker Knife
2592479	Pre Read Module
2592113	Print Clutch Spring
2392113	i i inc ciuten spring

5424 (cont.)

2591806	Print Mag
2591640	Punch Ck Asm
2591730	Punch Eject Asm
2591665	Punch Press Roll
2590967	Rattlesnake
2592819	Read Feed Roll Shaft
2592807	Read Press Roll Right Up
2592806	Read Press Roll Left Up
2592825	Read Station
2591155	Resistor Corner Kicker
2592677	Ribbon Roll
2590957	Shock-Frict/Stepp Front
2592735	Shock-Stepper Rear
2592219	Stacker Tray
829728	Switch-Disk Door
2592503	Throat Spring
2418518	Wrench-Hopper Roll Adj

5444	
PART NO.	DESCRIPTION

2537371	Belt, Drive
2537371	Belt, Drive (Friction)
2600599	Belt, Drive (Step)
2536376	Brush (1)
2536285	Brush (4) and Holder Asm
2270032	Bumper-Rubber
2536358	Disk, Drive (Friction)
2597938	Disk, Fixed Replacement Kit
2597939	Filter/File, Additional See 5424
3344	Fuse 2 Amp (Low Speed Dr.)
6324	Fuse 3 Amp (High Speed Dr.)
2250961	Head Rd/Wr Downward Facing
2250963	Head Rd/Wr Upward Facing
2538047	Lamp, Encoder Disk
369675	Lamp, All Except Encoder Disk
5144418	Motor, Drive 208 Volts
5144418	Motor, Drive 230 Volts
2538037	Motor Asm, Disk Stepper
2426288	Switch Micro, Button
681123	Switch, Micro Head Load
682902	Switch Micro, Roller
2598021	Tyre (Friction)
5831904	Washer (For Drive Disk)
2538111	Actuator Asm-Stepper
5144617	Bearing-Lead Screw
5144472	Brush Unit Asm
5831851	Detent Pawl
5831627	Disk Pack Sliding Knob
5297939	Filter-Absolute
338165	Fuse-3.0A Lag High Speed
5393558	Fuse-3.2A Lag High Speed
5144418	Motor-208/230V
2590967	Rattlesnake
2538036	Stepper Motor Asm-Complet
228093	Switch-Brush Unit
537382	Voice Coil Asm
2537391	Voice Coil-Coil Only

5445	
PART NO.	DESCRIPTION
2285316	Belt Drive 60HZ
2267731	Brush Cleaning Cycle
2200106	Brush Head
3285318	Diaphram Detent
2218105	Filter 2316 Pack BTM
5357013	Filter B Gate
2250816	Filter Drawer Large
2218349	Filter Drawer Small
2218348	Filter Main Absolute
2128556	Filter Power Supply
2184104	Filter SLT Main Gate
5374369	Filter TROS SLT Gate
111256	Fuse AGC 1 1/2
6324	Fuse AGC 3
111257	Fuse AGC 4
107667	Fuse FNM 6 1/4
107668	Fuse FNM 8
596676	Fuse 15 Amp
5353883	Lamp Amber CE Panel
5353889	Lamp Clear CE Panel
5362163	Lamp Drive Ready
5440629	Lamp Green CE Panel
5353890	Lamp Red CE Panel
2250960	R/W Head A-Down
2250962	R/W Head A-Up
2250961	R/W Head B-Down

5471	
PART NO.	DESCRIPTION
5173811	Belt-Motor
1175579	Cord-Tab
1128380	Cord-Carrier Return
1175579	Cord-Tab
1148714	Fluid Clutch
338165	Fuse
2391121	Lamp
1148022	Motor-1/35 HP
1460074	Motor-1/20 HP
1452391	Reed Switch-Trans Blk Asm
1148080	Reed-EOF, Margin, Tab
1148265	Reed Switch-Index
1148895	Reed-Prt Feedback
1166551	Spring-Cycle Clutch
1147374	Tape-Rotate
1147371	Tape-Tilt
1173132	Tape-Velocity
1167998	Type Ball
	. /

PROGRAMMING SECTION INDEX

BSC Trace	37
CCED Operating Procedures (5415)	2
CCED Operating Procedures (5412)	4
CP-MLMP/MLTA Trace	36
CEFE Dump Procedures	16
Dump All of Main Storage	16
Dump Selected Portions of Main Storage	16
Dump Selected Portions of Disk	17
Dump BSCC Storage to the Printer	18
Dump All of Main Storage to Disk File	18
Code Conversion Chart	47
Condition Register Results	12
CPU Instructions (5412 C)	65
LCP/SCP Instructions	65
Command CPU (CCP)	66
CPU Instructions (5415)	67
LCP/SCP Instructions	67
Command CPU (CCP)	71
Disk Dump	26
Disk Rebuild Program (\$\$DISK)	33
Disk Storage Dump Procedure (Commercial)	9
Disk and Tape Dump Program (\$DUMP)	26
Disk/Tape Dumps	14
Dump, Determining Which One to Use	13
Dump to Disk Program	19
Error Log and Statistical Data Recording (5406)	8
FE Utility Program for Basic	8
File Compress Program (\$FCOMP)	32
Hex and Decimal Conversion/Addition	46
Instruction Format	57
Interrupt Trace Program (\$TRACE)	40
Starting the Interrupt Trace	40
Displaying the Trace Table	41
Ending the Interrupt Trace	42
OCC Trace Command	42
Trace Table Format of \$TRACE Entries	44
3741 I.P.L. Simulation Program	5
Load I/O Instructions	96
Local Storage Register (LSR) Display Procedure	6
Main Storage Dumps	13
Main Storage Dump (Hand Load Procedure)	15
fain Storage Dump Procedure (Commercial)	8
p Code/Instruction Description	54
Program Check Information	5
PTF Installation (5406 Basic)	11
PTF Installation (5406 Commercial)	11
Sense Instruction Formats	72
Sery-Aid Display Program	24
Serv-Aid Dump/Display Programs	21
Stand-Alone Dump Program	21
Start I/O (SIO) Instructions	107
Tape Dump	
Task I/O and Brench /TIO) Instructions	102

5415 CCED OPERATING PROCEDURES

Customer Set Up

- 10K available in partition being prepared for CCED execution. 14K is required when executing 2560 diagnostics or ERAP on systems with tape attached.
- Assign console as reader to the partition being prepared for diagnostics.
- Stop spool in the partition being prepared for diagnostics.
- Device to be tested must be available.
- Stop spooled reader, writer or punch if assigned to device to be tested.
- Partition prepared for CCED execution at EJ.
- If possible, use the 1403 as logging device.

PF KEYS

PF10 To enter a command PF12 To respond to a message

Running Procedure

- Start partition
 - Depress PF 12 key, then move cursor to the CCED partition message line. (This message line should initially be at EJ halt.)
 - Depress ENTER key.
- Display History
 - If 1403 is not available as the diagnostic log device, the diagnostic information will be available in the system history area and can be seen by using the D.H.(Display History) command.

Example:

Depress PF 10 key Enter D H Depress ENTER key

When history is displayed, a 'B10' appears in the upper left corner of the screen. If this 'B10' is altered to an 'F10', the screen will scroll forward for 10 lines instead of backward. If a 'C' is entered, the Display History function is cancelled, The number of lines to scroll can be altered by changing the '10' to any number between '01–10'.

- 0 Log
- If 1403 is available as the log device, enter the following

// LOG 1403, NOEJECT Depress ERASE EOF key Depress ENTER key

Loading CCED - Enter following OCL

// HALT

// LOG 1403, NOEJECT (Optional - used if logging to 1403)

// LOAD \$CEOLD,uu - where uu is the unit that contains \$CEOLD. (F1, F2, R1, or R2) Depress ERASE EOF key

Depress ENTER key

// RUN

Depress ERASE EOF kev Depress ENTER key

Responding to CCED Messages 0

> When responding to the console prompting messages, the PF12 key must precede the keyboard entry for the three character program ID or the three digit routine number. After keyboard entry is made, the ENTER key is depressed.

Example: Depress PF12 key

E12 (entered via keyboard to load printer

diagnostic) Depress ENTER key

Depress PF12 key

00C (entered via keyboard to load ripple

print routine of diagnostic E12)

Depress ENTER key

Terminate CCED - Enter the following:

EE - to terminate the device test

EJ - to terminate CCED

Loading ERAP

If only the disk ERAP printout is desired. substitute \$CEFF7 for \$CEOLD in the load statement.

NOTE: \$CEFF7 or FF7, on completion, will always go to EJ.

5412 CCED OPERATING PROCEDURES

Customer Set Up

- Minimum of 8K available in P1
- EJ Halt displayed in P1
- Device to be tested must not be assigned to a customer's program or program level.

Running Procedure

- Set Dual Program Select Switch to Program 1
 P-KB
- Depress the INTERRUPT key
- When the 5471 PROCEED light comes on, enter the following OCL statements:
 - //NAME JOB SPOOL-NO //LOAD \$CEOLD,XX
 - //LOAD \$CEOLD,XX //RUN
- NOTE 1: If only the disk ERAP printout is desired, substitute \$CEFF7 for \$CEOLD in the load statement.
- NOTE 2: XX is the simulation area on the 3340 which contains the C.E. diagnostic programs.

 XX = F1, R1, F2, or R2.

All C.C.E.D. halts are indicated by 'cE' in the P1 stick lights accompanied by a printed Halt ID and/or a message on the 5471. (See Diagnostic User's Guide MDM Vol. 1A for Halt ID references.) For all other stick light halts, refer to the customers' halt quide.

To Respond To the 'cE' Halt

- Depress P1 HALT RESET
- Enter the desired response to the prompting message
- Depress the END key

To Terminate, Enter The Following

- EE To terminate the device test
- -- EJ -- To terminate C.C.E.D.
- Depress the END key

PROGRAM CHECK INFORMATION

Displ	Label	Lng in bytes	Description
X'0100'	PCSTAT	0	Program check information start
X'0100'	PCADRG	2	Program check address register
X'0102'	PCSTRG	2	Program check status register
			Byte 1
			X'80' :: Greater than 256K
			X'40' = reserved
			X'20' = Interrupt level ID (4 bit)
			X'10' = Interrupt level ID (2 bit)
			X'08' = Interrupt level ID (1 bit)
			X'04' = Any interrupt level
			X'02' - Greater than 64K
			X'01' = Greater than 128K
			Byte 2
			X'80' = Storage violation
			X'40' = Invalid Q-byte
			X'20' = Invalid Op code
			X'10' = Invalid address
			X'08' = Privileged operation
			X'07' = reserved
X'0104'	PCIAI	2	Interrupt level IAR
X'0106'	PCPM R	2	Interrupt level PMR
X'0108'	PCPSR	2	PSR
X'010A'	PCXR2	2	XR2
X'010C'	PCXR1	2	XR1

3741 I.P.L. SIMULATION PROGRAM

This program will simulate IPL from the 3741 on 5412/5415 SYSTEMS where the 3741 is not the ALTERNATE LOAD DEVICE.

Manually insert the following 29 byte bootstrap in storage starting at Address 0100:

	ADDRESS	DAT	A		
	0100	C2	02	0100	LOAD INDEX REG = 0100
	0104	81	41	1B	LOAD FUNCT. REG. = 4000
	0107	B1	42	1C	LOAD REC. LENGTH = 128
	010A	F3	43	08	FORCE RESPONSE
- 1	010D	B1	44	19	LOAD DATA ADDR. = 0000
-	0110	F3	41	00	READ ONE SECTOR
1	0113	E1	42	13	LOOP ON BUSY
	0116	C0	87	0000	GO EXECUTE 1ST SECTOR
- 1	011A	40	00		
	011C	7 F			
1	0107 010A 010D 0110 0113 0116 011A	B1 F3 B1 F3 E1 C0 40	42 43 44 41 42 87	1C 08 19 00	LOAD REC. LENGTH = 12 FORCE RESPONSE LOAD DATA ADDR. = 00 READ ONE SECTOR LOOP ON BUSY

LOCAL STORAGE REGISTER (LSR) DISPLAY PROCEDURE

This display procedure allows the user to display the contents of any local storage register without destroying the contents of that register.

- 1 Depress SYSTEM RESET
- 2 Set mode selector switch to ALTER STORAGE
- Enter the following into storage:

F0 5D 6F 30 00 0008 34 01 0013 0C 00 0001 0013 F0 00 00

- Set mode selector switch to ALTER SAR and enter 0003.
- 5. Set mode selector switch to PROCESS

CO 87 0000

- 6. Set console address/data switches as follows:
 - The two leftmost switches to 34 (to store a register) or 30 (to sense a register).
 - The two rightmost switches to the register to be displayed (see following chart).
- 7 Press console START. A halt condition is displayed on the console lights. Ignore the halt. The Q code of this halt is the high-order byte of the register being displayed. (This is displayed by the lights on roller 3.)
- Press console START again. Another halt condition occurs.
 The Q code of this halt is the low-order byte of the register being displayed. (This is displayed by the lights on roller 3.)
- Set the rightmost console address/data switches to the next register to be displayed.

LSR DISPLAY PROCEDURE (Continued)

· Switch Settings

```
Sw 3, 4
              CPU LSR
0.1
              XR1
              XR2
02
Ω4
              PSR
08
              ARR
                      (current ARR on 5415)
              IAR
                      (current IAR on 5415)
10
20
              P1-IAR (PGM Lvl IAR on 5415)
40
              P2-1AR (PGM LvI ARR on 5415)
80
              IAR · 0
CO
              IAR 1
ΑO
              IAR 2
90
              IAR - 3
88
              IAR 4
84
              IAR - 5 (5415 only)
82
              IAR - 6 (5415 only)
              IAR - 7 (5415 only)
              I/O LSR
                       Sw 3. 4
129
              DRAR
                        FΩ
                        E4
1403
              LPIAR
              LPDAR
                        E6
1442
              MPTAR
                        54
                        ΕO
2222
              LLAR
                        F4
              PDAR
              PCAR
                        E6
2265
              CRTAR
                        90
                        3С
2501
              CRAR
              MPTAR
                        F4
2560
              MRDAR
                        F5
              MPCAR
                        F6
                        1B
3277
              CRTAR
3411/3410
              MTDAR
                        64
              LPIAR
                        E4
5203
              LPDAR
                        E6
                        E0
5213
              LLAR
              PDAR
                        E4
              PCAR
                        E6
5424
              MPTAR
                        F4
              MRDAR
                        F5
              MPCAR
                        F6
5444
              DFDR
                        A4
              DFCR
                        Α6
5448/5445/3340 DDDR
                        C4
              DDCR
                        C6
5496
                        F0
              DRAR
BSCA-1
              BSCAR-1
                        84
BSCA-2
              BSCAR-2
                        8C
SIOC
              SIAR
                        34
3741
              DSAR
                        44
BSCC
              CAR
                        24 (Line 1 or 2 must be selected first)
MLTA
              SAB
                        2B
```

ERROR LOG AND STATISTICAL DATA RECORDING 5406

The BASIC program system accumulates two types of error recording. All I/O device errors are recorded in an area called OBR (outboard recording). Various counts of temporary errors (ones subsequently overcome by retry) and other statistical data are recorded in an area called SDR (statistical data are recorded in an area called SDR (statistical data recording). OBR I/O errors cause the Q. R, sense bytes and other data to be recorded in the OBR table located on sectors 7 and 8 of the fixed disk on drive 1. The most current OBR entry is found by using the first two bytes of sector 7 as displacement from the beginning of sector 7.

Sectors 3 through 6 contain 512 two byte counters which are used to accumulate statistics about temporary and permanent 1/0 errors which have occurred. This data in these counters is called SDR (statistical data recording). SDR data is recorded on sectors 3 through 6 of the fixed disk on drive 1.

The OBR and SDR data are retrieved from the disk and printed on the printer by the CE utility program ERAP.

The ERAP ID is FF7 and is called in via DCP.

FE UTILITY PROGRAM FOR BASIC

OPERATING INSTRUCTIONS

- 1. Manually record the IAR and ARR.
- Press System Reset and then System Start. (Message Printed CD, DD, VM, CP, DP, DC, DW, H, R, T. . . .)
- Type the letter (s) representing the desired function and press the carriage return key.The functions available are:
 - CD · Core Dump
 - DD · Disk Dump
 - VM Virtual Memory Dump
 - CP · Core Patch
 - DP Disk Patch
 - DC · Disk Compare
 - DW · Disk Write
 - H · Halt
 - R Return to Operating System
 - T Trace
- 4. The system will request additional information such as core addresses, disk addresses or line numbers. Incorrect entries will cause the system to make a second request. The carriage return must be pressed following each entry. Use the Disk Address conversion chart to find the addresses for disk sectors.
- 5. When the Utility functions are complete press "R" to return to normal operation.

MAIN STORAGE DUMP PROCEDURE (COMMERCIAL)

- 1. Set address/data switches to 'CEFE'.
- 2 Press system reset
- 3. Press start. A halt 'D' results.
- 4. Set rightmost address/data switch to '0'.
- 5. Press start. A halt 'D1' results.
- Set the two leftmost address/data switches to the 'start of dump address'. Set the two rightmost address/data switches to the end of dump address.

Note: Only the two high-order hexadecimal digits of the storage address are used for dump addresses. The two low-order hexadecimal digits are not required.

FE UTILITY PROGRAM FOR BASIC (continued)

MAIN STORAGE DUMP PROCEDURE (COMMERCIAL) (continued)

7. Press start. If a halt 'D4' results, press start once more.

After the specified area of main storage has been dumped, a halt 'D' (step 3 previous) is displayed. At this point, another request for a main storage or disk storage dump can be made.

Note: If the address/data switches are set to anything other than 'CEFE' when system reset and start are pressed, only the first 400 bytes of main storage are dumped followed by a halt 'D5'.

To initiate any other action, an IPL must be performed.

DISK STORAGE DUMP PROCEDURE (COMMERCIAL)

- 1. Set address/data switches to 'CEFE'.
- 2. Press system reset.
- 3. Press start. A halt 'D' results.
- 4. Set the rightmost address/data switch to '2'
- 5. Press start. A halt 'D2' results.
- Enter the starting disk address into the address/data switches. Use the 'CCSS' format shown in the table.
- 7. Press start. A halt 'D3' results.
- 8. Enter the ending disk address into the address/data switches.
- Press start. The sectors specified will be dumped. At completion, a halt 'D2' (step 5 above)
 will occur. At this point, only additional disk dumps can be initiated or an IPL performed.

Note: When multiple main storage and disk dumps are required, it is advisable to take all main storage dumps before doing the disk dumps.

FE UTILITY PROGRAM FOR BASIC (continued)

table

The following address/data switch settings are used to indicate the specified area on disk that is to be displayed.

SWITCH	SETTING	MEANING
The two leftmost address/data switches	00-C8	Selected cylinder number on the specified disk (CC).
The two rightmost	See the	Sector number (beginning of end) on the specified disk that is to be displayed (SS)

Settings for the Specified Disk			Settings	for t	ne Spe	cified	Disk		
	R1	F1	R2	F2		R1	F1	R2	F2
Sector					Sector				
0	00	01	02	03	24	80	81	82	83
1	04	05	06	07	25	84	85	86	87
2	08	09	0A	0B	26	88	89	8A	88
3	0C	0D	0E	0F	27	8C	8D	8E	8F
4	10	11	12	13	28	90	91	92	93
5	14	15	16	17	29	94	95	96	97
6	18	19	1A	1B	30	98	99	9A	9B
7	1C	1D	1E	1F	31	9C	9D	9E	9F
8	20	21	22	23	32	A0	Α1	A2	A3
9	24	25	26	27	33	A4	A5	A6	Α7
10	28	29	2A	28	34	A8	Α9	AA	AB
11	2C	2D	2E	2F	35	AC	AD	AE	AF
12	30	31	32	33	36	во	B1	B2	В3
13	34	35	36	37	37	B4	B5	B6	B7
14	38	39	3A	3B	38	88	B9	BA	BB
15	3C	3D	3E	3F	39	BC	BD	ВE	BF
16	40	41	42	43	40	CO	C1	C2	C3
17	44	45	46	47	41	C4	C5	C6	C7
18	48	49	4A	4B	42	C8	С9	CA	СВ
19	4C	4D	4E	4F	43	CC	CD	CE	CF
20	50	51	52	53	44	D0	D1	D2	D3
21	54	55	56	57	45	D4	D5	D6	D7
22	58	59	5A	58	46	D8	D9	DA	DB
23	5C	5D	5E	5F	47	DC	DD	DE	DF

PTF INSTALLATION

BASIC

- 1. IPL the system and enter the date.
- 2. Type 'PTF' when system is ready.
- 3. Enter PTF just as it appears in the RETAIN message. (Sample below)

HDR .BS001 2A44 R1 PTF .#DPRIN 009BBA DATA B9F4 OBFD 6E

END 6B4C

4. Type "ASSIGN-WORKAREA" to update the programs in the workarea.

5. Verify that the problem has been corrected.

COMMERCIAL

- 1. IPL the system and enter the date.
- 2. When "READY" is printed enter LOAD.
- Follow the sample to enter the PTF data. The underlined portions have to be entered by the operator, the rest is printed by the system.

SAMPLE ONLY

010	LOAD	NAME-	\$SGPTF	
011		UNIT	R1	
020	DATE (11/1/70)			
030	SWITCH (00000000)			
040	FILE	NAME-		

MODIFY

RUN

ENTER CONTROL STATEMENT

HDR \$\$R001, 3D88, R1 HDR \$\$R001, 3D88, R1

ENTER CONTROL STATEMENT

PTF 0\$\$RBIP, 01, E1FE PTF 0\$\$RBIP, 01, E1FE

ENTER CONTROL STATEMENT

DATA FBB4, 04DE, E8C4, C1C5, D9 DATA FBB4, 04DE, E8C4, C1C5, D9

ENTER CONTROL STATEMENT

END ADOC

ENTER CONTROL STATEMENT

.

CONDITION REGISTER RESULTS

Bits	2	3	4	- 5	6	7
Binary Value	2	1	8	4	2	1
Decimal Arith			Over- flow	Result is Positive	Result is Negative	Result is Zero
Compare Logical				Op1 > Op2	Op1 < Op2	Op1 Op2
Sub Logical				B > A	B < A	A = B
Add Logical and Add Register	Over- flow			Carry and not Zero Result	No Carry and not zero Result	Result is Zero
Edit				Positive	Negative	Source is Zero
Test Bits		Test False				
Branch or Jump on Condition*		Test False Reset if Tested	Over- flow Reset if Tested			
Condition	Binary Over- flow	False	Decimal Over- flow	High or Positive	Low or Negative	Equal or Zero

Branch on Condition
Q Bit 0 = 0 Absence of Condition
Q Bit 0 = 1 Presence of Condition

DETERMINING WHICH DUMP TO USE

Determining which dump program to use depends on why the dump is needed. The following charts give the functions of and when to use each dump program:

Main Storage Dumps

,	Dump	Functions	When to Use	How to Use 3
)	CEFE 1,5	Dumps all of main storage and transient area, or main storage within limits or BSCC storage.	When gathering APAR materials for system problems.	See CEFE Dump Procedures in this section.
•		Also, dumps all of main storage and transient area and BSCC storage to a disk file. (See note.)		
)	Stand- Alone ¹	Same as CEFE (up to 64K) to the printer.	When CEFE fails.	See Stand-alone Dump Program in this section.
	OCC ² DUMP Pn,m	Dumps partition Pn from 0000 to end of partition, then cancels job. (m = cancel option 2 or 3). (See note.)	When canceling execution of a job with a dump of the partition and system problems not suspected.	Operator's Guide.
	OCC ^{4,5} DUMP SYSTEM	Dumps all of main storage except transient area to the printer. Also, dumps all of main storage to a disk file. (See note.)	When dumps of both partitions are required, transient area is not needed, and continued execution is desired.	Operator's Guide.
)	Select D Option to Messages 2	Dumps partition associated with message, file share area, and transient area, if required, then effects 3 option. (See note.)	To dump partition at a particular message. Only works if message was issued by partition 1, 2, or 3 and a D option was allowed.	Operator's Guide and Message Manual.

Note: Also dumps saved transient area if owned by ABTERMED task.
In addition, SWA, and SHA are placed in the dump disk file.

¹IPL is necessary after this dump. The output cannot be spooled.

²IPL is not necessary after this dump. The output can be spooled.

³The logic of these dumps (except for SVAID) is documented in the *IBM System/3 Model 15 Supervisor and IOS Logic Manual*, SY21 0033. The logic of SVAID is documented in the *IBM System/3 System Services Program Logic Manual*, SY21-0036.

Output cannot be spooled.

⁵ See Dump to Disk for more information.

Main Storage Dumps (Continued)

Dump	Functions	When to Use	How to Use '
SVAID ⁴	Dumps selected areas of main storage (menu options). (See note.)	When desirable to continue execution of jobs after dump completed.	See SERV-AID Dump/Display Programs in this section.

Note: Also dumps saved transient area if owned by ABTERMED task.

Disk/Tape Dumps

Dump	Functions	When to Use	How to Use
CEFE ^{1,3,5}	Dumps simulation area storage (only the simulation area loaded by IPL to the printer. Also dumps to disk the SWA for P1, P2, and P3, the transient area, and a part of the SHA.	When SVAID cannot be used to dump sys- tem residence disk. Another IPL is necessary.	See CEFE Dump Procedures in this seciton.
SVAID	Dumps selected areas of simulation areas and main data areas (menu options).	When dump of selected areas needed and then continue executing jobs in system.	See SERV-AID Dump/Display Programs in this section.
\$DUMP	Dumps tape and disk.	Use as a separate job step in the job stream.	See Disk and Tape Dump Program in this section.
OCC DUMP SYSTEM	Dumps SWA for P1, P2, and P3, the transient area at PC, and part of the SHA to disk.	When a dump of all main storage is needed and con- tinued execution is desired.	See Operator's Guide.

¹The logic of this dump is documented in the IBM System/3 Model 15 Supervisor and IOS Logic Manual, SY21-0033.

²The logic of these dumps is documented in the IBM System/3 Model 15 System Services Logic Manual, SY21-0036.

³The logic of these dumps (except for SVAID) is documented in the IBM System/3 Model 15 Supervisor and IOS Logic Manual, SY21-0033. The logic of SVAID is documented in the IBM System/3 System Services Program Logic Manual, SY21-0036.

⁴Output cannot be spooled.

See Dump to Disk for more information.

HAND LOAD MAIN STORAGE DUMP PROCEDURE

If the main storage dump procedures fail, it may be because low core has been overlaid, or the Supervisor Dump linkage has been destroyed. The following routine may be used to obtain a CEFE dump:

- Depress System Reset.
- Set Mode Selector to Alter SAR.
- 3. Set Data Switches to 1000 and press start
- 4. Set Mode Selector to Alter STOR
- Enter the following into Main Storage

31 C4 1030 31 C6 103C F3 C0 00 C1 C2 100B F3 C2 00 C1 C2 1012 3C 07 103A 3C 21 1036 31 C4 1030 31 C6 103C F3 C1 00 C1 C2 1029 CO 87 0800 04 00 00 00 01 29 00 01 00 07 00 31

- Alter SAR to 1000.
- 7. Set Mode Selector to process.
- 8. Press start

Note: Do not attempt to use dump to disk option.

CEFE DUMP PROCEDURES

The CEFE dump provides a quick, simple way to dump main storage or a simulation area (only the simulation area loaded by IPL). Five dumps are available

- 1. Dump all of main storage to the printer
- 2. Dump selected portion of main storage to the printer
- 3. Dump selected portion of disk storage to the printer.
- Dump all of main storage, SWA for P1, P2, and P3, transient area, part of SHA, and the BSCC storage to disk
- Dump the BSCC storage to the printer

Operating Procedures to Dump All of Main Storage

- 1. Set console data switches to greater than hex CEFE
- 2. Press SYSTEM RESET key.
- 3. Press START key

Operating Procedures to Dump Selected Portions of Main Storage

- 1. Set console data switches to hex CEFE or less.
- 2. Press SYSTEM RESET key.
- 3. Press START key.
- When 50 message occurs, set (or leave) data switches to an even value (but not 'XXDD' or 'XXEE').
- 5. Press START key.
- When SC message occurs, enter address to start damping. The address is entered via data switches in multiples of 256 (hex 100); that is 00E0 entered in the data switches represents physical address 00E000.
- 7. Press START key.
- 8. When EC halt occurs, enter address to end dumping.
- 9. Press START key.
- After storage is printed, return to step 4 (50 halt) to dump other selected portions of storage.

Note: CEFE stores the program ARR at locations 6 and 7 of main storage after the SYSTEM RESET and START keys have been pressed.

١	Address	Description
	OF AO-OF BF	ATRs (31-0)
	OFCO-OFDF	SPRs (31-0)
	OFEO-OFE1	ILO IAR
	OFE2-OFE3	IL1 IAR
	0FE4-0FE5	IL2 IAR
	0FE6-0FE7	IL3 IAR
۱	0FE8-0FE9	IL4 IAR
,	OFEA-OFEB	IL5 IAR
	OFEC-OFED	IL6 IAR
	OFEE-OFEF	IL7 IAR
	0FF0-0FF3	Timer value
	0FF4-0FF5	CAR (BSCA 1)
	0FF6-0FF7	CAR (BSCA 2)
	0FF8-0FF9	CAR (BSCC 1)
١	OFFA-OFFB	CAR (BSCC 2)

Operating Procedures to Dump Selected Portions of Disk

- Set console switches to hex CEFE or less.
- 2 Press SYSTEM RESET kev.
- 3 Press START key.
- When 50 message occurs, set (or leave) data address switches to an odd value (but not 'XXDD' or 'XXEE').
- 5. Press START key.
- 6. When 55 message occurs, enter beginning sector address. The disk address is entered via the data switches. Switches 1 and 2 specify cylinder number, switches 3 and 4 specify sector. The sector number is the nearest multiple of four less than or equal to the specified number.
- 7. Press START key.
- . When ES message occurs, enter end sector address.
- Press START kev.
- After disk area is printed, return to step 4 (50 message) to dump other portions of disk.

Operating Procedure to Dump BSCC Storage to the Printer

- Set the console switches to CEEE or less
- 2. Press SYSTEM RESET key.
- 3. Press START key
- 4. When 50 message occurs, set (or leave) the data address switches to hex XXEE
- Press START key.
- 6 After BSCC storage is printed, return to step 4 (50 message) to do another dump. If BSCC is not supported or if the microcode has not been loaded to the attachment, the 50 message will recur.

Note: When this option is used, main storage between hex C000 and EFFE is not preserved.

Operating Procedure to Dump All of Main Storage, SWA for P1, P2, and P3, 32 Sectors of SHA, Transient Area, Transient Area at PC (if available) and the BSCC Storage (if applicable) to a Disk File

- Set console switches to hex CEFE or less.
 - *Note:* The dump file \$SYSDUMP must be on the main data area of the IPLed pack at this time.
- Press SYSTEM RESET kev.
- 3. Press START key.
- 4. When 50 message occurs, set (or leave) the data address switches to hex XXDD
- 5. Press START key
- 6. After the data is dumped to the disk file, an E4 message will occur

To do other dumps, go back to step 1 or set switches and press START key.

Note: The use of this option will cause main storage between hex C000 and EFFF to be overlaid. If a printer dump of this area is required in addition to the disk dump, the printer dump must be done first.

Restrictions

- If a disk dump is taken first and then a main storage dump, the transient area is not guaranteed.
- The SYSLOG print buffer located at 077C-0800 is not preserved.
- The 5C message address must be less than the EC message address.
- The 55 message address must be less than or equal to the E5 message address.
 The highest valid address that can be entered via the data switches is one greater than the amount of main storage the machine has. Thus 0400 is the highest valid request for a machine with 256K. Any request greater than this causes an immediate return to 50 message.
- If low storage (address 0) is destroyed, CEFE does not function by RESET and START.
- An illegal cylinder or sector specification effects an HE message after which the main option 50 message returns.
- Printer error conditions during a CEFE dump causes a bP halt.
- If the dump-to-disk option or the BSCC storage option is used, main storage between hex C000 and EFFF is not preserved.

DUMP TO DISK PROGRAM

You must ensure that a file labeled \$SYSDUMP is on the main data area of the IPLed pack before you use the dump-to-disk option of either the CEFE dump program or the OCC dump program. If more than one \$SYSDUMP file exists, the dump will be written to the file with the most recent date.

The minimum size of \$SYSDUMP depends on the main storage size of the system to be dumped. The following table will help you determine the size of \$SYSDUMP:

Main Storage	
Size in Bytes	Track
96K	20
128K	22
160K	25
192K	27
224K	30
256K	33
384K	43
512K	54

When you use the dump to disk option, \$SYSDUMP is loaded with the following information:

CC:HH + 0:1 through CC/HH + 2/30 SWA for P1 CC/HH + 3:1 through CC/HH + 5:30 SWA for P2 CC-HH + 6.1 through CC-HH + 8:30 SWA for P3 SHA CC/HH + 9/1 through CC/HH + 9:20 Transpent area (CEEE only) CC/HH + 9:21 through CC/HH + 9'28 CC/HH + 9/29 through CC-HH + 9/30 Transient area at PC, if applicable CC/HH + A/1 through CC/HH + A/30 BSCC storage, if applicable (CEEE only) Main storage CC/HH + B/1 through end of file

Any legitimate method of creating the SSYSDUMP file can be used. The following OCL statements may be used to create the file using the SCOPY utility program.

- # LOAD SCOPY,unit
- // FILE NAME-COPYO PACK-name, UNIT-unit, RETAIN-P.
 - LABEL \$SYSDUMP, TRACKS xx1
- ... FILE NAME-COPYIN, UNIT-unit
- // RUN
- C COPYELLE OUTPUT-DISK
- // OUTDM
- // END

A /* record (end of file) must then be read by the input device listed as UNTF on the COPYIN statement.

When \$SYSDUMP is full, it can be printed by the print utility \$CPRNT.

The following OCL is required

- # LOAD \$CPRNT, UNIT
- // FILE NAME-\$SYSDUMP, UNIT-unit, PACK-name
- // RUN

You should not run SCPRNT and use the OCC dump to-disk command simultaneously because the printout of the SSYSDUMP file will be invalid.

¹Refer to table on preceding page.

STAND-ALONE DUMP PROGRAM

When the CEFE main storage dump fails to function properly because some error has destroyed the low storage linkage to the dump routine, or the dump routine itself, a card loadable main storage dump can be used to dump main storage to the printer.

The main storage dump program that can be loaded by IPL from an alternate input device is provided on the PID pack. The program must have been previously punched from the source library (LIBRARY.S) using \$MAINT.

The program named \$D96AN can be used with an MFCU as an alternate IPL device and a printer with an AN or an LC chain.

The dump program itself occupies 768 (hex 300) bytes of main storage. The 768 bytes can be anywhere in the machine. Choose an area that does not contain pertinent information. The bootstrap loader used to load the dump program into main storage occupies the first 256 bytes of main storage. The dump program dumps only the first 64K of storage.

To use the card-loadable dump program:

- Place the program in the primary MFCU hopper.
- Set the PROGRAM LOAD SELECTOR switch to ALTERNATE.
- 3. Press PROGRAM LOAD key.
- When the CU halt appears, dial in the location at which the dump program is to be loaded, then press START key.
- 5. When the 5E message appears, dial in the bounds of storage you wish to dump. The left two dials set the high-order two digits of the beginning dump location, the right two dials set the high-order two digits of the ending dump location. After setting the dials, press START key (if the 5E message remains, the begin location was set higher than the end location).
- After printing the dump, the dump program returns to the 5E message. At this time, if you wish to dump another area of main storage, you can do so without reloading the dump program.

SERV-AID DUMP/DISPLAY PROGRAMS

The SERV-AID dump/display programs provide the customer engineer with a choice of two types of output: hardcopy (printer) or display screen. The data dumped on the printer can be selected via an option menu. The display screen is used only for main storage display.

SERV-AID Dump Program

The SERV-AID dump program provides the customer engineer with a selective dump that can be used without destroying data in the system. The program runs completely in the transient area. Upon completion of the required dump(s), the system continues operating.

Each recognizable data area is printed with the first byte referenced as location 0000. This allows easy reference from the data area formats described in section 2 of this manual.

CAUTION

The selected data is printed even if the printer is being used by spool or a partition program.

Starting Program and Selecting Options

The program can be called at any point of system operation by the following steps:

- 1. Press program function key PF10.
- 2. Key in DISPLAY SVAID (or D SV).
- The option is displayed.

```
-X-NNNNN,NNNNNN
                           ENTER REPLY
        SVAID OPTION MENU
   EOJ
          08. SHA
01. P1
          09.
              SPOOL
                     FILE
02. P2
          10. DTFS
03. P3
          11. FILE SHARE AREA
04. COMMS 12. CHECKPOINT/RESTART
05. TCBS
          13-16. SWA - P1, P2, P3, ALL
06. SPVR
          D1-D4H
                       PHYSICAL AREA
07. N/A
                       ON DISK
(ERROR MESSAGES)
ENTER DISPLAY REQUEST MSG NOT RSP 02
```

 Key in desired option number or option number and limits; press ENTER key. If invalid limits are entered, the option menu is refreshed and a diagnostic message is displayed.

Note: On printer I/O error halt (MP), ready the printer and press the START key.

 When requested dump is finished, the option menu is displayed for further selection.

Ending Program

To end the program, select option C (cancel) when the option menu is displayed. The system resumes operation at the point that the program was interrupted for this display.

To cancel a dump during printing, set the console data switches to FFFF. When the cc message occurs, leave the switches at FFFF and press the START key. To continue the dump after the cc message, set one of the data switches to a non-F value and press the START key.

Dump/Display Options

	Options	Description
	С	Cancel the program and continue system operation.
	01-03	Program partitions. Print all of main storage assigned to that partition if limits are not specified. To selectively print main storage, limits are entered in hexadecimal following the option number (01–xxxx,xxxx).
	04	Communications areas. Print SYSCOM and all PLCAs.
	05	Task control blocks. Print all TCBs in order of priority.
		Note: Except for the wait and console management TCBs, all TCBs are printed with dispatchability bit (TCB DS1) set to nondispatchable (hex 80).
	06	Supervisor. Print all of main storage from hex 0000 to the start of partition 1 (includes trace table if \$TRACE is active).
	07	Not applicable.
	08	System history area. Print system history area from system pack.
	09	Spool file. Print contents of spool file.
)	10	DTFs. Print DTFs for all program partitions. Print associated IOBs for all opened disk and tape DTFs.
	11	File share area. Prints out file share area. (File share queue, short DTFs, common area.)
	12	Checkpoint restart. Prints out the checkpoint/restart area.
	13-16	SWA-P1, SWA-P2, SWA-P3, all scheduler work areas.

Options	Description
D1-D4H	Causes a dump of either a main data area, a simulation area, a
(physical	VTOC for a main data area, or a VTOC for a simulation area.
areas on	Valid options for VTOC:
disk):	VTOC of main data area—D1, D2, D3, D4, D31, D32, D33, D34, D41, D42, D43, D44.
	VTOC of simulation area—D1A, D1B, D1C, D1D, D2A, D2B, D2C,
	D2D, D3A, D3B, D3C, D3D, D3E, D3F, D3G, D3H, D4A, D4B,
	D4C, D4D, D4E, D4F, D4G, D4H,

VTOC dumps include the volume label, the file index and the file labels

Valid options for disk: Same as VTOC except that a D must be inserted after the option (for example, D18-D-CCHHRR, CCHHRR for main data area and D14-D-CCSS, CCSS for simulation area). The start and end address of the simulation area must be given as hexadecimal values in the format CCSS,CCSS, where CC is the cylinder address and SS is the sector address.

The start and end address of the main data area must be given as

The start and end address of the main data area must be given as hexadecimal values in the format CCHHRR,CCHHRR, where CC is the cylinder address, HH is the head number, and RR is the record number.

Note: If an error occurs, a diagnostic message is displayed in line 11 of the display screen, or printed on the line printer.

For 3340/3344, cylinder 0 head 0 limits are records 0-3 and 25-48.

SERV-AID Display Program

The SERV-AID display program provides the customer engineer with a method of dynamically displaying (on the display screen) up to 80 bytes of main storage.

Starting the Display

The program is loaded into and executes from the transient area. The program can be called at any point in system operation by performing the following steps:

- 1. Press program function key PF10.
- Key in DISPLAY CORE (or D CORE).
- Press the ENTER key.

The first 80 bytes of storage are then displayed.

Displaying More Data

Additional areas of main storage can be displayed if storage areas and limits are specified. These specifications are entered starting in position 1 of line 1:

ssss,eeee

= Start and end hexadecimal addresses of main storage, without regard for program partitions.

ssss.eeee.P1

= Start and end hexadecimal addresses of main storage used by

ssss,eeee,P2

program partition 1. (Hex 0000 is end of partition 1.) = Start and end hexadecimal addresses of main storage used by

program partition 2. (Hex 0000-1000 are considered part of partition 2.)

ssss,eeee,P3

Start and end hexadecimal address of main storage used by program partition 3.

ssss,eeee,XXX = Start and end hexadecimal addresses of main storage used by CCP program task. The value of XXX is listed as follows:

```
xxxx.eeee.CCC - CM communications manager
xxxx.eeee.CDD - DFF display format facility
xxxx.eeee.CEE - CCP user task
```

xxxx,eeee,CTT - Termination task xxxx,eeee,CPP - Command processor xxxx,eeee,C44 xxxx.eeee.C55

xxxx.eeee.C66 xxxx.eeee.C77 xxxx,eeee,C88 xxxx,eeee,C99

xxxx.eeee.CGG CCP user tasks xxxx,eeee,CHH

xxxx.eeee.CUU xxxx.eeee.CVV xxxx.eeee.CWW xxxx,eeee,CXX

xxxx,eeee,CYY xxxx.eeee.CZZ

Position 0 of line 1 must be blank when addresses are entered.

Scrolling Through Storage

When an F (forward) or a B (backward) is entered in position 0 of line 1, the display scrolls forward (toward higher addresses) or backward (toward 0000). Each time the ENTER key is pressed, 80 more positions are displayed. When console switch 4 is set to an F and ENTER is pressed once, the display is made to scroll repetitively until the switch is set to a non-F value. Scrolling stops when end of storage is reached on forward scroll - end of partition (if Px was specified) or end of main storage or 64K (whichever is lower, if Px was not specified). Scrolling stops when hex 0000 is reached on backward scroll.

Cancelling Display Program

To cancel the SERV-AID display program, enter a C in position 0 of line 1 and press ENTER.

DISK AND TAPE DUMP PROGRAM (\$DUMP)

\$DUMP provides the facility to list the contents of disk or magnetic tape.

Prompt messages are displayed on the display screen, and the user enters selections on the keyboard.

Control Statements

The following control statements are needed to load the dump program:

```
// LOAD $DUMP,code
// RUN
```

Code	Meaning
R1	R1 simulation are
F1	F1 simulation are
R2	R2 simulation are
F2	F2 simulation are

Selecting Options

After the dump program is loaded, communications between the user and the program is through the keyboard/display screen. The first prompt to the user is to determine which type of dump is to be done, tape or disk.

```
SDUMP
ENTER SELECTION OVER THE X
X * DUMP REQUEST D.T.C.M
D=5444/3340 DISK
T=TAPE
C=CANCEL
M=3344 DISK
```

The user enters a request over the X:

```
D = 5444/3340 disk
```

T = Tape

C = Cancel


M = 3344 disk (will not appear if 3344 not supported)

The program analyzes the response and continues prompting for information regarding the selected dump. If an invalid request is entered, the prompt is reissued.

Disk Dump Operating Instructions

After the disk dump function has been selected, communications between the user and the program continues via the keyboard/display screen as follows:

3340 Only



Note: The units listed indicate system configuration.

```
*R1, F1, R2, F2*
UNIT XX
```

XX should contain F1, R1, F2, R2, or left as XX if a 3340 main data area disk dump is being requested.

```
START CYL/SEC XXXX
END CYL/SEC XXXX
```

The cylinder number is placed in the first two positions and must be a hexadecimal number between 00-CA.

Note: 01, 02, and 03 are invalid cylinder numbers for simulation areas on the 3340 or 3344 logical volumes.

The sector number is placed in the last two positions. This number must be between 00-5C or 80-DC. If the sector number specified is not a multiple of 4, it is rounded down to a multiple of 4.

The end address must be greater than or equal to the start address.

```
*D1, D2, D3, D4*
UNIT XX
```

XX should contain D1, D2, D3, or D4—or be left as XX if a simulated disk dump is being requested.

STRT C/H/R XXXXXX END C/H/R XXXXXX

The first two positions are the cylinder number, which must be hex 00-D1.

The second two positions are the head number, which must be hex 00-13.

The last two positions are the record number, which must be hex 00-30.

The following exceptions apply:

CYL 00 HEAD 00-Only records 1, 2, 3, 19-30 CYL 00 HEAD 03-Only records 1-16

The last address that can be read is CYL D1, HEAD 07, REC 30.

The end address must be greater than or equal to the start address.

3344 Only

*D31, D32, D33, D34 UNIT XXX

XXX should contain one of the four logical volumes on D3 (D31, D32, D33, D34) or be left as XXX if a logical volume on D4 is being requested.

STRT C/H/R XXXXXX END C/H/R XXXXXX

*D41, D42, D43, D44 UNIT XXX

XXX should contain one of the four logical volumes on D4 (D41, D42, D43, D44) or be left as XXX if a logical volume on D3 is being requested.

STRT C/H/R XXXXXX END C/H/R XXXXXX

The first two positions are the cylinder number, which must be hex 00-D1.

The second two provide the head number, which must be hex 00-13.

The last two positions are the record number, which must be hex 00-30.

The following exceptions apply:

CYL 00 HEAD 00-Only records 1, 2, 3, 19-30 CYL 00 HEAD 03-Only records 1-16


The end address must be greater than or equal to the start address.

The user enters the required data as follows

- Press the tab () key to reach the progres locations.
- 2. Key in the unit number, start address, and and address
- Press the ENTER key.
- If you receive any of the following error messages, simply correct the error and press the ENTER key.

INVALID OR MISSING UNIT, RETRY
INVALID OR MISSING START/END ADDR, RETRY

 When all the disk requested has been printed, the following end of job message is displayed.



If D or M is keyed in, repeat steps 1 through 5. If C is keyed in, program goes to normal end of job. Otherwise the program redisplays the initial \$DUMP display.

Tape Dump Operating Instructions


After the tape dump function has been selected, communications between the user and the program continues via the keyboard/display screen as follows:



The user then enters the option character over the V.

Option	Meaning
1	List tape on tape unit 1
	· ·
2	List tape on tape unit 2
3	List tape on tape unit 3
4	List tape on tape unit 4
R	Return to initial \$DUMP display
D	Go to simulation area/3340 disk dump display
С	End of job
M	Go to 3344 disk dump display

If the tape specified is a 7-track tape, the program displays:



TU is the tape unit that has been entered for the previous display. The user enters 0, 1, or 2 over the W to indicate 200, 556, or 800 bpi respectively. The user enters 0, 1, 2, 3, or 4 over the X to indicate one of the following parity checks:

- O Indicates even parity
- 1 Indicates odd parity
- 2 Indicates even parity translate
- 3 Indicates odd parity translate
- 4 Indicates odd parity convert

Note: A 2 option (even parity, translate) must be taken to dump a standard label. After the label has been dumped, the parity option used to create the data must be taken. If incorrect options are taken for either the tape density or parity, a data check/tape runaway or other unpredictable results can occur.

The program then displays (for both 7- and 9-track) a request for option and block count:



TU is the tape unit specified in the first tape dump display. The user enters 0, 1, 2, 3, C, D, F over the Y to indicate one of the following options:

- 0 Skip
- 1 Read and print
- 2 Backspace
- 3 Rewind
- R Return to initial \$DUMP display
- D Go to 5444/3340 disk dump display
- C End of job (cancel)
- M Go to 3344 disk dump display

The user enters the number of blocks to skip, read and print, or backspace over the ZZZZZ. The number must be a decimal number from 1 to 99999. Options 0, 1, and 2 are performed one block at a time. The block count is decreased by one each time the operation is done. If a block count of zero is reached, the display reappears, and another option and block count can be specified. If a tape mark is read from a 9-track tape, TAPE MARK READ is displayed on the message line, and another option can be selected. If a tape mark is read from a 7-track tape, the display to select parity and density appears first, followed by TAPE MARK READ. If a permanent error occurs, PERMANENT I/O ERROR BLOCK NUMBER-0000 appears and another option can be selected.

If option 3 is selected (the rewind request), the tape is rewound and the initial tape dump display is reprompted.

FILE COMPRESS PROGRAM (\$FCOMP)

\$FCOMP can copy files from one main data area to another main data area without FILE statements. \$FCOMP can continue copying files even though a permanent I/O error is detected on a track within a file.

The data on the defective track is lost during the copy operation, but the rest of the data is recovered. The cylinder and head address of the missing data on the receiving main data area is logged to the logging device.

The following OCL statements are required if you wish to continue to copy files even though a permanent I/O error has been detected:

- // LOAD \$FCOMP, unit
- // SWITCH 11111111
- // RUN
- // COPYFILES FROM-code, TO-code [,PACKIN-name] [PACKO-name]
- // END

More information about control statement is in *IBM System/3 Model 15 System Control Programming Concepts and Reference Manual*, GC21-5162. The SWITCH statement is not documented there because it allows the user to bypass permanent I/O errors.

DISK REBUILD PROGRAM (\$\$DISK)

This program is designed to allow a simple display, correction, replacement, and verification of any disk information. The following OCL statements load the program:

// LOAD \$\$DISK,unit

If the system input device is the console, the program functions as if a DISPLAY statement has been read. If the system input device is not the console, the program reads records from the system input device.

Function

The disk rebuild program performs the following functions at the customer engineer's request, based on the display prompts:

- Displays data from a specified disk location (64 bytes at a time) from 3344s or 3340s. The program allows access to simulation areas on the 3340 or 3344 that have simulation area addresses. The main data area of the 3340 or 3344 is accessible with main data area addresses. The alternate tracks are accessible only by the addresses of the tracks to which they are assigned.
- Scrolls backward and forward through a record or sector; permits desired changes to be made in a temporary buffer that contains one record or sector.
- Prints the contents of the temporary buffer.
- Writes the contents of the temporary buffer to a specified disk location.
- Reads the next record from the system input device.
- Goes to end of job.

The disk rebuild program performs the following functions from the system input device:

- Reads, verifies, and replaces data from a specified disk location.
- Issues display prompts if a DISPLAY statement is read.
 - Goes to end of job.

When this program is loaded, it issues a warning message. The customer engineer can continue or cancel the program at this point. There is no checking to determine if a specified unit is supported or is being used by another partition.

Input

Statements are read from the system input device or from a procedure. The statements should be in one of the following formats (small letters represent a code and capitalized letters must be entered as shown):

1.	VREP uu cchhrrdd vv,xxxxxx	3340 VREP
2.	VREP uuu cchhrrdd vv,xxxxxx	3344 VREP
3.	VREP agccssdd vv,xx	Simulation area VREP
4.	// DISPLAY	DISPLAY statement
5.	xx	Data statement (valid only if data in the preceding statement was terminated by a comma).
6.	// END	END statement


Code	Meaning	Column
uu	Unit (D1, D2, D3, D4)	6 - 7 (3340)
บบบ	Unit (D31, D32, D33, D34,	6 - 8 (3344)
	D41, D42, D43, D44)	
qq	Q code for simulation area	6 – 7
CC	Cylinder	9 - 10 (3340)
		10 11 (3344)
		8 - 9 (simulation area)
hh	Head	11 - 12 (3340)
rr	Record	13 - 14 (3340)
		15 - 16 (3344)
SS	Sector	10 - 11 (simulation area)
		12 - 13 (3344)
dd	Displacement	15 16 (3340)
		16 = 17 (3344)
		12 - 13 (simulation area)
vv	Verify Data	18 - 19 (3340)
		19 20 (3344)
		15 - 16 (simulation area)
xx	Data	21 and on (3340)
	•	22 and on (3344)
	* *	18 and on (simulation area)
		First nonblank character
		on data statement

All of the information (except for the 3340/3344 unit) must be in hexadecimal. For the simulation area Q code, only the first 5 bits are important. Thus, Q0 to Q1 designates R1; Q8 to AF = F1; Q8 to AF = F1; Q8 to AF = F1; Q8 to AF = F2. VREP must be in columns 1 through 4. The first blank following the data terminates the scan. Commas can be interspersed with data (on a byte boundary). XX coded instead of hexadecimal data leaves 1 byte unchanged. If the data is terminated by a comma, the next statement is assumed to be continuation data unless it has VREP in columns 1 through 4 or DISPLAY in the first non-blank positions. Data is not replaced across a sector or record boundary without another VREP statement.

Output


For a VREP statement, data from a good statement is written to disk. A diagnostic message is issued for bad input or unverifiable input.

The DISPLAY statement causes the following initial option menu to be displayed on the display screen (bottom five lines of display screen are for the system):



Note: % designates the placement of the control character.

If C is entered as the control character, the program goes to end of job. If I is entered as the control character, the program reads statements from the system input device or from a procedure. If 4 is entered as the control character, the following display prompts for the simulation area location to be displayed (capitalized letters are displayed as they appear; small letters represent a code):



ode	

Meaning

Other codes

Simulation area (F1, F2, R1, R2) Same meaning as described previously

CCP-MLMP/MLTA TRACE

The procedures for initiating BSCA, BSCC or MLTA trace can be found in the System. 3 Communications Control Program System Operator's Guide, Briefly, during CCP Model 4 for which they may be found in the Operator's Guide. Briefly, during CCP Startup, the keywords TRACEMLTA and/or TRACEMLMP must be specified in response to Startup message SU011, SU025, or SU045. During CCP operation. TRACE table printing can be controlled by the TRACE Command: TRACESpaceONorOFF,MLTA, BSCC or BSCA. If a permanent error is encountered on a TP line while TRACE is active, the in over TRACE table will be written to the system printer. The format of the TRACE Table can be found in the System/3 Models 4,6,8,10 and 12 System Data Areas and Diagnostics Aids Handbook, SY21,0045. Refer to your PSR if additional help is needed. CAUTION — BE SURE THAT THE CUSTOMER IS AWARE THAT ANY JOB FORM BEING RUN ON THE SYSTEM PRINTER WILL HAVE TRACE DATA WRITTEN.

BSC TRACE

The BSC trace module must be link-edited into the user program. The trace is active at all times. It cannot be turned on or off.

The assembler user can include the trace module in the program by specifying EXTRN \$\$85TT in the program or by placing an INCLUDE card in the linkage editor input deck.

```
// INCLUDE NAME-$$B$TT,UNIT-xx
```

Note: If an INCLUDE card is used to call the trace module, the overlay linkage editor generates a name not referenced error message (0L031). This error does not affect the output of the linkage editor, however, and should be ignored.

If the user is running under RPG II BSCA or RPG II BSCA with an assembler subroutine, \$\$BSMT is automatically link-edited as a dummy trace module. If the user wants to include the actual trace module in the program, the dummy and actual trace modules must be renamed. After the modules are renamed, the user program must be recompiled in order for the actual module to be link-edited. The following statements are used to rename the trace modules:

```
// LOAD $MAINT,xx
// RUN
// RENAME FROM-xx,LIBRARY-R,NAME-$$BSMT,NEWNAME-$$BSAV
// RENAME FROM-xx,LIBRARY-R,NAME-$$BSTT,NEWNAME-$$BSMT
// FND
```

To replace the actual trace module with the dummy trace module:

1. Rename the modules:

```
// LOAD $MAINT,xx
// RUN
// RENAME FROM-xx,LIBRARY-R,NAME-$$BSMT,NEWNAME-$$BSTT
// RENAME FROM-xx,LIBRARY-R,NAME-$$BSAV,NEWNAME-$$BSMT
// END
```

2. Recompile the program.

Trace Considerations

- ITB interrupts, BSCA enabling operations, and BSCA disabling operations are not recorded by the trace routine.
- Trace entries are recorded and are independent of user programming operations. That is, entries are recorded when an interrupt occurs regardless of current operations occurring in the user program, and can be recorded at any time, even during a snap dump. Consequently, be aware that entries may have been made in the trace table after a user request to dump the table.
- The BSC trace requires 549 bytes of main storage.

How to Find the BSC Trace Table

The BSC trace table can be located on a dump by the eyecatcher characters BSML. The trace table starts immediately after these characters.

BSC Trace Table Format

The format of the trace table is:

	Pointer	WRAP	Entry 1	Entry 2	Entry 20
ľ	$\overline{}$	$\overline{}$			
	2 Bytes	1 Byte		320 Bytes	

Pointer = Address of the first byte of the last entry in the table used by trace (2 bytes)

WRAP = Status byte:

Hex Value	Meaning
01	Each entry has been filled at least once; entries are now being
	overlaid, beginning with entry 1.
00	No more than 20 entries have been written to the table.

Entry = 16 bytes. The format of each entry is:

		Data				
Q Byte	Control Code	Sense/Status Bytes	D1	D2	D3	D4

Q Byte -- From the BSCA SIO instruction initiating the event recorded

Control Code - From the SIO instruction initiating the event recorded; 1 byte

Sense/Status Bytes:

Hex 8000

- Timeout status:
 - A receive timeout occurred during a receive operation with the adapter in the busy state.
 - b. An auto call operation was terminated by an abandon call and retry signal from the auto calling unit (ACU), indicating that a connection was not established.

Hex 4000 Data check during receive operation:

- a. A BCC compare check occurred (EBCDIC).
- b. A VRC check occurred (ASCII).

Note: Characters having VRC checks are distinguished by a high-order bit in main storage. These characters are never recognized as control characters by the BSCA.

Hex 2000 Adapter check during transmit operation:

- a. DBI register parity check
- b. I/O cycle steal overrun
- c. LSR or shift register parity check
- d. Transmit control register check

Hex 1000

Adapter check during receive operation:

- a. DBI register parity check
- b. I/O cycle steal overrun
- c. LSR or shift register parity check

Hex 0800

Invalid ASCII character (A byte fetched from main storage by an adapter using ASCII code contained a 1-bit in the high-order bit position.)

Hex 0400

Abortive disconnect. Indicates BSCA on switched network was enabled, then the data set became ready, then not ready. This indicates the connection has been released and causes data terminal ready to turn off.

Hex 0200

Disconnect timeout. Indicates disconnect timeout occurred on a switched network. Disconnect timeout causes data terminal ready to turn off. (May not apply to systems using the IBM remote job entry program.)

Note: The program must perform a disconnect operation.

Hex 01FC

Not assigned

Hex 0002 D

Data set ready. This indicates that the data set is ready to operate and that the BSCA has been enabled.

Hex 0001

Data line occupied. This bit is used on a switched network when the BSCA is equipped with the auto call feature. This bit indicates that the data receive initial instruction will be rejected.

Data =

- D1 Contents, at the time the I/O operation was started, of the byte addressed by the current address register (CAR) and the 2 bytes that follow
- D2 Contents, at the time the I/O operation was started, of the 3 bytes preceding the byte addressed by the transition address register (TAR)
- D3 Contents, at the time the I/O operation was completed, of byte addressed by the TAR and the 2 bytes that follow
- D4 Contents, at the time the I/O operation was completed, of the 3 bytes preceding the byte addressed by the CAR

Note: When a 2-second timeout occurs, D1-D4 are set to hex FF. When a receive timeout occurs, D3 and D4 are set to hex FF. When the I/O operation is receive initial (RCV), receive only (RCVO), or autocall, D2 and D3 are set to hex FF.

INTERRUPT TRACE PROGRAM (\$TRACE)

The interrupt trace program stores information in a trace table as an interrupt occurs. The program can trace all interrupts or only selected interrupts, depending on options on the control statements.


When the main storage trace table is filled, it is written to a disk file if the user included a FILE statement. If a FILE statement is not included, the main storage table wraps around when it is full.

The main storage trace table information is displayed via option 06 of the SVAID program. The trace information that was stored in a disk file can be printed by the \$TRPRT system service program.

Starting the Interrupt Trace

The trace program must be loaded into partition 1. The program is loaded and started by the following OCL statements:

- // LOAD \$TRACE,unit
- // FILE NAME-\$TRACE,UNIT-F1,RETAIN-T,PACK-xxxxxx,TRACKS-nnn (Optional. Include FILE statement only if trace file is to be written on disk.)
- // RUN



// END

ALL = All entries specified in Figure 3-2 except TSTAMP

SVC = All SVC RIBs SIO = All F8 entries

OPEND = All F2, F3, and F5 entries

TASKSW = All FF entries

CRT = All F1 entries

CCP = All E7, E8, E9, EA, EB, EC, ED, EE, FB, FC, and FE entries

TIMER = All F6 entries

AFCOR .= All F9 and FA entries

COMN = All BA entries

If CRT is specified, and the 3284 Printer is attached, op ends for the 3284 are traced under the CRT/3284. (See Figure 3-2.)

he FILE statement causes the main storage trace table to be written to disk when the table is full. The \$TRACE file must be on the system pack. For best utilization of file space, assign an even number of tracks.

You must specify temporary (T) in the RETAIN parameter on the FILE statement when starting the interrupt trace.

The TYPE parameter specifies which interrupts are to be traced. Sublists are followed in the TYPE parameter (Example: TYPE-'SVC.SIO.CRT').

TSTAMP gives the current timer value of the TRACE entry. Bytes 7 and 8 of an 8-byte entry or bytes 11 and 12 of a 16-byte entry are overlaid if TSTAMP is specified. TSTAMP must be the last entry in a sublist on a TYPE parameter. For example: TYPE-'ALL,TSTAMP' or TYPE-'SIO,SVC,TSTAMP'. TSTAMP must never be used alone.

The TABLE parameter specifies the size of the main storage trace table. Each interrupt that is traced results in an 8- or 16-byte entry in the trace table. The larger the table, the more interrupts can be traced before the table is filled. The TABLE parameter must leave at least 8K for program partition 1 to execute.

When the trace program and table are loaded into partition 1, the start of partition 1 is incremented to the next 2K boundary (see Figure 3-1).

Displaying the Trace Table

The trace table is displayed in two ways:

- The SVAID system service program is used to dump the supervisor (option 06). The trace table and program are displayed as part of the supervisor. Figure 3-2 shows how to find the trace table and the format of the trace table entries for each type interrupt. Interrupts are not traced while the SVAID program is active.
- The \$TRPRT system service program is used to print the trace table information stored on disk. \$TRPRT must be run after the trace is ended. \$TRPRT is loaded by the following OCL:

```
// LOAD $TRPRT,unit
// FILE NAME-$TRACE,UNIT-F1,RETAIN-S,PACK-xxxxxx
// RUN
```

Note: The RETAIN-S parameter must be used in order for the file to be removed at end of job.

The printed output from \$TRPRT is formatted into 8- and 16-byte entries. The constant END TRAC is printed after the last entry written to disk.

Ending the Interrupt Trace

The interrupt trace is stopped and the main storage trace table is written to disk (if a FILE statement was included) when you enter the following OCL:

```
// LOAD $TRACE,unit
// FILE NAME: same as file statement used to start the trace
(The FILE statement should be included only if it was included when the
trace was started.)
// RUN
// TRACE TYPE-END
// END
```

The start and size of partition 1 is returned to normal, and the trace program and trace table are overlaid by end-of-job processing.

OCC TRACE COMMAND

The interrupt trace can be started and stopped via the OCC TRACE command. The trace program must have been previously loaded.

The format of the OCC TRACE command is:

Note: More options are available when CCP is used (see IBM System/3 Model 15 Communications Control Program System Operator's Guide, GC21-7619).

Considerations When Using Trace

- If more trace entries are written to disk than there is room for (specified by the TRACKS parameter of the FILE statement), the trace table entries wrap around and overlay the oldest disk entries.
- The disk trace uses one block (64 bytes) of the assign/free area.
- When the trace is ended (TRACE TYPE-END control statement), the main storage trace table is written to disk. The constant END TRAC is printed after the last disk write. This constant is needed if the disk space has wrapped around. The entry preceding the END TRAC constant was the last entry traced.
- If a permanent disk error is encountered while the system is writing to disk, an attempt is made to write on the next available track (if it is still within the area specified on the FILE statement) or wrap around to the beginning of the \$TRACE file if more than one track was allocated. However, if neither of these can be done, the trace continues with only the main storage trace table. When the trace is ended, error message VFTBOS is displayed, indicating that a permanent disk error occurred during the trace. The user should then dump the main storage trace table, using SVAID, before responding to the halt. Then run the \$TRAPT system service program.
- If a larger trace table is needed, the constant DATALOST is written to disk.
 Trace entries have been lost. The table size should be increased.




Figure 3-1. Effect of Trace Program on Partition 1 Location




Figure 3-2 (Part 1 of 2). Trace Table Format of \$TRACE Entries

8-Byte and 16-Byte Trace Table Entry

Type Trace	_	2	3	4	5	6	7	- 8	9	10	11	12	113	14	15	16
	RIB		AR .	XI	317	X	32	PMR				serv				
RT/3284	Fl	Ser										serv				
END (BSCA)	F2	o	R	XF	31	IOB:	SNS					serv				
PEND (MLTA)	F3	Ser	nse		-						Re	ser	/ed			
		At-		~	Lot	er-	100	er-								
OPEND (BSCC)	F3	tac	h-		rup			ted			D o	serv				
DE END (BSCC)		men	t		TCE		IAR		i		N.C	3e.	reu			
1 1		Sta	tus .		1											
OPEND (1L5)	F5	0.3	R 3	XF			SNS					serv				
Timer Interrupt	F6	FLG		Be		mer	نلته	e				serv				
SIO	F8	0	R	X	Rl						Re	serv	ed			
SIO (BSCC)	FA	0		XRI					Res	erve	ed.					
		<u> </u>	-	-	-						_		,		_	$\overline{}$
S10 (D1SK)	F8	2	R	×	RI	C	25	R	N		IOB	SNS	04	С	S	N
ssign Main			_	Stor	age	. 0		078	of	01d		Act				
Storage	F9	1.4	R	ASS	GND	byt	es	REQ	STOR	TOE		TCB	4	Res	erve	d
Free Main			_	Stor	aue 4	0	_	C/S	of	010		Act	ive			
Storage	FA	I.A	R .	FRE		byt		REQ	STOR	TCE	1 4	TCB	a	Res	erve	d
TASKSW	FF	I A	R	SNE	WTCB	3 A !	RB	PMR			Re	ser	ved			
Common																
Interface	BA	Cu	rrer	tly	used	by I	MRJE									
Transient		TCB					_									
Call	E7	10	XF	2 .	X E		XCL	EE .	TAX	PRM.	Re	serv	ed			
Exit from		TCB			3 0											
GETMAIN	E.8	ID	XF	12		MIA	GMS	IZE	\$FLC	c	Re	serv	red			
Entry to		TCB:			a of											
FREEMAIN	E9.	ID I	XF			MAIN	FMS	IZE	SFLC		Re	ser	/ed			
intry to TP			\$ 0		\$80				4 of I	arm			1		●OP	
CHK Routine	EA		OPC		SMD	CRL	₽TU	В	List		DT	F	\$BD		END	
			SMD						e of I	arm				PLS	PL	
MLTA SIO	EB	ID.	OPC		00	0.0)TU	В	List				OPM	OPC	OPM	
Entry to User		TCB.	TCB	TUB					of !	Parm	4 7		Ι.			PL .
1/0 Interface	EC	10	11C		0.0	00	*TU	В	List		Ent	ry	PLR	ECA	OPM	
Entry to SYS	- 1		SMD		1		١.		of I						PL.	PL
I/O Interface	ED	1D		AT2	0.0		₽TU	В	List		0.0	00	PLR	ECA		
Return from		TCB	LCB.		TUB				of 1						PI.	PL
1/0 Interface	EE	ID.		AT2	TAI	TA2	OTU	В	List		PLF	TC.		FFL	OPM	
			SBD						Boff	arm			PL\$		PL	PL
BSCA SIO	FB	ID.	OPC	CMP	.00	00	4TU	В	List	_	9 0	TF	OPM	OPC	OPM	
Entry to		TCB			1		١		≉of I						PL	PL
DFF	FC	ID.	TCB	PAS	PLO	UTL	9TU	В	List		PLS	RTC	PLF	ECA	OPM	
Exit from]	TCB			ı		l		of I	Parm					PL	PL,
DFF	FE	ID	TCB	SAS	PLC	UTL	3TU	В	List		PLS	RTC	PLF	RECA	OPM	OPC

¹ Hex 80 means do not write to disk. Hex 01 means buffer 1 has just been dumped.

Figure 3-2 (Part 2 of 2). Trace Table Format of \$TRACE Entries

² On SVC trace, if RIB is hex 80 or C0, bytes 4-5 contain C/S.

³Q code and R bytes may not be meaningful on 3340 op end.

⁴ If the entry was a simulation area SIO, then the Q/C/S/N are given, as well as the C/H/R.

HEX AND DECIMAL CONVERSION/ADDITION

To find the decimal number, locate the hex number and its decimal equivalent for each position. Add these to obtain the decimal number. To find the hex number, locate the next lower decimal number and its hex equivalent. Each difference is used to obtain the next hex number until the entire number is developed.

	ВΥ			ВΥ	TE			ВΥ	TE		
	0123		4567		0123		4567		0123		4567
нех	DEC	нех	DEC	нех	DEC	HEX	DEC	нех	DEC	HEX	DEC
0	0	0	0	0	0	0	0	0	0	0	0
1	1,048,576	1	65,536	1	4,096	1	256	1	16	1	1
2	2,097,152		31,072	2	8, 192	2	512	2	32	2	2
3	3, 145, 728	3 1	96,608	3	12,288	3	768	3	48	3	3
4	4, 194, 304	4 2	62, 144	4	16,384	4	1,024	4	64	4	4
5	5, 242, 880	5 3	27,680	5	20,480	5	1,280	5	80	5	5
6	6, 291, 456	6 3	93, 216	6	24,576	6	1,536	6	96	- 6	6
7	7,340,032	7 4	58,752	7	28,672	7	1,792	7	112	7	7
8	8,388,608	8 5	24, 288	8	32,768	8	2,048	8	128	8	8
9	9,437,184	9 5	89,824	9	36,864	9	2,304	9	144	9	9
A	10,485,760	A 6	55,360	A	40,960	A	2,560	A	160	Α.	10
В	11,534,336	B 7	20,896	В	45,056	В	2,816	В	176	В	1.1
C	12,582,912	C 7	86,432	C	49, 152	C	3,072	C	192	C	12
D	13,631,488	D 8	51,968	D	53, 248	D	3,328	D	208	D	13
E	14,680,064		17,504	E	57, 344	E	3,584	E	224	E	14
F	15,728,640	F 9	83,040	F	61,440	F	3,840	F	240	F	15
	6		5		4		3		2		1.

HEXADI CIMAL ADDITION

	1		.1	4	ò	11	7	,	9	Α	В	('	D	1	ł
1	02	0.3	04	05	06	07	08	09	0.3	013	oc.	01)	40	10	10
2	93	04	0.5	06	07	0#	09	θA	0В	oc.	010	01	4.0	10	11
3	04	05	06	07	08	09	0 A	013	θC.	01)	40	0 }	10	11	12
4	05	06	07	08	09	θA	013	θC.	0D	01	40	10	11	12	1.4
5	06	07	08	09	0 A	013	0C	01)	10	0 F	10	11	12	13	14
6	07	08	09	0 A	0В	00	01)	01	40	10	11	12	1.1	14	15
7	08	09	0 A	0 B	00	01)	40	0 F	10	11	12	13	14	15	16
4	09	0 A	0 B	0С	010	01	0 F	10	11	13	13	14	15	16	17
9	0A	0 B	0C	01)	10	0 F	10	11	12	13	14	15	16	17	i B
A	013	0C	010	10	10	10	11	12	1.3	14	15	16	17	1 5	19
В	0¢.	01)	OŁ.	01	10	11	13	13	14	15	16	17	1 ×	19	1 A
C	01)	0 E	10	10	11	12	1.3	14	1 .	16	17	1 8	19	l A	i B
D	0 E.	0 F	10	11	12	1.3	14	15	16	17	15	19	1 A	i B	10
Ł	0 F	10	11	12	1.3	14	15	16	17	18	19	1 A	13	10	1 [
F	10	11	12	1.3	14	15	16	17	18	19	1A	1 B	1C	11)	1 F

CODE CONVERSION CHART

ec al	Hex Vai	96-Column Card Code DCBA8421	Mnem		72T3	EBCDIC	Symbol	80-Column
000 001 002 003	00 01 02 03	C DCBA 1 DCBA 2 DCBA 21		4 A @ B @ C @	1 A 3 B 3 C 3	00000000 00000001 00000010 00000011		12-0-9-8-1 12-9-1 12-9-2 12-9-3
004 005 006 007	04 05 06 07	DCBA 4 DCBA 4 1 DCBA 42 DCBA 421	ZAZ AZ SZ	D @ @ @ @	D 3 E 3 F 3 G 3	00000100 00000101 00000110 00000111		12-9-4 12-9-5 12-9-6 12-9-7
008 009 010 011	08 09 0A 0B	DCBA8 DCBA8 1 CBA8 2 CBA8 21	MVX ED ITC	H @ @ ¢ 4 . 4	H 3 I 3 ¢ 1 . 1	00001000 00001001 00001010 00001011		12-9-8 12-9-8-1 12-9-8-2 12-9-8-3
012 013 014 015	OC OD OE OF	CBA84 CBA84 1 CBA842 CBA8421	MVC CLC ALC SLC	< 4 (4 + 4 4	< 1 (1 + 1 (1	00001100 00001101 00001110 00001111		12·9·8·4 12·9·8·5 12·9·8·6 12·9·8·7
016 017 018 019	10 11 12 13	C A8 2 DCB 1 DCB 2 DCB 21		& 4 J @ K @ L @	& 1 J 3 K 3 L 3	00010000 00010001 00010010 00010011		12 11 9 8 1 11 9 1 11 9 2 11 9 3
020 021 022 023	14 15 16 17	DCB 4 DCB 4 1 DCB 42 DCB 421	ZAZ AZ SZ	№ 00 00 00 00 00 00 00 00 00 00 00 00 00	M 3 N 3 O 3 P 3	00010100 00010101 00010110 00010111		11-9-4 11-9-5 11-9-6 11-9-7
024 025 026 027	18 19 1A 1B	DCB 8 DCB 8 1 CB 8 2 CB 8 21	MVX ED ITC	() (0) F (0) - 4 S 4	Q 3 R 3 - 1 \$ 1	00011000 00011001 00011010 00011011		11-9-8 11-9-8-1 11-9-8-2 11-9-8-3
028 029 030 031	1C 1D 1E 1F	CB 84 CB 84 1 CB 842 CB 8421	MVC CLC ALC SLC	4 4	• 1) 1 . 1	00011100 00011101 00011110 00011111		11-9-8-4 11-9-8-5 11-9-8-6 11-9-8-7
033 034 035	20 21 22 23	CB C A 1 DC A 2 DC A, 21		4 5 @ T @	1 / 1 S 3 T 3	00100000 00100001 00100010 00100011		11·0·9·8·1 0·9·1 0·9·2 0·9·3
036 037 038 039	24 25 26 27	DC A 4 DC A 4 1 DC A 42 DC A 421	ZAZ AZ SZ	V @ V @ V @	U 3 V 3 W 3 X 3	00100100 00100101 00100110 00100111		0-9-4 0-9-5 0-9-6 0-9-7
041 042 043	28 29 2A 2B	DC A8 DC A8 1 DCBA C A8 21	MVX ED ITC	Y (0) Z (0) } (0) 4	Y 3 Z 3 } 3 . 1	00101000 00101001 00101010 00101011		0.9.8 0.9.8.1 0.9.8.2 0.9.8.3
044 045 046 7	2C 2D 2E 2F	C A84 C A84 1 C A842 C A8421	MVC CLC ALC SLC	% 4 _ 4 > 4 > 4	% 1 1 > 1 , 1	00101100 00101101 00101110 00101111		0-9-8-4 0-9-8-5 0-9-8-6 0-9-8-7

Dec Va!	Hex Val	96-Column Card Code DCBA8421	Mnem	IP	L T2T3	EBCDIC	Symbol	80 Column
048 049 050 051	31 32	DC A DC 1 DC 2 DC 21	SNS LTO	0 m 1 % 2 m 3 m	0 3 1 3 2 3 3 3	00110000 00110001 00110010 00110011		12-11-0-9-8-1 9-1 9-2 9-3
052 053 054 055	35 36	DC 4 DC 4.1 DC 42 DC 421	ST L A	4 m 5 m 6 m 7 m	4 3 5 3 6 3 7 3	00110100 00110101 00110110 00110111		9-4 9-5 9-6 9-7
056 057 058 059	38 39 3A 38	DC 8 DC 8 1 C 8 2 C 8 21	TBN TBF SBN SBF	8 @ 9 @ . 2 4 = 4	8 3 9 3 1 = 1	00111000 00111001 00111010 00111011		9-8 9-8-1 9-8-2 9-8-3
060 061 062 063	3C 3D 3E 3F	C 84 C 84 1 C 842 C 8421	MVI CLI	(a) 4 ' 4 4 '' 4	@ 1 ' 1 · 1 '' 1	00111100 00111101 00111110 00111111		9-8-4 9-8-5 9-8-6 9-8-7
064 065 066 067	40 41 42 43	None D BA 1 D BA 2 D BA 21		A 8 B 8 C 8	A 2 B 2 C 2	01000000 01000001 01000010 01000011	Space	Na punches 12-0-9 1 12-0-9-2 12-0-9-3
068 069 070 071	44 45 46 47	D BA 4 D BA 4 1 D BA 42 D BA 421	ZAZ AZ SZ	D 8 E 8 F 8 G 8	D 2 E 2 F 2 G 2	01000100 01000101 01000110 01000111		12-0-9-4 12-0-9-5 12-0-9-6 12-0-9-7
072 073 074 075	48 49 4A 4B	D BA8 D BA8 1 BA8 2 BA8 21	MVX ED ITC	н 8 8 С	H 2 1 2 ¢	01001000 01001001 01001010 01001011	¢	12-0-9-8 12-8-1 12-8-2 12-8-3
076 077 078 079	4C 4D 4E 4F	BA84 BA84 1 BA842 BA8421	MVC CLC ALC SLC	₹	\ _ · _	01001100 01001101 01001110 01001111	· · ·	12-8-4 12-8-5 12-8-6 12-8-7
080 081 082 083	50 51 52 53	A8 2 D B 1 D B 2 D B 21		& J 8 K 8 L 8	& J 2 K 2 L 2	01010000 01010001 01010010 01010011	&	12 12-11-9-1 12-11-9-2 12-11-9-3
084 085 086 087	54 55 56 57	D B 4 1 D B 42 D B 421	ZAZ AZ SZ	M 8 N 8 O 8 P 8	M 2 N 2 O 2 P 2	01010100 01010101 01010110 01010111		12-11-9-4 12-11-9-5 12-11-9-6 12-11-9-7
088 089 090 091	58 59 5A 5B	D B 8 D B 8 1 B 8 2 B 8 21	MVX ED ITC	Q 8 R 8	Q 2 R 2 I	01011000 01011001 01011010 01011011	s	12-11-9-8 11-8-1 11-8-2 11-8-3
092 093 094 095	5C 5D 5E 5F	B 84 B 84 1 B 842 B 8421	MVC CLC ALC SLC)	,	01011100 01011101 01011110 01011111	, , , ,	11-8-4 11-8-5 11-8-6 11-8-7

_ [Dec	Hex	96-Column	Mnem	IPL	_	EBCDIC	Symbol	80-Column
	Val	Val	Card Code DCBA8421		T1T3	T2T3			
	096 097 098 099	60 61 62 63	B A 1 D A 2 D A 21		, S 8 T 8	- S 2 T 2	01100000 01100001 01100010 01100011	,	11 0-1 11-0-9-2 11-0-9-3
	100 101 102 103	64 65 66 67	D A 4 D A 4 1 D A 42 D A 421	ZAZ AZ SZ	U 8 V 8 W 8 X 8	U 2 V 2 W 2 X 2	01100100 01100101 01100110 01100111		11·0·9·4 11·0·9·5 11·0·9·6 11·0·9·7
	104 105 10€ 107	68 69 6A 6B	D A8 D A8 1 D BA A8 21	MVX ED ITC	Y 8 Z 8 } 8	Y 2 Z 2 } 2	01101000 01101001 01101010 01101011	:	11-0-9-8 0-8-1 12-11 0-8-3
	108 109 110 111	6C 6D 6E 6F	A84 A84 1 A842 A8421	MVC CLC ALC SLC	9 ₀	% > >	01101100 01101101 01101110 01101111	•. - >	0-8-4 0-8-5 0-8-6 0-8-7
	112 113 114 115	70 71 72 73	D A D 1 D 2 D 21	SNS LIO	0 8 1 8 2 8 3 8	0 2 1 2 2 2 3 2	01110000 01110001 01110C10 01110011		12-11-0 12-11-0-9-1 12-11-0-9-2 12-11-0-9-3
	116 117 118 119	74 75 76 77	D 4 1 D 42 D 421	ST L A	4 8 5 8 6 8 7 8	4 2 5 2 6 2 7 2	01110100 01110101 01110110 01110111		12-11-0-9-4 12-11-0-9-5 12-11-0-9-6 12-11-0-9-7
	120 121 122 123	78 79 7A 78	D 8 D 8 1 8 2 8 21	TBN TBF SBN SBF	8 8 9 8	8 2 9 2	01111000 01111001 01111010 01111011	=	12-11-0-9-8 8-1 8-2 8-3
	124 125 126 127	7D 7E	84 84 1 842 8421	MVI CLI	(0)	(a) 	01111100 01111101 01111110 01111111		8-4 8-5 8-6 8-7
	128 129 130 131	80 81 82 83	DC CBA 1 CBA 2 CBA 21		@ A 4 B 4 C 4	3 A 1 B 1 C 1	10000000 10000001 10000010 10000011	a b c	12·0·8·1 12·0·1 12·0·2 12·0·3
	132 133 134 135	85 86	CBA 4 CBA 4 1 CBA 42 CBA 421	ZAZ AZ SZ	D 4 E 4 F 4 G 4	D 1 E 1 F 1 G 1	10000100 10000101 10000110 10000111	d e f g	12-0-4 12-0-5 12-0-6 12-0-7
	136 137 138 139	89 8A	CBA8 CBA8 1 DCBA8 2 DCBA8 21	MVX ED -	H 4 I 4 C @	H 1 I 1 c 3 3	10001000 10001001 10001010 10001011	1	12·0·8 12·0·9 12·0·8·2 12·0·8·3
	140 141 142 143	8D 8E	DCBA84 DCBA84 DCBA842 DCBA8421	MVC CLC ALC SLC	< @ 0 + @ 0	< 3 (3 + 3 3	10001100 10001101 10001110 10001111	(12·0·8·4 12·0·8·5 12·0·8·6 12·0·8·7

Symbols for Dec Val 129 through 143 are not handled by six-bit devices.

Note 1: Symbols printed by System/3 devices equipped with TN character sets. 8D and 8E are superscript characters.

Dec Val	Hex Val	96 Column Card Code	Mnem	IP	L	EBCDIC	Symbol	80 Catumn	
1.0		DCBA8421		T1T3	T2T3		•••		
144 145 146 147	90 91 92 93	CBA CB 1 CB 2 CB 21		} 4 3 4 K 4 L 4	} 1 J 1 K 1 L 1	10010000 10010001 10010010 10010011	j k	12 11 8 1 12 11 1 12 11 2 12 11 3	
148 149 150 151	94 95 96 97	CB 4 CB 4-1 CB 42 CB 421	ZAZ AZ SZ	M 4 N 4 O 4 P 4	M 1 N 1 O 1 P 1	10010100 10010101 10010110 10010111	m n o	12-11-4 12-11-5 12-11-6 12-11-7	
152 153 154 155	98 99 9A 98	CB 8 CB 8 1 DCB 8 2 DCB 8 21	MVX ED ITC	Q 4	Q 1 + 1 + 3 \$ 3	10011000 10011001 10011010 10011011	q	12 11 8 12 11 9 12 11 8 2 12 11 8 3	
156 157 158 159	9C 9D 9E 9F	DCB 84 DCB 84 1 DCB 842 DCB 8421	MVC CLC ALC SLC	* 1. (0) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1	· 3 · 3 · 3	10011100 10011101 10011110 10011111		12 11 8 4 12 11 8 5 12 11 8 6 12 11 8 7	Non-1
160 161 162 163	A0 A1 A2 A3	DCB DC A 1 C A 2 C A 21		ο α S 4 T 4	3 3 5 1 T 1	10100000 10100001 10100010 10100011	t	11 0 8 1 11 0 1 11 0 2 11 0 3	
164 165 166 167	A4 A5 A6 A7	C A 4 C A 4 1 C A 42 C A 421	Z A Z A Z S Z	U 4 V 4 W 4 X 4	U 1 V 1 W 1 X 1	10100100 10100101 10100110 10100111	u v v	11-0-4 11-0-5 11-0-6 11-0-7	
168 169 170 171	A8 A9 AA AB	C A8 C A8 1 DC A8 2 DC A8 21	MVX ED ITC	Y 4 Z 4 & 16	Y 1 Z 1 & 3 , 3	10101000 10101001 10101010 10101011	V	11 0 8 11 0 9 11 0 8 2 11 0 8 3	
172 173 174 175	AC AD AE AF	DC A84 DC A84 1 DC A842 DC A8421	MVC CLC ALC SLC	- 100 - 100 - 100 - 11	3 3 - 3 - 3	10101100 10101101 10101110 10101111	-	11 0 8 4 11 0 8 5 11 0 8 6 11 0 8 7	
176 177 178 179	80 81 82 83	C A C 1 C 2 C 21	SNS LIO	0 4 1 4 2 4 3 4	0 1 1 1 2 1 3 1	10110000 10110001 10110010 10110011	1 2 4	12-11-0-8-1 12-11-0-1 12-11-0-2 12-11-0-3	
180 181 182 183	84 85 86 87	C 4 C 4.1 C 42 C 421	ST L A	4 4 5 4 6 4 7 4	4 1 5 1 6 1 7 1	10110100 10110101 10110110 10110111	4 5 6	12-11-0-4 12-11-0-5 12-11-0-6 12-11-0-7	
184 185 186 187	88 89 8A 8B	C 8 C 8 1 DC 8 2 DC 8 21	TBN TBF SBN SBF	8 4 9 4 (0)	8 1 9 1 3 = 3	10111000 10111001 10111010 10111011	. 1	12-11-0-8 12-11-0-9 12-11-0-8-2 12-11-0-8-3	
188 189 190 191	BC BD BE BF	DC 84 DC 84 1 DC 842 DC 8421	MVI CLI	. 6 . 6 . 6	@ 3 · 3 · 3	10111100 10111101 10111110 10111111	 -	12 11 0 8 4 12 11 0 8 5 12 11 0 8 6 12 11 0 8 7	

^{**} These characters are not handled by six bit devices.

Note 1: Symbols printed by System/3 devices equipped with TN character sets. 9D, A0, and B0 through B9 are superscript characters.

Dec	Hex		Mnem	15	PL.	EBCDIC	Symbol	80-Column	
Val	Val	Card Code DCBA8421		Т1Т3	т2Т3				
192 193 194 195	C0 C1 C2 C3	D BA 1 BA 2 BA 21	BC TIO LA	. В В С	2 A B C	11000000 11000001 11000010 11000011	A B C	12-0 12-1 12-2 12-3	
196 197 198 199	C4 C5 C6 C7	BA 4 BA 4 1 BA 42 BA 421		D E F G	D E F G	11000100 11000101 11000110 11000111	D E F G	12-4 12-5 12-6 12-7	
200 201 202 203	C8 C9 CA CB	BA8 BA8 1 D BA8 2 D BA8 21		H ; 8 8	H ¢ 2 2	11001000 11001001 11001010 11001011	H - 0	12-8 12-9 12-0-9-8-2 12-0-9-8-3	 Note 1
204 205 206 207	CC CD CE CF	D BA84 D BA84 1 D BA842 D BA8421		< 8 (8 + 8 8	< 2 (2 + 2 (2	11001100 11001101 11001110 11001111		12-0-9-8-4 12-0-9-8-5 12-0-9-8-6 12-0-9-8-7	
208 209 210 211	D0 D1 D2 D3	BA B 1 B 2 B 21	BC TIO LA	} K L	} J K L	11010000 11010001 11010010 11010011	} , K L	11-0 11-1 11-2 11-3	
212 213 214 215	D4 D5 D6 D7	B 4 B 4 1 B 42 B 421		M N O P	М N О Р	11010100 11010101 11010110 11010111	M N O P	11-4 11-5 11-6 11-7	
216 217 218 219	D8 D9 DA DB	B 8 B 8 1 D B 8 2 D B 8 21		Q R : 8 \$ 8	Q R - 2 \$ 2	11011000 11011001 11011010 11011011	Q R	11-8 11-9 12-11-9-8-2 12-11-9-8-3	
220 221 222 223	DC DD DE DF	D B 84 D B 84 1 D B 842 D B 8421		· 8 . 8 . 8	· 2 1 2 . 2 1 2	11011100 11011101 11011110 11011111		12-11-9-8-4 12-11-9-8-5 12-11-9-8-6 12-11-9-8-7	
224 225 226 227	E0 E1 E2 E3	D B D A 1 A 2 A 21	BC TIO LA	8 / 8 S T	- 2 / 2 S T	11100000 11100601 11100010 11100011	S T	0-8-2 11-0-9-1 0-2 0-3	
228 229 230 231	E4 E5 E6 E7	A 4 A 4 1 A 42 A 421		U V W X	υ ν w x	11100100 11100101 11100110 11100111	∪ ∨ w ×	0·4 0·5 0·6 0·7	
232 233 234 235	E8 E9 EA EB	A8 A8 1 D A8 2 D A8 21		Y Z & 8 . 8	Y Z & 2 . 2	11101000 11101001 11101010 11101011	Y Z	0-8 0-9 11-0-9-8-2 11-0-9-8-3	
236 237 238 239	EC ED EE	D A84 D A84 1 D A842 D A8421		% 8 _ 8 > 8	% 2 — 2 > 2 > 2	11101100 11101101 11101110 11101111		11-0-9-8-4 11-0-9-8-5 11-0-9-8-6 11-0-9-8-7	

^{**} These characters are not handled by six-bit devices.


Note 1: Symbols printed by System/3 devices equipped with TN character sets.

Dec Val		96-Column Card Code	Mnem		T2T3	EBCDIC	Symbol	80-Column
		DCBA8421	L	1113	1213	L		
240	FO	Α.	HPL	0	0	11110000	0	0
241	F1		APL	1	l i	11110001	i	i l
242	F2	2	JC _	2	2	11110010	2	2
243	F3	21	SIO	3	3	11110011	3	2
244	F4	4		4	4	11110100	4	4
245	F5	4 1	1	5	5	11110101	5	5
246	F6	42	•	6	6	11110110	6	6
247	F7	421		7	7	11110111	7	7
248	F8	8		8	8	11111000	8	8
249	F9	8 1	i	9	9	11111001	9	9
250		D 82	l	8	2	11111010	• • •	12-11-0-9-8-2
251	FB	D 8 21	ł	# 8	# 2	11111011		12-11-0-9-8-3
252	FC	D 84		@ 8	@ 2	11111100		12-11-0-9-8-4
253		D 84 1	ſ	8	. 5	11111101	1	12-11-0-9-8-5
254	FE	D 842	i	- 8	- 2	11111110		12-11-0-9-8-6
255	FF	D 8421	l	″ 8	" 2	11111111		12-11-0-9-8-7
						Tier 2 is F — Character	unched to Pund to Pund	ch in Tier 3 Who ch in Tier 2 ch in Tier 3 Who
				L				ch in Tier 1

^{*}During IPL from the 5424 64 characters are read in:

Tier 1 - 32 characters are combined with Tier 3 - 8 & 4 bits

Tier 2 - 32 characters are combined with Tier 3 - 2 & 1 bits



Column Group 1 = CC1, CC3, & CC65

Both Tier 1 and Tier 2 May Require Tier 3 Punches Use the Chart Below to Determine the Resultant Combination Character to Punch in Tier 3

Tier 3 Character Addition Table

			Tier 3 Card Bits equired by Tier : Character	2
		1	2	3 (1+2 bits)
Tier 3 Card Bits	4	5 (4+1 bits)	6 (4+2 bits)	7 (4+2+1 bits)
Required by Tier 1 Character	8	9 (8+1 bits)	: (8+2 bits)	# (8+2+1 bits)
<u> </u>	@ (4+8 bits)	, (8+4+1 bits)	= (8+4+2 bits)	" (8+4+2+1 bits)

OP CODE/INSTRUCTION DESCRIPTION

A = Contents of the 2 byte field specified by the operand address is added binarily to the contents of the LSR specified by the Q-code. The result replaces the register contents. The operand is addressed by the right most byte.

Note: Only 1 register should be selected at a time.

- ALC = 1. Positive binary number in Op 2 is added byte by byte to positive binary number in operand 1; result stored in Op 1.
 - 2. Q-byte specifies length of operands
 - 3. Operand 2 not changed unless it overlaps operand 1
- APL = 1. The instruction loops if condition specified by N code of Q-byte is present
 - 2. If condition is not present the instruction is no oped
- AZ = 1. Second operand added algebraically to first operand
 - 2. Operands addressed by rightmost bytes
 - Zone bits except rightmost set to zeros
 - 4. Q-byte specifies length of both operands
 - 5. Second operand remains unchanged unless overlapped6. No check is made for valid digits in operands
- BC = Condition register is tested under control of Q-byte; if condition register satisfied condition tested for, the next instruction is taken from the branch address
- CCP = 5415 only
 - 1 Forces an interrupt to level O

register is set

- Controls enable, disable, and reset of program level (Lvl 7) interrupt
- 3. Performs a load current PMR (immediate operand) (5415 and 5412C)
- CLC = 1. First operand compared to second operand. Condition
 - 2. Operands addressed by rightmost byte
 - 3. Q-code specifies length of operands
- CLI = Binary immediate operand contained in Q byte is compared with binary operand in storage location of operand address; result sets condition register; neither operand is changed
- ED = 1. Decimal numeric characters in operand replace bytes containing 20 in first operand
 - 2. Operands addressed by rightmost byte
 - 3. Q-byte specifies length of Op 1
- HPL = Prevents the execution of the next sequential instruction and displays a halt identifier which is controlled by the bits in the halt identifier bytes
- ITC = 1. Single character at second operand address replaces all the characters in the first operand to the first significant digit
 - First operand addressed by leftmost byte that can contain a character that should be replaced
 - 3. Q-code contains length in bytes of operand 1
- JC = Condition register is tested under control of Q-code. If condition register satisfies condition tested for, the control code is added to the IAR and the sum becomes the address of the next instruction.

OP CODE/INSTRUCTION DESCRIPTION (continued)

- L = Contents of two byte field addressed by operand are placed in LSR specified by Q-byte

 Note: Not to be used for setting more than one register
 - A = 1. If instruction is D2 or E2, one byte operand is added
 - to contents of index register specified by operand code and loaded into LSR specified by Q-code
 - 2. If instruction is C2, operand is loaded into register specified by Q-bate
- LCP = 5415 and 5412 only
 - The coments of the 2-byte field specified by operand 1 address are loaded as specified by the Q-code.
- LIO = 1. The contents of the two bytes addressed by the operand are transferred to the destination specified by the N code of the O-byte
 - 2. A Q-byte of 00 results in a No Op
 - With dual programming installed, a LIO to a busy device results in a program level advance
- MVC = 1. Second operand placed byte by byte in first operand location
 - 2. Operands addressed by rightmost byte
 - 3. Q-byte specifies length of operation
 - 4. Does not affect condition register
- MVI = 1. Data contained in Q-byte moved to byte located at operand address
- MVX = 1. Numeric portion or zone portion of single byte second operand is placed in corresponding portion of first operand
 - 2. Q-byte specifies portion of each operand
 - 00 = Z to Z
 - = N to Z Z = Zone

N = Numeric

- 01 = N to Z 02 = Z to N
- 03 = N to N
- 3. Condition register not affected
- SBF = Byte of data set into Q-byte is used to set to zero corresponding bits of the byte located at operand address
- SBN = 1. Byte of data contained in mask is used to set to one the corresponding bits in byte located at operand address
- SCP = 5415 and 5412 C only
 - This instruction stores the contents of the register or register specified by the O-byte in the storage location specified by the operand 1 address. The storage location specified is addressed by its low-order (rightmost) byte
- SIO = 1. No Op if unit check condition that prevents the execution of the SIO exists in addressed device
 - Is executed if it specifies the reset of an interrupt condition regardless of unit check condition
 - Resets any unit check condition that does not prevent execution of that SIO

OP CODE/INSTRUCTION DESCRIPTION (continued)

- SLC > 1. Positive binary number in operand 2 subtracted from positive binary number in operand 1, result stored in operand 1.
 - 2. Result can never be negative
 - 3. Q-byte specifies length of operands
 - 4. Both operands must be same length
 - 5. Second operand not changed unless overlap
- SNS = Contents of data source specified by N portion of Q-byte are placed in two byte field specified by operand address
- ST = Contents of register specified by Q-code are placed in field addressed by operand address

 Note: Not to be used for setting more than one register
 - Note: Not to be used for setting more than one register at a time

 1. Operand 2 subtracted algebraically from Op 1 byte by
 - byte; result in Op 1
 - 2. Operands addressed by rightmost byte
 - Q-byte specifies length of operands
 No check for valid decimal digits

SZ

- TBF = Bits of storage located at operand address are tested for bit = 0 as defined by mask contained in Q-byte
- TBN = Bits of storage focated at operand address are tested for bit = 1 as defined by mask contained in Q-byte; storage
- operand is not changed
 TIO = 1. Condition specified by Q byte is tested in the addressed device if condition is present. Branch to address is transferred to IAR. If condition is not present, branch to address is transferred to ARR (no branch)
- ZAZ = 1. Second operand placed byte by byte into first operand
 - 2. High-order zeros inserted
 - 3. Zone bits except rightmost set to ones
 - 4. Operands addressed by rightmost byte
 - 5. Q-byte designates length of both operands

INSTRUCTION FORMAT

2 ADDRESS 6 BYTE INSTRUCTIONS

(2-byte - direct) (2-byte - direct) Format Operand 2 Address Op Code Operand 1 Address Q-Code EA EB Cycle Pattern IOP IL2

B Field

A Field

A Field

		OP CODE	Q-CODE
Hex	MNEM	Description	Length
04	ZAZ	Zero and add zoned	L1 L2*
06	AZ	Add zoned decimal	L1 L2*
07	SZ	Subtract zoned decimal	L1 L2*
08	MVX	Move hex character	
0A	ED	Edit	L1**
OB	ITC	Insert and test characters	L1**
OC.	MVC	Move characters	۲
0D	CLC	Compare logical characters	F
OE	ALC	Add logical characters	1
OF	SLC	Subtract logical characters	F

L2 + 1 - Length of A Field

L1 - Number of bytes B Field is longer than A Field

L1+1 Length of B Field L+1 Length of A and B Field

2 ADDRESS 5 BYTE INSTRUCTIONS

(2-byte - direct) (1-byte XR1) D2___ Operand 1 Address Op Code Q-Code FA FR Cycle Pattern IOP 10 11.1 IX2

B Field

		OP CODE	Q-CODE
Hex	MNEM	Description	Length
14	ZAZ	Zero and add Zoneo	L1 L2
16	AZ	Add zoned decimal	L1 L2
1/	52	Subtract zoned decimal	L1 12
18	MVX	Move Hex character	
1A	ED	Edit	L1**
18	ITC	Insert and test characters	L1**
1C	MVC	Move characters	۲
1D	CLC	Compare logical characters	r
1E	ALC	Add logical characters	۲.,,
1F	SLC	Subtract logical characters	r

L2 + 1 = Length of A Field

L 1 = Number of bytes B Field is longer than A Field

L1+1 Length of B Field

L+1 - Length of A and B Field

2 ADDRESS 5 BYTE INSTRUCTIONS

B Field A Field (2-byte - direct) (1-byte - XR2 Op Code Operand 1 Address Q-Code D2 IOP IQ ILI

Format Cycle Pattern

		OP CODE	Q-CODE
Hex	MNEM	Description	Length
24	ZAZ	Zero and add zoned	L1 L2*
26	AZ	Add zoned decimal	L1 L2*
27	SZ	Subtract zoned decimal	L1 L2*
28	MVX	Move Hex character	
2A	ED	Edit	L1**
2B	ITC	Insert and test characters	L1
2C	MVC	Move characters	۲
2D	CLC	Compare logical characters	۲
2E	ALC	Add logical characters	۲۰۰۰
2F	SLC	Subtract logical characters	۲

L2 + 1 = Length of A Field

L 1 = Number of bytes B Field is longer than A Field

L1+1 = Length of B Field
L+1 = Length of A and B Field

1 ADDRESS 4 BYTE INSTRUCTIONS

B Field

Format Cycle Pattern

		12-Dyte Greety	
Op Code	Q-Code	Operand 1 Address	
IOP	IQ	IH1 IL1	EB

		OP CODE	Q CODE
Hex	MNEM	Description	
30	SNS	Sense I/O	DA-M-N*
31	LIO	Load I/O	DA-M-N*
34	ST	Store register	REG
35	L	Load register	REG
36	Α	Add to register	REG
38	TBN	Test bits on	MASK
39	TBF	Test bits off	MASK
3A	SBN	Set bits on	MASK
38	SBF	Set bits off	MASK
3C	MVI	Move logical immediate	12***
3D	CLI	Compare logical immediate	12***
3E	SCP	Store CPU	REG**
3F	LCP	Load CPU	REG.,

- Refer to I/O device section for O-code significance
 5415 only refer to 5415 section for details
- *** 12 byte of immediate data

2 ADDRESS 5 BYTE INSTRUCTIONS

Format Cycle Pattern

		8 Field	A Field
		(1-byte - XR1)	(2-byte - direct)
Op Code	Q-Code	Di,	Operand 2 Address
I/OP	1/0	IX1	IH2 IL2

EA EB

OP CODE Q-CODE Hex MNEM Description Length 44 ZAZ Zero and add zoned LI L2° 12. 46 ΑZ Add zoned decimal L1 SZ 12. 47 Subtract zoned decimal L1 48 MVX Move Hex character ED L1** 44 Edit Ĺ!:: 48 ITC Insert and test characters 4C MVC Move characters ŗ... 4D CLC Compare logical characters 4E ALC Add logical characters 4F SLC Subtract logical characters

L2+1 = Length of A Field

L 1 = Number of bytes B Field is longer than A Field

L1 +1 = Length of B Field

10

L+1 = Length of A and B Field

2 ADDRESS 4 BYTE INSTRUCTION

IOP

8 Field

A Field

(X2

EA EB

Format Cycle Pattern

(1-byte - XR1)(1-byte - XR1) Op Code Q-Code DI D2

		OP CODE	0-0	ode
Hex	MNEM	Description	Leng	yth
54	ZAZ	Zero and add zoned	LI	Ľ
56	AZ	Add zoned decimal	L1	L
57	sz	Subtract zoned decimal	LI	L
58	MVX	Move Hex characters	i	

IXI

L1** ED Edit 58 ITC Insert and test characters 5C MVC Move characters Ī... 5D CLC Compare logical characters ĭ... 5E ALC Add logical characters Subtract logical characters 6F SLC

L2+1 = Length of A Field

L 1 = Number of bytes B Field is longer than A Field

•• L1+1 = Length of B Field

L+1 = Length of A and B Field

2 ADDRESS 4 BYTE INSTRUCTION

B Field A Field (1-byte - XR1) (1-byte - XR2)

Format Cycle Pattern

	(Indyte Anti) (Indyte Anti)				
Op Code	Q-Code	D1	D2]	
IOP	IQ	IX1	IX2	EA	EB

		OP CODE	Q-CODE
Hex	MNEM	Description	Length
64	ZAZ	Zero and add zoned	L1 L2*
66	AZ	Add zoned decimal	L1 L2*
67	SZ	Subtract zoned decimal	L1 L2*
68	MVX	Move Hex character	
6A	ED	Edit	L1
6B	ITC	Insert and test characters	L1
6C	MVC	Move characters	r
6D	CLC	Compare logical characters	۲
6E	ALC	Add logical characters	L
6F	SLC	Subtract logical characters	۲۰۰۰

- L2+1 = Length of A Field
 L1 = Number of bytes B Field is longer than A Field
 L1+1 = Length of B Field
- L + 1 = Length of A and B Field

1 ADDRESS 3 BYTE INSTRUCTIONS

B Field (1 byte - XR1)

Format Cycle Pattern

	(10)16 /(11)		
Op Code	Q-Code	DI]
IOP	IQ	IX1	EB

		OP CODE	Q-CODE
Hex	MNEM	Description	Length
70	SNS	Sense I/O	DA-M-N*
71	LIO	Load I/O	DA-M-N*
74	ST	Store register	REG
75	L	Load register	REG
76	A	Add to register	REG
78	TBN	Test bits on	MASK
79	TBF	Test bits off	MASK
7A	SBN	Set bits on	MASK
78	SBF	Set bits off	MASK
7C	MVI	Move logical immediate	12***
7D	CLI	Compare logical immediate	12***
7E	SCP	Store CPU	REG
7F	LCP	Load CPU	REG.

- * Refer to I/O device section for O-code significance
 * 5415 only refer to 5415 section for details
 ** 12 = byte of immediate data

2 ADDRESS 5 BYTE INSTRUCTION

Format Cycle Pattern

		B Field (1-byte - XR2)	A Field (2-byte - direct)
Op Code	Q-Code	D1	Operand 2 Address
IOP	10	IX1	1112 11.2

OP CODE Q-CODE MNEM Hex Description Length ZAZ L2° Zero and add zoned L1 86 ΑZ Add zoned decimal L1 L2° L2° 87 SZ Subtract zoned decimal L1 88 MVX Move Hex character 84 ED Edit L1** L1** 88 ITC Insert and test characters į... 8C MVC Move characters Ĩ... CLC RΩ Compare logical characters 8E ALC Add logical characters ١... 8F SLC Subtract logical characters

L2+1 = Length of A Field

L 1 = Number of bytes B Field is longer than A Field

** L1 + 1 = Length of B Field

* L+1 * Length of A and B Field

2 ADDRESS 4 BYTE INSTRUCTION

B Field A Field (1-byte · XR2)(1-byte · XR1)

ΕB

Format Cycle Pattern

	(1-byte - XIIZ/(1-byte - XIII)			
Op Code	Q-Code	D1	D2	3
IOP	IQ	IX1	IX2	EA.

		OP CODE	Q-CODE
Hex	MNEM	Description	Length
94	ZAZ	Zero and add zoned	L1 L2*
96	ΑZ	Add zoned decimal	L1 L2*
97	SZ	Subtract zoned decimal	L1 L2*
98	MVX	Move Hex character	i
9A	ED	Edit	L1**
98	ITC	Insert and test characters	L1**
9C	MVC	Move characters	f
9D	CLC	Compare logical characters	L
9E	ALC	Add logical characters	F
9F	SLC	Subtract logical characters	۲۰۰۰

L2 + 1 = Length of A Field

L 1 = Number of bytes B Field is longer than A Field

L1 + 1 = Length of B Field

... L+1 = Length of A and B Field

FR

2 ADDRESS 4 BYTE INSTRUCTION

B Field

A Field

Format Cycle Pattern

EA EB

		OP CODE	Q-CODE
Hex	MNEM	Description	Length
A4	ZAZ	Zero and add zoned	L1 L2*
A6	AZ	Add zoned decimal	L1 L2*
A7	SZ	Subtract zoned decimal	L1 L2*
A8	MVX	Move Hex character	
AA	ED	Edit	L1**
AB	ITC	Insert and test characters	L1**
AC	MVC	Move characters	r
AD	CLC	Compare logical characters	L
ΑE	ALC	Add logical characters	L***
AF	SLC	Subtract logical characters	Γ

- L2 + 1 = Length of A Field
- L 1 = Number of bytes B Field is longer than A Field
- ** L1 + 1 = Length of B Field
- ... L + 1 = Length of A and B Field

1 ADDRESS 3 BYTE INSTRUCTIONS

8 Field

(1 byte - XR2)

Format Cycle Pattern

Op Code	Q-Code	D1	
I/OP	IQ	IX1	ЕB

		OP CODE	Q-CODE
Hex	MNEM	Description	
В0	SNS	Sense I/O	DA-M-N*
B1	LIO	Load I/O	DA-M-N*
B4	ST	Store register	REG
85	L	Load register	REG
B6	Α	Add to register	REG
88	TBN	Test bits on	MASK
B9	TBF	Test bits off	MASK
BA	SBN	Set bits on	MASK
ВВ	SBF	Set bits off	MASK
ВС	MVI	Move logical immediate	12***
BD	CLI	Compare logical immediate	12***
BE	SCP	Store CPU	REG**
BF	LCP	Load CPU	REG**

- Refer to I/O device section for Q-code significance
- ** 5415 only refer to 5415 section for details
- *** 12 = Byte of immediate data

1 ADDRESS 4 BYTE INSTRUCTIONS

Format Cycle Pattern

		(2-Dyt	e · airect)	
Op Code	Q-Code	•		
IOP	IQ	IH1	IL1	

		OP CODE	Q-CODE
Hex	MNEM	Description	
C0	BC	Branch on condition	Condition
C1	TIO	Test I/O and branch	DA-M-N*
C2	LA	Load address	REG**

- * Refer to I/O device section for Q-code significance
- Q-bit 6 XR2
- Q-bit 7 XR1
 *** "Branch to" address or data to be loaded

1 ADDRESS 3 BYTE INSTRUCTIONS

Format Cycle Pattern

		(1-byte - XF	(1)
Op Code	Q-Code	D2	•••
IOP	IQ	IX1	

		OP CODE	Q-CODE
Hex	MNEM	Description	
D0	BC	Branch on condition	Condition
D1	TIO	Test I/O and branch	DA-M-N*
D2	LA	Load address	REG**

- * Refer to I/O device section for Q-code significance
 - * Q-bit 6 XR2
 - Q-bit 7 XR1
- "Branch to" address or data to be loaded

1 ADDRESS 3 BYTE INSTRUCTIONS

Format Cycle Pattern

		(1-byte - XR	2)
Op Code	Q-Code	D2	•••
IOP	IQ	IX1	

		OP CODE	Q-CODE
Hex	MNEM	Description	
E0	BC	Branch on condition	Condition
E1	TIO	Test I/O and branch	DA-M-N*
E2	LA	Load address	REG**

- * Refer to I/O device section for Q-Code significance
 - ** Q-bit 6 XR2 Q-bit 7 - XR1
- *** Branch "to" address or data to be loaded

COMMAND 3 BYTE INSTRUCTION

Format Cycle Pattern

Op Code	Q-Code	R Byte
IOP	10	IR

		OP CODE	Q-Code	R-Byte
Hex	MNEM	Description		
FO	HPL	Halt program level	DISP HI	DISP LO
F1	APL	Advance program level	DA-M-N	
F2	JC	Jump on condition	MASK	# of bytes
				to jump
F3	SIO	Start IO	DA-M-N	Control
F4	CCP	Command CPU	Function	Control

Smer Shelfan page 5410 05

5412 MODEL C

CPU INSTRUCTIONS (Model 12 With More Than 64K Bytes of Main Storage)

LCP/SCP Instructions

CCP, LCP, and SCP instructions are not supported by System/3 Basic Assembler.

	Op Code			Q Code			Opera	nd 1	Addre	ss	
0		7	8		15	16	23	24		31	
	3F-LCP			Register		2-byte	direct	addr	ess		
	7F-LCP			to be		1-by te	index	ed by	XR1		
	BF-LCP		j	loaded		1-byte	index	ed by	XR2		
	3E-SCP			or stored		2-byte	direct	addr	ess		
	7E-SCP			(see below	v)	1-byte	index	ed by	XR1		
	BE-SCP					1-by te	index	ed by	XR2		
										_	
							EB				EB1
						Opera	nd add	ress -	-1		Operand address
				00	_	Att re	gister (1			Att register 00
				01	_	Att re	gister C	3			Att register 02
			L	02		Att re	gister (5			Att register 04
	LCP			03		Att re	gister C	7			Att register 06
	or			04		Att re	gister (9			Att register 08
	SCP			05		Att re	gister C	B			Att register 0A
				06			gister C				Att register 0C
				07		Att re	gister (F			Att register OE
			Г	08		Att re	gister 1	1			Att register 10
				09		Att re	gister 1	3			Att register 12
			Г	0A		Att re	gister 1	5			Att register 14
				0B		Att re	gister 1	7			Att register 16
				OC		Att re	gister 1	9			Att register 18
				0D		Att re	gister 1	В		-	Att register 1A
				0E		Att re	gister 1	Ď			Att register 1C
			Г	0F		Att re	gister 1	F			Att register 1E
			Г	10							PMR program level 1
			Г	11							PMR program level 2
				18							PMR interrupt level 0
				19		Note:	SCP (EB2	cycle)		PMR interrupt level 1
				1A		Storag	e locat	ion			PMR interrupt level 2
			Г	1B		addres	sed is s	et to	00		PMR interrupt level 3
			Г	1C		LCP (ЕВ2 су	cle)			PMR interrupt level 4
						no da	ta is tra	nsfer	red		
				40						_	PMR current level

Bit	Att Signifi	cance	PMR Bit	Byte 1 Significance
0	Not u	ed	0	Not used
1	Not u	ed	1	EB cycle address translate
2	E15 \		2	EA cycle address translate
3	0		3	I cycle address translate
4	1 1	Bits to	4	Not used
5	2	MSAR	5	I/O trans bit
6	3	1	6	Not used
7	4 .	'	7	MASK interrupt state

5412 N. ODEL C

Command CPU (CCP)

Op Code	Q Code	Command Code	
F4	30	Immediate bits 0123 4567	Load current PMR
		Bit	
		0	Unused
	1	1	EB cycle address translate
		2	EA cycle address translate
		3	I cycle address translate
		4	Unused
		5	I/O cycle address translate
		6	Unused
		7	MASK interrupt state

5415 MODEL A, B, C, D

LCP/SCP Instructions

	Op Code		Q Code	Operand 1 Address		
0	7	8	15	16 23	24	31
	3F-LCP	Т	Register	2 byte direct address		
	7F-LCP	1	to be	1 byte indexed by XR1		
	BF-LCP	٦	Loaded or	1 byte indexed by XR2	?	
	3E-SCP	7	stored	2 byte direct address		
_	7E-SCP	7	(see	1 byte indexed by XR1		
_	BE-SCP	1_	below)	1 byte indexed by XR	2	
_		T	10			PMR program level
		Г	18			PMR interrupt level 0
			19		_	PMR interrupt level 1
	LCP		1A	Note: SCP (EB2 cycle	•)	PMR interrupt level 2
	or		1B	storage location ad-		PMR interrupt level 3
	SCP		1C	dressed is set to 00.		PMR interrupt level 4
			1D	LCP (EB2 cycle) no		PMR interrupt level 5
			1E	data is transferred. Tru	Je.	PMR interrupt level 6
			1F	except for Models D2	5	PMR interrupt level 7
			40	and D26.		PMR current level

PMR Bit	EB-2 Significance	PMR Bit	EB-1 Significance
0-6 7	Reserved I/O greater	0	I/O start address is greater than or equal to 128 K
	than 256 K	1	EB cycle address translate
	1	2	EA cycle address translate
		3	I cycle address translate
	I.	4	Privileged state
	ł	5	1/O > 64 K
	i	6	Protect state
		1 7	MASK interrupt state

5415 MODEL A, B, C, D

LCP/SCP Instructions (Continued)

	Op Code		Q Code		Operand 1 Address			
0		7	8	15	16	23 24	31	
	ATT/				EB2		EB1	
	SPT				Operand Address - 1		Operand Address	
	64 K		00		Att register	01	Att register	00
	4		01		Att register	03	Att register	02
	+		02		Att register	05	Att register	04
	128 K		03		Att register	07	Att register	06
			04		Att register	09	Att register	80
			05		Att register	0B	Att register	0A
	LCP		06		Att register	0D	Att register	OC.
	or		07		Att register	0F	Att register	0E
	SCP		80		Att register	11	Att register	10
			09		Att register	13	Att register	12
			0A		Att register	15	Att register	14
			OB		Att register	17	Att register	16
			0C		Att register	19	Att register	18
			0D		Att register	18	Att register	1A
			0E		Att register	1D	Att register	1C
			0F		Att register	1F	Att register	18

ATT/SPT Operand Byte

Bit Significance

0	1	2	3	4	5	6	7
Read	Write	6 Hig	h orde	r			
prot.	prot.	mem	ory add	Iress bi	ts		
key	key						

5415 MODEL C & D

LCP/SCP Instructions (Continued)

Op Code		Q Code		Operand 1 Address			
0	7	8	15	16 23	24	31	
				EB2		EB1	
				Operand Address - 1		Operand Address	
		50		Att register	01	Att register	00
		51		Att register	03		02
		52		Att register	05	Att register	04
		53		Att register	07	Att register	06
		54	_	Att register	09	Att register	08
		55		Att register	OB	Att register	0A
		56		Att register	0D	Att register	OC.
		57		Att register	0F	Att register	0E
		58		Att register	11	Att register	10
		59		Att register	13	Au register	12
Greater		5A		Att register	15	Att register	14
than		5B		Att register	17	Att register	16
64 K		5C		Att register	19	Att register	18
but		5D		Att register	18	Att register	1A
less		5E	П	Att register	1D	Att register	1C
than		5F		Att register	1F	Att register	1E
512 K		60		Storage protect	01	Storage protect	00
		61		Storage protect	03	Storage protect	02
		62		Storage protect	05	Storage protect	04
		63		Storage protect	07	Storage protect	06
		64		Storage protect	09	Storage protect	08
		65		Storage protect	OB	Storage protect	0A
		66		Storage protect	0D	Storage protect	OC.
		67		Storage protect	0F	Storage protect	0E
		68		Storage protect	11	Storage protect	10
		69		Storage protect	13	Storage protect	12
		6A		Storage protect	15	Storage protect	14
		6B		Storage protect	17	Storage protect	16
		6C		Storage protect	19	Storage protect	18
		6 D		Storage protect	18	Storage protect	1A
		6E		Storage protect	1D	Storage protect	1C
		6F		Storage protect	1F	Storage protect	1E
		20		Program check address	register		
		30	П	Program check status r	egister		

Operand Byte

Bit Significance

	0 1 2 3 4		4	5	6	7					
ATT	8 High	order	r memory address bits								
SPT	Read	Write									
	prot.	prot.	Reser	ved							
	kev	kev									

5415 MODEL A, B, C, D

LCP/ SCP Instructions (Continued)

Ор		EB2	EB1
Code	Q Code	Operand 1 Address	Operand Address
SCP	20	PCAR HI	PCAR LOW
or	Prog	Note: When a PGM check is dete	cted, MSAR bits 0-15
LCP	check	are gated into PCAR and I	MSAR E15 is gated
	address reg	into PCSR bit 6 Hi	
LCP	21	PCAR HI	PCAR LOW
only	memory	PCAR Hi is loaded	PCAR Low is loaded with
	Diag	with uncorrected	uncorrected memory data
	Fetch	memory data bits	bits from
		from even address	odd address
		(FDR bits 8 - 15)	(FDR bits 0 - 7)
		Note: Operand 1 must specify ar	odd memory address.
LCP	22	*Functions same as Q-Code 21 e:	cept memory FDR is first
only	memory	forced to all ones (FF FF)	
	FDR	*This CMD is used by CE diagno:	stics to force ECC errors.
	reset		
	(Diag		
	CMD)		
LCP	23	PCAR HI	PCAR LOW
only	memory	PCAR Hi is forced to all ones	PCAR Low is loaded with
	check bit		memory check bits:
	Fetch	Bit	Bit
	(Diag	0 Forced to 1	0 Memory check bit C1
	CMD)	1 Forced to 1	1 Memory check bit C2
	1	2 Forced to 1	2 Memory check bit C3
		3 Forced to 1	3 Memory check bit C4
	J	4 Forced to 1	4 Memory check bit C5
	1	5 Forced to 1	5 Memory check bit C6
		6 Forced to 1	6 Forced to 1
		7 Forced to 1	7 Forced to 1
	1	Note: Operand 1 must specify ar	odd memory address
SCP	30	PCSR HI	PCSR LOW
or	Prog	Bit	Bit
LCP	check	0 > 256 Addr	Address violation
	status	1 Reserved	1 Inv Q
	reg	2 Bin int 4	2 Inv Op
	1	3 Bin int 2	3 Inv address
	1	4 Bin int 1	4 Privileged Op
		5 Any int 0 - 7	5 Correctable memory error
	i	6 > 64 K Addr bit(MSAR E15)	6 Uncorrectable memory error
	1	7 > 128 Addr	7 Memory data check

5415 MODEL A, B, C, D

Command CPU (CCP)

Q Code Q Code	Command Code	
10	0123 4567	Supervisor call (SVC)
	0000 0000	Request interrupt level 0
	0000 0010	Reset interrupt level 0
20	0123 4567	Program check interrupt
	0000 0001	Enable interrupt level 7
	0000 0010	Reset interrupt request, disable interrupt
	0000 0011	Reset interrupt, enable interrupt
	0000 0000	Disable interrupt
30	Immediate bits	Load current PMR
	0123 4567	
	Bit	I/O start address is greater than or equal to 128 K
	0	
	1	EB cycle address translate
	2	EA cycle address translate
	3	I cycle address translate
	4	Privileged state
	5	I/O → 64 K
	6	Protect state
	7	MASK interrupt state
	1/0 > 256 Not o	
40	0123 4567	Diag mode
	0000 0000	Set slow speed
	0000 0010	Set fast speed
	10 20 30	0 Code Code 10 0123 4567 0000 0000 0000 0010 0000 0010 0000 0010 0000 0010 0000 0010 0000 0010 0000 0010 0000 0010 0000 0010 0000 0000 0010 0000 0000 0000 0000 0000 0000 0000 0000

SENSE (SNS) INSTRUCTION FORMATS

In Q-code sequence

Op Code	a	Code		Operand 1 Address							
	DA	м	N								
0 7	8 11	12	13 15	16 23	24 31						
30				Operand 1 - 2 bytes direct addressing							
70				Operand 1 = 1 byte indexed by XR1.							
80			1	Operand 1 = 1 byte indexed by XR2							
			L	EB-2	EB-1						
5404	0000			CPU device address							
5406 5408]	0	ļ	Address switches	,						
5408											
5410				0 1	0)						
5415			j	1 Address switch	1 Address switch						
00				2 1	2 3						
				3)	3)						
	1			4)	4)						
				5 Address switch	5 Address switch						
				6 (2	6 (4						
				7 /	7 J						
5415	0000	1		Interval timer							
only			000	Timer low byte	Reserved						
j	1 1		001	Timer high byte	(00 to storage) Timer med byte						
3277	0001		001	Attachment Address	Tittlet filed byte						
3284	0001			Attachment Address							
		0	000	HDB register address	Auto de la compansión d						
			001	HDB register address							
1			010	HDB register address							
į			011	HDB register address							
			100	HDB register address							
			101	HDB register address							
1			110	HDB register address							
		1	000	HDB register address							
1		'	000	Control storage Inserts "A" reg in operand ad	dress (Dian)						
			011	CRT data address register	oress (Diag)						
	0001			Device Address Keyboard							
5404		0		M-bite is not used, it should b	e zero						
or			000	N-field is not used, zeros are p	preferred						
5406											
key			1								
board			l	0)	0 Parity check						
				1	1 Data character identifier						
			ĺ	2 Contains the coded representation of	2 Command key identifier 3 Function character identifier						
			1	4 the key position	4 World trade identifier						
				5 that was keyed	5 Keyboard ready						
- 1			1	6 I mai was keyed	6 Typamatic key identifier						

SENSE (SNS) INSTRUCTION FORMATS (Continued)

Op Code		c	Code		Oper	and 1	Address			
		DA	м	N						
0	7	8 11	12	13 15	16			23	24	31
5471		0001			547	devic	e address			
			0		Sele	ts key	board			
				001	Not	used			0	Reg key int pending
		ļ			Not	used			1	End or cancel int pending
					В	D	E		2	Cancel key
					Α	В	В		3	End key
		i	1		8	1	С		4	Return or data key
					4	X	D			interrupt pending
					2	L	1		5	Return key
					1	Α	С		6	Keyboard translator check
						Ŧ			7	Keyboard data check
						O B				
				011	0		hoard mode		0	Request key enabled
						swit	ch		1	Data key enabled
			1		1	Р			2	Strobe switch
					2	В			3	Strobe switch sampled
					3	Α	Keyboard		4	Request-end-cancel key
					4	8	code		5	Request-end-cancel key
					5	4				sampled
					6	2	(Diagnostic		6	Keyboard shifting
					7	1	mode)		7	Reserved
			1		Sele	cts prin	nter			
				001	0	Ena	ble printer		0	Printer interrupt pending
					1	5.24	msec		1	Reserved
					2	2.68	3 sec		2	Unprintable character
					3	Cyc	le F L		3	Printer busy
					4		erved		4	End-of-line
					5	Fee	dback too late		5	End-of-form
					6	Ext	ra cycle		6	Print translator check
					7		le too long		7	Printer malfunction
				011	0		t mode switch		0	Lower shift required
		i			1		orintg		1	Upper shift required
					2	T2			2	Reserved
					3	T 1			3	Feedback
		1			4	R5			4	Feedback switch sampled
					5		(Diagnostic		5	Long function switch
					6	R2	mode)		6	Long function switch sampled
					7 -	R1			7	CE SNS bit (active for MST down level at A-B2N2 U06)

SENSE (SNS) INSTRUCTION FORMATS (Continued)

Op Code	Q Code			Operand 1 Address				
	DA	м	N					
0 7	8 11	12	13 15	16		23	24	31
5475	0001			5475	Device Address			
			001	0			0	Print switch on
		ļ		1			1	Spare
			l	2			2	Lower shift key
				3	Data character	- 1	3	Invalid character detected
	1			4	Keyed (EBCDIC)		4 5	Spare
	Ì			5			6	Multipunch interrupt Spare
	l	1		7			7	Data key interrupt
	ł	l	010	0	Program 1 key	-	0	Auto skip/auto dup on
			010	1	Program 2 key		1	Record erase actuated
	ŀ			2	Program load switch		2	Treeord cruse decaded
	l			-	actuated		1	
	1			3	Release key		3	Program switch on
	1			4	Field erase key		4	Skip key
	1			5	Error reset key		5	Dup key
	l			6	Read key		6	Auto rec rel sw
	1			7	Right adjust key		7	Functional key interrupt
			011	0			0	Keyboard enable
		1		1			1	Any function key
	l	١.	ł	2			2	Bail forward contacts
	ł			3			3	Unlock keyboard signal
	ì			4	Not available		4	Bail forward trig
	Į			5			5	Toggle switch latch
	1	1	İ	6			6	Any data key
	-	L_		7			7	CE sense switch (see note)
BSCC								P03
BSCC	0010	0	000	Device address BSCC Flag register/cycle steal data				
	ĺ	(000	System/3-to-micro buffer				
	ĺ		010	Micro-to-System/3 buffer and line 1 auto poll buffer				
	į	ļ	010	Micro-to-System/3 buffer Line 1 auto poll				
	ĺ		011	Attachment status				
	1			0	No operation		0	IMPL not complete
	1			l i	Attachment not		1	Micro error
		l		1	enabled			
			İ	2	Interrupts not		2	Micro start clock
	1	1	1	1	enabled			
				3	I/O cycle request		3	Micro reset
	l			4	I/O attention/line 1		4	Micro wait
	i			5	I/O attention/line 2		5	Micro single cycle
		ł		6	I/O cycle		6	IMPL latch set
	l	1		7	I/O working		7	0
		1	100	CAR or microprogram load start address				
	J]	110	Communication line status and line 2 auto poll buffer				
	1	Line 2 auto poll buffer			2 auto poll buffer		0	BSCC line 1 busy
	1	1	ĺ				1	BSCC line 2 busy
		1					2	Line 1 op-end interrupt
	1						3	Line 2 op-end interrupt
							4	BSCC line 1 selected
	L	L	L	L			5	BSCC line 2 selected

Op Code		a	Code		Opera	nd 1 Add	iress
		DA	м	N			1
0	7	8 11	12	13 15	16	23	24 31
MLTA	1	0010					Device address MLTA
			0				Individual line instruction
			_	000			Sense LRC and diagnostic buffers
				001			Sense current length count and timeout buffers
				010			Sense transaction address buffers
				011	1		Sense line status
				100			Sense flag and receive length count buffers
				101			Sense control and branch buffers
		i	ļ	110		ļ	Sense current address buffers
				111			Sense cycle steal and line interface buffers
			1				General adapter instruction
				000			Sense control storage
			ļ	001	ļ		Sense op end interrupt source
			1	010			Sense PCI interrupt source
			1	011			Sense storage address buffer
				1xx	ĺ		Invalid N code

Op Code	-	a	Code		Operand 1 Add	dress	
	1	DA	м	N			
0 7	,	8 11	12	13 15	16 23	24	31
SIOC	Ť	0011				Device address SIOC (3)	
	Γ		0			Must be zero	
	ı					Low Storage	High Storage
	1				L	Address	Address
	ı			000		Invalid	
	1			001		0 - Write mode set	Diagnostic mode
	1					service response	
					ĺ	Reset service res-	Spare
	1				i I	ponse after 6 ms	
						2 - Transfer line 2 EOT	Latch transfer line 4
	ı					3 - Transfer line	Latch transfer
	1		1]	3 - Transfer line 1 EOT	Latch transfer line 3
				1		4 - Odd panty	Latch transfer
						. Suu pairty	line 1
					1	5 - Decrement	Trans line 3
						DAR	reset disc latch
					1	6 - Latch I/O	Reset disc latch
						1 select	after 6 ms
						7 - Slave (transfer line	Trans line 5
	1					6 and 7 latch)	reset disc latch
				010		0 - Spare	0 /
					i	1 - End request	1]
						2 - Interrupt pending	2
	1				1	3 - I/O attention	3 Length
	1				1	4 - Data transfer reg-	4 count
	1					ister parity check	register
	1					5 - No-op latch 6 - LCR overflow	5
	1				1	7 I/O ready	7
	1			011		0 - 1/O ID bit 8	I/O transfer line 8
	1			011	Į.	1 - I/O ID bit 4	I/O transfer line 7
					-	2 - 1/O ID bit 2	I/O transfer line 6
						3 - I/O ID bit 1	I/O transfer line 5
	1				į,	4 - I/O device attached	I/O transfer tine 4
						5 - I/O transfer line 11	I/O transfer line 3
						6 - I/O transfer line 10	I/O transfer line 2
	ı					7 - I/O transfer line 9	I/O transfer line 1
				100		0	0
	-					DAR	DAR
	l					high	low
						7	7
	1			101		0 - SIOC request latch	0
					ĺ	1 - Service request	1.1
					Ì	2 - Service response	2
	1					3 Interrupt enable	3 Data
	ĺ					4 - I/O disconnect	4 transfer
	1		'			5 - Write cell 6 - Bead cell	5 register
	-						6)
	1			110	 	7 - I/O selected Invalid	
	1			111		Invalid	
	1				xxxx xxxx	Operand address (sense b	nytes destinations)
	1				1 4444 T	Operand address (sense t	y ies desimalions/

Op Code		a	Code	,	Operand 1 Address	
		DA	м	N		T
0	7	8 11	12	13 15	16 23	24 31
2501		0011			2501 Device Address	
			1		Must be 1	
					System/3 Model 15 only	Byte 4
				001	0	0 CE bit 2
			i		1	1 Spare
			1		2	2 Spare
					3	3 Feed cycle
			1		4	4 Spare
					5	5 Rd FCB 1
					6	6 Rd FCB 2
					7	7 Rd FCB 3
					System/3 Model 10 only	Byte 4
					0	0 CE bit 2
					1	1 OMR area
				1	2	2 OMR column
					3	3 Feed cycle
					4	4 Spare
					5	5 Rd FCB 1
					6	6 Rd FCB 2 7 Rd FCB 3
					7	7 Rd FCB 3 Byte 2
				010	Byte 3 0 Rd SC 12 cvr	0 CE bit 1
				010	1 Rd SC 12 cvr	1 Rd SC 6 cvr
					2 Rd SC 0 cvr	2 Rd SC 7 cvr
					3 Rd SC 1 cvr	3 Rd SC 8 cvr
					4 Rd SC 2 cvr	4 Rd SC 9 cvr
			1		5 Rd SC 2 cvr	5 Pre-rd SC cvr
			1		6 Rd SC 4 cvr	6 Any rd SC cyr
					7 Rd SC 5 cvr	7 Read emitter
					Byte 1	Byte 0
			ĺ	011	0 LCR overflow	0 Pre-rd feed chk
			1	1	1 Trailing edge	1 Rd station feed chk
		1	1		2 CR ready	2 Hopper feed chk
					3 No-op	3 Invalid card code
					4 Cover chk (Mod 10)	4 Read comp chk
		1	1		CR exec (Mod 15)	
			1		5 Spare (Mod 10)	5 Fiber opt/OMR chk
					Xlate chk (Mod 15)	
					6 Spare	6 Read overrun
				l	7 Spare	7 Nordemit chk
		l	1	100	0	

Op Code		Q	Code	,	Oper	and 1 Address			
)A	м	N					
) 7	8	17	12	13 15	16		23	24	31
3741	10	100			Devi	ce address 3741 (4)			
3, 4.	1-	100	0	·		be zero			
			-		Low	storage address		High	storage address
				000	Inval				
				001	1/0 1	unction register (4000	no	mal v	value)
	İ			010	. 0	Spare		0 .	
					1	End request		1	
			i	l	2	Interrupt pending		2	
					3	L'O attention		3	Length
				!	4	Data transfer reg		4 (count
	1			1	1	parity che: k		- 7	reg
	1				5	No-op		5	
				1	6	Length count reg		6	
				1	l	overtiow 0		- 1	
				-	7	I/O ready		7 /	
				011	0	1/0 ID Bit 8		0	Not used (attch, reser)
				ì	1	1/O ID 8it 4		1	End of data*
	1				2	1/O ID Bit 2		2	3741 has or parity error 1
]	3	L/O ID Bit 1		3	End of record*
					4	3741 Attached		4	End of job*
					5	3741 Online		5	3741 attention required*
	1			l					(Diskette error)
				į	6	Write to Artaciment	٠	6	foot used
	ĺ				7	Read from		7	Not used
						Attachment*			
				100	Data	address register			
					0.7	DAR high		0.7	DAR low
			1	101	0	3741 1.0 cycle		0 1	
			1	1		request latch		- 1	
	-		ĺ	ĺ	1	Service request		1	
					2	Service response		2	Data
	1				3	Interrupt enable		3 >	trans
	į			1	4	I/O disconnect		4	reg :
				1	5	Write call		5	
				1	6	Read call		6	
				1	7	I/O select		7 1	
	1			[All	ther Nicodes invalid ar	nd c	ause	process - ner s.
	-		1	1	· Ca	use oplend interrupt. I	Mor	1 15	

Op Code		a	Code		Operand 1 Address			
	c)A	м	N				
7	8	11	12	13 15	16	23	24	31
DA/	Γ							
LDA	0	100		<u> </u>				
Attach	-		1	000	Msg buff adr reg	00	Msg buff adr reg	01
control				001	Micro prog depend.	02	Micro prog depend.	03
				Ĩ	which programme.	Ï		Ĩ
				110	1	oc	Micro prog depend.	o'o
				111	Micro prog depend.	0E	Cycle steal	0F
					above are sensed if	attach di	sabled	
				000	Micro prog depend.	10	Micro prog depend.	ľ
	İ			110	•	10	Micro prog depend.	10
				111	Micro prog depend.	1 E	MIAR-LO	1F
					above are sensed if	attach en	abled	
	0	101						
			1					
				000	Control store	even	Control store	odd
	1		1	001	Op decode reg		Op decode reg	

Code			Q	Code		Operand 1 Ac	idress	
		DA		м	N			
0	7	8 1	1	12	13 15	16 23	24	31
1442		010	1				Device address 1442 (5)	
Sense				0			Must be zero	
					001		0 Not assigned	0. All calls on
						İ	1 - Not assigned	1. Read cells 7, 8, 9
				İ		ĺ	2 - Not assigned	2 Read cells 4, 5, 6
							3 - Punch incremental	3 - Read cells 1, 2, 3
		1		İ			drive CB A	
				l		l	4 - Punch CB 2	4 Read cells 12, 11, 0
					ì		5 Punch CB 1	5 Reademitter
							6 - Punch incremental drive CB 8	6 Feed CB 2, 3, 4
							7 - CE diagnostic bit 1	7 Feed CB 1
					010	<u> </u>	0 - Punch echo 9	0 Punch echo 1
							1 - Punch echo 8	1 - Punch echo 0
				Ì		ĺ	2 - Punch echo 7	2 - Punch echo 11
							3 Punch echo 6	3 Punch echo 12
							4 - Punch echo 5	4 - Punch echo valid
		1			1	i	5 - Punch echo 4	5 - Not assigned
		l		1		1	6 - Punch echo 3	6 - Punch cell dark
							7 - Punch echo 2	7 - CE diagnostic bit 2
				ì	011		Low Storage Address	High Storage Address
		1		!	1		Byte 2 (EB2)	Byte 1 (EB1)
				1	1	1	0 - Not assigned	0 - Read compare
				i	l		1 - Not assigned	1 - Last card indicator
					1		2 - Not assigned	2 - Punch check
							3 - Read station jam	3 Data overrun
				1	1	1	4 - Hopper misteed	4 - I/O attention
		[İ	1	5 - Extra feed cycle	5 - No-op latch
				1	1	1	6 - Punch station jam	6 - Feed check
		ĺ					7 - Transport jam	7 Invalid carricode
					100		Store 1442 DAR	
		l		1	1	xxxx xxxx	Operand address (sense b	ytes destinations)

Op Code		a	Code		Operand 1 Address	
		DA	м	N		T
0	7	B 11	12	13 15	16 2	3 24 31
3410		0110	0		Tape unit 0	
		0110	1		Tape unit 1	
		0111	0	1	Tape unit 2	1
		0111	1		Tape unit 3	1.
					Byte 0	Byte 1
		1		000	0 - Noise	0 - Data converter check
		1	1		1 - Wrong length block	1 - Command reject
		1			2 - Unit exception	2 · Backward ALT P
			ł	i	3 - Data check	3 - Start velocity chk
		l	Ì	l .	4 - Diag track check	4 - Illegal command
		l	1	ĺ	5 · NOP	5 - TV status changed
		l			6 - Equipment check	6 - Word count zero
		l	1	ł	7 - Sense valid	7 - Not capable
			1	001	Byte 2	Byte 3
		l	l		0 - Backward status	0 - Tapemark check
					1 - Not file protect	1 - End velocity check
		į		Į.	2 - Tape indicate	2 - TV position check
		l	1	1	3 - Beginning of tape	3 - Reject tape unit
			1	i i	4 - Write status	4 - Write feed through check
		i			5 - Start key	5 - No readback data
		1	1	i	6 - Tape unit check	6 - Tach check
					7 - Not busy	7 - Overrun
			1	010	Byte 4	Byte 5
		l	l	1	0 - Seven-track	0 - Bus out check
		l			1 - Even parity	1 - Multitrack error
		1			2 - Dual density feature	2 - Data timing error
					3 - Alternate density	3 - End data/CRC
			l	1	4-5 - Density	4 - Envelope/phase error
						5 - False end marker
						6 - PE ID burst check
					00 1600 bpi	7 - VRC error
					01 800 bpi	
			l		10 556 bpi	
			1		11 200 bpi	1
	- 1	ŀ		1	6-7 - Model	1
					01 Model 1	
			1		10 Model 2	
					11 Model 3	1
			1	011	Byte 6	Byte 7
			ı	0,,	0 - Lamp check	0
				1 .	1 - Left column check	10
			(2 · Track
				1	2 - Right column check	3 - In
				l i	3 - Ready reset	4 - Error
					4 - Data security erase	
				1 1	5 · Spare	5
			1		6 · Spare	6
				100	7 · Spare	MTDAR-LO

(Continued)

Op Code	c	Code	,	Operand 1 Address	A STATE OF THE STA
	DA	м	N		
0 7	8 11	12	13 15	16 23	3 24 31
3410 (Cont)			101	Attach Byte 0 0 - Spare 1 - ABI parity error	Attach Byte 1 0 - Address out response 1 - Service out response
				2 - ABO parity error	2 - Command out response
				3 - CU disabled 4 - Two tag error	3 - Address in error 4 - Service in error
				5 - Sub system busy 6 - Out of sequence	5 - Command in error 6 - Status in error
			110	7 - Sense valid Hardware Sense	7 · Spare
			710	National Sense Use this chart if bit 7 is off O. Spare 1. Instruction CTR error 2. XFR error 3. ALU error 4. Spare 5. FIOS parity error 6. Spare 7. This bit off Use this chart if bit 7 is on O. ALU FRU error 1. Instruction CTR error 2. ABO parity error 4. Instruction tag error 4. Instruction tag error 5. Spare 6. Spare 7. This bit on	0 1 2 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
			111	Bit 0 - Dev 0 op end 1 - Dev 1 op end 2 - Dev 2 op end 3 - Dev 3 op end 4 - Subsys op end 5 - Forced to 0 6 - Forced to 0 7 - Forced to 0	Not used 8, 12 and 15 only

Op Code	۰	Code		Operand 1 Add	•••	
	DA	M	N			
0 7	8 11	12	13 15	16 23	24	31
BSCA	1000	L			Device address BSCA (8)	
		0			BSCA 1	
	1	1	L		BECA 2	
	i	1	000		0 - Reserved	0 - Reserved
	1	1		1	1 - Bit time	1 - Reserved
	1		1		counter 4	1
			1	1	2 - Bit time	2 - Reserved
	1		l	l	counter 2	I
		1			3 - Bit time	3 - Reserved
		1	1	1	counter 1	1
					4 - Reserved	4 - Block cycle steal request (ITB, BCC
					5 - Transmit trigger	or VRC check) 5 - LSR/shift register
	1	1	l			parity check
	1	l	l		6 - Receive trigger	6 - I/O cycle steel
	ļ	l	ļ	Į.		overrun
	İ	1	001		7 - CE SNS bit	7 - DBI parity check
	1		010	ļ	Stop address register	
		1 :	011		Transition address registe 0 - Time-out	0 - Reserved
	ł	1		i .	1 - CRC/LRC/VRC	1 - Reserved
	l	1			2 - Adapter check	2 · Reserved
			1	!	on transmit	2 - 11000 100
					3 - Adapter check	3 - Reserved
	i .	1	1	ì	on receiver	
			ĺ		4 - Invalid ASCII	4 - Reserved
	l				character	
	ĺ	l	1		5 - Abortive disconnect	5 - Reserved
	ĺ]		6 - Disconnect	6 - Deta set ready
	l				time-out	1
	1	1			7 - Reserved	7 - Data line
	1					occupied
	l		100		Current address register	
	l		101		Invalid	
			110		0 \	0 \
	l				1	11
		l i	ĺ		2 CRC high	2 CRC low
					3 (zeros for	3 (LRC for
					4 ASCII)	4 (ASCII)
					5	5
		l I		ı	4 1	6

Op Code			a	Code	,	Operand 1 Addre	ss			
		С	А	м	N					
0	7	8	11	12	13 15	16		23	24	31
DA/		10	000							
LDA				. 1						
Term,					000	Micro prog depen		- 1	Micro prog depend	21
Contro	ol :				001		22			23
				1	010	1	24	- 1	ı	25
					011	SIO IR	26		1	27
					100	SIO IQ	28		1	29
					101	1	2A		1	28
					110	†	2C	- 1	†	2D
				l	111	Micro prog deper			Micro prog depend	2F
				ļ		Above are sensed				
					000	Micro prog deper			Micro prog depend	31
					001	Stop ADR REG-			Stop ADR REG-LO	33
					010	TX ADR REG-H		- 1	TX ADR REG-LO	35
				1	011	BSCA STATUS-			BSCA STATUS-LO	37
					100	Current ADR RE			Current ADR REG-LO	
					101	Micro prog deper		- 1	Micro prog depend	38
					110	Micro prog deper	nd 3C	- 1	Micro prog depend	30
				l	111	Link ADR-HI	3E	- 1	Link ADR-LO	3F
2265		1	001			2265 Device Ado	iress CRT			
				0		M bit is not used	, it should	be z		
		ı		1	010	0 ,]	 Write Op (diagn 	
						וי)		- [Start char gen (i 	diagnostic
		i		1	l	1 1		- 1	only)	
					1	2			2 Step-Display (d)	agnostic
						1 1		- 1	only)	
				1	1	3 Contents			3 Cycle steal requ	
						the data re	eg		(diagnostic only)
				1		4		- 1	4 Display reset	
				1	[1			(diagnostic only	
				1		5			5 Data register pa	
				1	1	6			6 Display not read	
				1		7 '		1	7 Cycle steal ACK	
		ĺ			L				(diagnostic only	'}
				ĺ	000	CRTAR-HI			CRTAR-LO	

Op Code		ac	Code		Operand 1 Address						
		DA	м	N					į		
0	7	8 11	12	13 15	16	2	:3	24	31		
5444/		1010	0			Device Address disk dri					
5447		1011	0			Device Address disk dri	IVE	2			
5448		1100	0			Drive 1					
		1101	0		5448	Drive 2					
				010	0	No op		0	Scan equal hit		
				1	1	Intervention required		1	Cylinder zero		
					2	Missing address marker		2	End of cylinder		
			1	1	3	Equipment check		3	Seek busy		
					4	Data check		4	100 cylinder		
		İ	1		5	No record found		5	Overrun		
					6	Track condition check		6	Status Address A		
			1		7	Seek check		7	Status Address B		
				011	0	Unsafe		0	Jumperable CE bit		
			ì		1	TAP line A		1	Jumperable CE bit		
				į.	2	TAP line B	-	2	Jumperable CE bit		
					3	TAP line C		3	Not bit ring inhibit*		
		i	1	1	4	Index		4	Standard write trigger*		
	ĺ			l	5	Head settling	į	5	Condition priority request*		
		İ			6	Jumperable CE bit		6	Bit ring 0		
				1	7	Model 6		7	Not CC reg position 17		
			1		•MdI	15 only - with CE mod	ie	nact	ive		
			1	l	Bit	3 - Seek 0 complete					
				l	Bit	4 - Seek 1 complete					
					Bit	5 - Op end					
			}	100	DFD	R					
			L	110	DFC	R	ď				

Op										
Code	a	Code	•	Operand 1 Address						
	DA	м	N							
0 7	8 11	12	13 15	16	23	24	31			
5445	1100	0		5445 disk drive 1 Dev	nce Addr	ess				
		1		5445 disk drive 2 Dev	ice Addr	ess				
	1101	0		5445 disk drive 3 Dev	ice Addr	ess				
		1		5445 disk drive 4 Dev	ice Addr	ess				
	İ	l	000	Status bytes 0, 1						
			001	Status bytes 2, 3						
			010	Status bytes 4, 5						
			011	Status bytes 6, 7						
		1	100	DDDR local store reg	ister					
			110	Status bytes 8, 9 DDCR local store regi						
			110	Byte 0	15161		Byte 1			
		1		0 Format error		0	Disk drive error			
		1		1 Intervention re	aured	1	Unsafe			
				2 Missing address		2	Seek complete 1			
				3 Equipment che		3	Seek complete 2			
	1			4 Data check		4	Data op complete ****			
				5 No record four	nd	5	End of cylinder			
		1		6 No operation		6	Scan equal			
	ĺ	1		7 Data overrun		7	Disk drive identifier			
				Byte 2			Byte 3			
				0 Decode 6		0	Key time			
				 Decode parity 		1	Data time			
	1			2 Spare*		2	Pre-request latch			
		l		3 Serial read part	ity	3	Count oriented			
				4 Disk busy		4	Write gate OE HA			
				5 Address mark	good	5	Disk drive bus test,			
							control tag			
		ŀ		6 Spare**		6	Index			
				7 CE sense latch	•••	7	Push, pull mode			
				Byte 4			Byte 5			
				0 End time, bit t	irne .	0	Gap time, field time			
		ļ		parity		1	SER, DES			
				 Begin, SAM, w sync, or post ti 		l '	SER, DES			
				2 Op parity	111162	2	Single buffer select			
				3 Count time bit	time 1	3	SAM, check time			
				4 Read gate	time i	4	Erase gate, RO latch			
				5 Seek stop, diag	nostic	5	Tag select parity, VFO			
			ĺ	mode		-	gate			
		ĺ	ĺ	6 Count found		6	Write data			
				7 Previous field		7	Select parity			
	l	1		Byte 6			Byte 7			
	1			0 Track different	ce	0	Intermediate speed			
	1	1	1	counter bit 12	8					
		l		1 6	64	1	Slow speed			
	İ	i			32	2	Stop			
					6	3	Detent in			
	l	1	l		8	4	Forward latch			
					4	5	Initial seek latch			
	l	ĺ		6	2	6	Spare			
	i		I	7	1	7	Spare			
							(Continued			

^{*}Seek 3 complete (mdl 15 only)

*'Seek 4 complete (mdl 15 only)

*'Dev/Op end interrupt (mdl 15 only)

*'Op end (mdl 15 only)

Op Code		Q	Code	,	Opera	and 1 Address			·
	1)A	м	N				_	
0 7	8	11	12	13 15	16		23	24	31
5445	Т					Byte 8			Byte 9
(cont)					0	Cylinder address		0	Read/write unsafe
						register bit 128		1	
					1	64		1	Head unsafe
	1				2	32		2	Write unsafe
	1				3	16		3	Head address register
	1			1				1	bit 16
				1	4	8		4	8
				i	5	4		5	4
	1		l		6	2		6	2
	L				7	1_		7	1
3340		100	0	1	Drive				
3344	1 .	100	1	1	Drive	-			
	1 .	101	0	l	Drive				
	1	101	1	L	Drive				
				100		DDDR			
	ı			101		l adapter			
				I		1 EB2			e 0 EB1
				1	0	SVP req latch			/rdy unit ck DR-1
	1			1	1	Scan equal			/rdy unit ck DR-2
	1				2	IPL sw remv pos			/rdy unit ck DR-3
	1				3	Op end			/rdy unit ck DR-4
	1			İ	4	No-op			k complete DR-1
	1				5	DM attention			k complete DR-2
					6	Unused			k complete DR-3
				<u> </u>	7	Adapter ck		Seel	k complete DR-4
				110	SNS		_		
	1			111	Dragn	ostic SNS (SVP table			
				l					ed, the existing LAC
	1					value determines the			
	1_		L			LIO-2 is used to pres	set l	AC.	

Op Code	q	Code	,	Operand 1 Addi	ess	
	DA	м	N			
0 7	8 11	12	13 15	16 23	24	31
52131	1110	1			Device address senal printe	
2222		0			Select printer	Ī
					Low core address	High core address
			010		Byte 2	Byte 1
		1			Count end latch	0 Honzontar cycle
		1				check
	1				1 Print left command	1 Data check
	İ	1			2. Matrix counter trig. 1.	2. Margin check
					3. Matrix counter trig. 2.	3 Sync check
		1			4. Matrix counter trig 4.	4 ROS rheck
					5 Cover INLK switch	5 Vertical cycle check
					6 S.S. 2	6 Primary carriage
	1					F.O.F
		1			7 SS 1	7 Invalid command
			011		Byte 4	Byte 3
		1			0 S.S. A	0 High speed latch
		ì	l		1 S.S. 3	1. Matrix output
						hammer dr. 1
		1	1		2 Stepper trigger A	2 Matrix output
						hammer di 2
		1			3 Stepper trigger B	3. Matrix output
			1			hammer dr. 3
		1	1		4 S.S. Z	4 Matrix output
	1	İ	i			hammer dr. 4
	1				5 S.S. Y	5. Matrix output
	i				15 6.5.	nammer dr. 5
					6 SS X	6 Matrix output
		1			0 3.3. A	hammer dr. 6
		1			7 S.S. W	7 Matrix output
	-	1	1		3.3.**	hammer dr. 7
			000		LLAR-LO	LLAB-HI
	-		100		PDAR-LO	PDAR-HI
			110		PCAR-LO	PCAR HI
	1	1	1		Select LCD	
	1	-	010		Byte 2	Byte 1
	1		1		0 Sense amp 1	Sense amp check
	1				1 Sense amp 2	1 Card skew check
	1		1		2 Sense amp 3	2 Drive check
	1			1	3 Sense amp 4	3 Bead mark check
	1		1	1	4 Timing pulse	4 Line finder mark
		-	1		,g posse	check
	1	1	1	1	5 Drive check S.S.	5 Invalid command
		1	1		5 5 110 01100 3.3	check
	1	1			6 Activate LCD	6 Card in switch
		1			feed clutch	o Card or SWITCH
		1			7 Hold busy SS	7 Card out switch
	1	٠			1, HORD DREA 22	17 Gard our switch

DA 8 11	M 12	N 13 15				
8 11	12	13 15				1
		1.010	16	23	24	31
		011			not R, mar sw 1 5 R, mar sw or L, mar sw 1 (slow) 6 Pri, or sec, forms motion contact 7 Primary forms	Byte 3 O Skip line SS 1 Skip line SS 2 Late mark Special tie off Card alignment SS Spare Spare Spare Spare
						3 Secondary carnage EOF 4 Not L. mar sw 2 & not R. mar sw 1 5 R. mar sw or L. mar sw 1 (slow) 6 Pri. or sec. forms motion contact 7 Primary forms emitter advance

Ор						
Code	a	Code	'	Operand 1 Address		
	DA	м	N			
0 7	8 11	12	13 15	16 23	24	31
5203	1110			5203 Device Address		
		0		Must be zero		
			000	1 2	0 1 2	
		ĺ		4 Inelocation	3 4	Right carriage line location
				6)	5 6 7)
		1	001	0	0	Not printing - contains
	1			1 Binary amount to	1	character in chain counter
				2 to be added or sub-	2	equal to character at
		1		3 tracted to the line	3	print position 1.
					4	Printing - contains char-
	1	1			5	acter in chain counter in
	l	1			6	dicating character at
				7	0	position being addressed
			010	Left or right carriage emitter		Hammer shift clutch
	l			1 Execute print latch	1	Print start SS - emitter pulse
	l			2 Chain emitter SS	2	Left or right carriage clutch
	l		1	3 PSS 1	3	Print cycle 1
	1	1		4 Print time	4	Print cycle 2
	İ	1		5 CE sense bit latched	5	Print cycle 3
				6 HMR unit at extreme left (M1)	6	Hammer set latch
	1			7 Home gate	7	Hammer bar right
	1	1	011	Carriage sync check	0	Chain sync check
	i			1 Carriage space check	1	Incrementer sync check
	1			2 Forms jam check	2	Hammer unit thermal check
				3 Incrementer failure check	3	Not used
				4 CE sense bit latched	4	40
	l	1	1	5 Hammer echo check	5	48 character chain installed
		1		6 Any hammer on check 7 No op	6	Unprintable character CE sense bit
			100	0 \	6	CE Sense Oil
			100	1 1	1)
		1		2	2	1
		1		3 LPIAR-Hi	3	LPIAR-Lo
	1	1	1	4	4	}
		1	1	5	5	(
		1	1	6	6	}
		1		7	7	/
			110	0	0)
	1	1	1	2	2	ı
				3 LPDAR-Hi	3	LPDAR-Lo
	1			4	4	}
				5	5	1
		1		6	6	1
1		1		1, J	7	,
	<u> </u>	٠			Ľ.	

Op Code		α	Code	,	Opera	and 1 Address					
	1	DA	м	N							1
0 7	8	11	12	13 15	16		23	24		31	l L
1403	1	110		I	1403	Device Address					
				000	Carr	line loc		Chara	ecter count		
			1	010	0	High-speed dr		0	Hammer set		
	1		1	ĺ	1	Low-speed dr		1	PSS1		
	1		1	1	2	Carriage emitter		2	Cycle steal latch		
	į.		1	l	3	Chain emitter		3	Chain/train ready		
	1		1	ł	4	1403 attached		4	Print time		
	1			1	5	Home pulse		5	Hammer off echo		
	1		ļ	1	6	Carriage setting		6	End-of-forms		
				l l	7	CE SNS bit		7	Inhibit carriage		
	1		0	011	0	Carr sync check		0	Chain sync check		
	}		1	1	1	Not used		1	Not used		
	1		[{	2	Forms check		2	Not used		
	1			ļ	3	Print data check		3	Echo check (SA)		
	1			1	4	CE SNS bit latched		4	Interlock check		
	1				5	Hammer echo ck		5	48-char train		
	1		1		6	Any hammer on ck		6	Unprintable char		
	1				7	No op		7	CE SNS bit	_	
	1		1	100	LPIA	R					
			L_	110	LPD	AR					
	1			000	IAR			DAR			
	1		1	001	Ham	mer address - Y					
	ı		1	010	Not	used	_	0	Hammer reset		
	1		1					1.7	Not used		
	1		1	011	Ham	mer address - X					
	1		1	100	Buffe	er bits 0-7		Buffe	er parity bit		
	1		1	110	SCR			DAD			

Op Code			a	Code		Operand 1 Address		
	1	D	A	м	N]
0	,	8	11	12	13 15	16 23	24 31	
2560	1	11	11				2560 Device Address	
	T			0			Normal mode	
	Į			1			Diagnostic mode	
1	1			0	000		Adapter Chks	Reg Addr
	1						0 Unused	0 Unused
1	Į					This into will be	1 CSAR chk	2 Address of
1	ı					valid after any adapter chk	2 CS chk 3 ALU comp chk	2 Address of local store.
ļ	1					occurs	4 X-reg mask chk	4 main store, or
1	J					occurs	5 ALU bus chk	5 ext frozen at
ĺ	- 1						6 Main store chk	6 the time of the
	1						7 Y-regichk	7 adapter check
1	-			0	001		Data Chks	Machine Chiks
	1					This into will be	0 Read overrun	Overlap mode
	1				1	available to SNS	1 Punch overrun	1 Column emit rd wi
	1					'001' only when	2 Print overrun	2 Column emit erase
	- [a machine chk	3 Read comp chk	3 Extra fd clicycle
	١					occurs	4 Punch compichk	4 Feed CB seq
	1						5 Invalid char	5 Pch push extra
	1							cycle
	1						6 Fiber optic	6 Pch/-ncr CB seq
	j						7 Print xlate chk	7 Print CB seq
	1			0	001		Data Chks	Column in Error
	1					This info will be available to SNS	Read overrun Punch overrun	Overlap mode 1
	1					'001' only when	2 Print overrun	2 This area will
	1					a data check	3 Read comp chk	3 contain the
	-					occurs	4 Punch comp chk	4 first column
	-						5 Invalid char	5 Interror if any
					j		6 Fiber optic	6 data chk has
	1						7 Print xlate chk	7 occurred
	1			0	001		Data Chks	Punch Col Count
						This info will be	0 Read overrun	0 Overlap mode
	- [available to SNS	1 Punch overrun	1 \
						'001' only when	2 Print overrun	2 Number of
						no errors are	3 Read comp chk	3 columns
	- [present	4 Punch comp chk	4 punched on
	-						5 Invalid char 6 Fiber optic	5 the last punch 6 command
	-						7 Print xlate chk	6 command
	1		i	0	010		Feed Chks	Feed Chks
	1			"	010	This info will be	0 Input station	Read station late
	1				1	available to SNS	1 Primary pre-read	1 Punch station
	1				1	'010' only when	2 Primary pre-pch	2 Print station
						a feed check	3 Primary pch push	3 Cell 8 to 9
	1				i	occurs	4 Secondary pre-read	
	1						5 Secondary pre-	5 Stacker jambar
							punch	
	1						6 Secondary punch	6 Cover interlock
	1				1		pusher	
	\perp						7 Read station early	7 Attention

(Continued)

Op Code			Q	Code	,	Operand 1 Address		
		C	А	м	ν			
0	7	8	11	12	13 15	16 2	24 31	
2560				0	010		Rows in Error	Rows in Error
(cont)					1	This into will be	0 Comp Hi/extra	Comp Hi/extia
						available to SNS	1 Comp Lo/missing 1	
					1	'010' only when	2 - 12	2.4
						a data check		3 - 5 The actual
				ĺ		occurs		🗜 6 🚶 row or rows
				ĺ				5 · 7 that caused
					1	ļ.		6 - 8 the data chk
								<u> </u>
					010	ĺ		rint Column Cnt
)	This into will be	0 Number of	
					1	available to SNS	columns read	columns print-
						'010' only when	on last read	ed on last print
				ļ		no errors are	7) command 7	7) command
				0	011	present	Restart Byte (General Status
					011	Byte 2 contains		Pri last card
				l		card positions		Machine checks
				ì		prior to the		2 Feed checks
	- 1					failing cycle or	3 SC4	
						current card	4 SC5	
				١.		positions if no	5 SC7	
						error	6 Spare 6	Pri hpr check
							7 Spare 7	7 Sec hpr check
				0	100		Print data address reg	1
				0	101		Read data address reg	1
				0	110		Punch data address re	9
				-	001	This into will be	Diag BAP Mode	Diag RAP Mode
				Ι΄.		available when the	O Data in exter	
						attach is in diag	nal or LS reg	external or
						RAP mode		LS reg
				1	001		Diag MTAP Mode	Diag MTAP Mode
	i					This info will be	0 FCB1 C	Solar cell 1 cvr
						available when the	1 FCB2 1	
	Į					attach is in diag	2 FCB3 2	
	ļ					MTAP mode	3 FCB4 3	
	- }						4 FCB5 4	
	- 1						5 FCB6 5	
	- 1						6 Corner sta SS 6	
	ı			<u> </u>	010		7 CE SNS bit 7	
				1	010			Diag MTAP Mode
	- 1					This into will be	O Any feed CB	
	- 1					available when the	1 Spare 1 2 Sec pre-pch reg 2	000 p. 0
	ļ		1			attach is in diag		
	ı					WI Ar mode	1	
	Ì							
	1						6 Sec hpr mag 6 7 Pri pre-pch reg 7	
				1 1			[/ Fit pre-pcn reg [/	

Op Code			a	Code		Operand 1 Address	Operand 1 Address							
		0	A	м	N				1					
0	7	8	11	12	13 15	16 23	24		31					
2560		-		1	011		Di	ag MTAP Mode	7	Diag MTAP Mode				
(cont)						This info will be	0	Solar cell 6 cvr	- 0	9 Prt pres roll hold				
)	available when the	1	Punch push CB1	- 1	1 N-prt pres roll hold				
	- 1				ì	attach is in diag	2	Print CB1	- :	2 Pri hpr switch				
	- 1					MTAP mode	3	Print CB2	1	3 Sec hpr switch				
	- 1				l		4	Punch CB1		4 Mtr relay sel				
	- 1			1			5	Punch CB2		5 Read SC2 & 3 exp				
							6	Incr drive CBA	16	6 Read SC2 exp				
	ı			L .	L	L	2	Incr drive CBB	_	7 Read SC3 exp				
	- 1			1	011			Diag Read Eva	ilua	tion Mode				
						This info will be	0	Read emitter	19	0				
	- 1				1	available when the	1		- 1	1				
	- 1					attach is in diag	2	Read SC12 exp	- 1	2 Read SC4 exp				
	-					read evaluation	3	Read SC11 exp	1	3 Read SC5 exp				
	- 1				1	mode	4	Read SC0 exp	1	4 Read SC6 exp				
					i		5	Read SC1 exp	1	5 Read SC7 exp				
	- 1						6	Read SC2 exp	- 10	6 Read SC8 exp				
	- 1						7	Read SC3 exp	- 1	7 Read SC9 exp				

Op Code		a	Code	•	Operand 1 Address			
		DA	м	N			Γ-	
0	7	8 11	12	13 15	16	23	24	31
5424		1111			5424 Device Address			
			0		Must be zero			
		l		000	0 Punch CB		0	Hopper 1 or 2
			ļ	ļ	1 Punchstrobe		1	Hopper cell covered
				1	2 Punch magnet on		2	Gear count 1, 3, 5, 7, 9, 11
				ŀ	3 Ind 1 byte 2 bit 3		3	Read cell one exposed
				l	(spare)			
				1	4 Print time		4	Read cell 18 exposed
				l	5 Print fire CB		5	Allow read
					6 Print magnet 1 (A 9(A2)	.1)	6	Hopper CB
					7 Ind 1 byte 2 bit 7 (spare)		7	Ind 1 byte 1 bit 7 (spare)
				001	0 Corner kick magn	et	0	Punch registration roll 1 or 2
			İ		1 Print stepper clut-		1	Prepunch cell covered
			1	l	magnet			
					2 Post-print cell covered		2	Punch gate magnet
				l	3 Print inject CB		3	Punch eject roll magnet
			1		4 Print kick CB		4	Punch stepper roll magnet
			İ		5 Print stepped CB		5	Corner cell covered
					 Print allow, punct execute 	1	6	Punch stepper CB
					7 Ind 2 byte 2 bit 7 (spare)		7	Ind 2 byte 1 bit 7 (spare)
				011	O Print buffer 1 bus	y	0	Read check
					1 Print buffer 2 bus	y	1	Punch check
					2 Card in wait 1		2	Punch invalid
					3 Card in wait 2		3	Print data check
			ì		4 Overrun (5415 on	ily)	4	Print clutch check
	-				5 Hopper cycle not complete		5	Hopper check
					6 Card in transport counter bit 2		6	Feed check
					7 Card in transcriti	hit 1	7	No-op
	ļ			100				egister MPTAR
	į			101				gister MRDAR
				110				register MPCAR
5496		1111	М		Data Recorder Device A			2
129	-		0		M-bit is not used, it shou			
				010	0		0	Off line
	- 1		1		1		1	Transport jam
			1 1		2		2	Stacker full, hopper empty,
								or hopper jam
					3 Contents of DR		3	Not used
	Ì				4 Attachment Multi		4	Incorrect card code
	1			1	5 Function register		5	Compare error on read or
								punch I/O cycles or failure
				- 1				to take read cycle steals
					6		6	129 not attached
	-				7		7	Katakana not installed
	- 1		ı 1	000	DRAR-HI		DRA	R-LO

LOAD 1/0

The following instruction formats are in Q code sequence

Op Code		Q	Code	,	Operand 1 Address
)A	м	N	
0 7	8	11	12	13 15	16 23 24 31
31 -					Direct addressing, operand = 2-byte address
71			I		XR1 addressing, operand - 1-byte displacement
81	T		Г		XB2 addressing, operand = 1-byte displacement
	L				EB-2 EB-1
5415	0	000			CPU device address
			1		Interval timer
	1			000	Time: low byte Reserved
	1_		ļ	001	Timer high byte Timer med byte
Model	0	001		L	Moder 6 console keyboard printer
4/6	1		0		M bit unused, can be either 0 or 1
Key	1			0××	High-order bit unused, can be 0 or 1
board	1		1	000	Turn off command indicators
Printer			i	001	Turn on command indicators
	L		1	01×	Set field indicators frow-order bit unused)
5471	0	001	<u> </u>	Ļ	5471 device address
Printer			1	L	M bit must be 1 to select printer
Key			1	000	Load character to be printed
board	ļ.,		1		All other N codes are invalid
5475	0	001	-		5475 device address
			0		M bit must be 0 to select keyboard
			1	000	Set sticklight indicators
	L		1	L	All other N codes are invalid
3277	0	001	<u> </u>	ļ	Attachment Address
			0	000	HDB register address (32 reg)
			1	001	HDB register address
			1	010	HDB register address
			1	011	HDB register address
			1	100	HDB register address
				101	HDB register address
			1	110	HDB register address
	1			111	HDB register address
			1	000	Control storage
				001	Op decode register
	1		1	011	CRT data address register
BSCC	10	010	0	-	Device address BSCC
				001	IMPL stop address register
	1			010	Select line 1 (operand 1 address not used)
	1			011	Select line 2 (operand 1 address not used)
				100	Current address or IMPL start address
	1			101	Diagnostic

Op Code		o	Code	,	Operand 1 Address
	C	A	м	N	
0 7	8	11	12	13 15	16 23 24 31
MLTA	0	010			Device address MLTA (2)
			0		Individual line instruction
				000	Load LRC and diagnostic buffers
				001	Load current length count and time-out buffers
			1	010	Load transition address buffer
			1	011	Load line status buffer
	1			100	Load flag and receive length count buffer
			1	101	Load control and branch buffers
			1	110	Load current address buffer Load cycle steal and line interface buffers
	1		<u> </u>	111	
			⊢-	000	General adapter instruction Load control storage
				000	Load control storage Load op decode register
	1			010	Load op decode register Load select
				011	Load storage address buffer
				1××	Invalid N field
				'^^	Data byte at operand address
					Data at operand Data at operand
	ŀ				- 1 address (EB2) 1 address (EB1)
			l i		Bit position 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7
					A logical 1 in the appropriate bit position selects
					the indicated line
	1				Line number Unused 8 7 6 5 4 3 2 1
SIOC	00	011			Device address for serial I/O channel
			0		M bit must be zero
				001	I/O function register
				010	Length count register
				100	Data address register
				101	Data transfer register
	L.				All other N codes are invalid
2501	00	11	Ш		2501 Device Address
			1		Must be 1
				000	Load length count register
	L.			100	Load 2501 data address register
3741	01	00	_	\vdash	Device address 3741 (4)
			0		Must be zero
				001	I/O function register
				010	Length count register (Load 255 bytes minus the number of
	ĺ			100	bytes to be transferred – use hex)
				100	Data address register
				101	Data transfer register

Load I/O (Continued)

O p Code		Q Co	de	Operand 1 Addr	ess				
	DA	¬м	N						
0 7	8 1	1 12	2 13 1	5 16		23 24	4		31
DA/	0100	+	+						
LDA	0100	+1	+	+			~~~		
Attach	1	-	000	Msg buff adr reg	0	n M	lea bu	iff adrireg	01
Con-			00					prog depend	03
troi	1		1 4	I I I		ĩ "		1	ï
1101	1		1 1			ļ.		1	1
			110	.	0	. м	hero	prog depend	OD:
	1		111				vcle		OF.
								achment is disa	bled
			000					prog depend	11
	1		00		1			1	13
			1 1					ļ.	1
	1	-	1 1	1 1	,	ŀ		1	ŧ
		1	1 110	1 1	1	C M	ticro	prog depend	10
			111	Micro prog depe	end 1	E M	IIAR	-LO	1 F
	1			The above are	e loaded v	vhen at	tach	ment is enabled	i
	l	- 1	00		2	0			21
		-	00						1
		-	1						1
					1	†			+
		1	11)	2	E			2F
		ı	11			·			
		1	00		3	0			31
		-	00						1
		j							i
	1	- 1	1		1	,			₹.
			11		3	Ε			3F
	1	ı	11						
		-	- 1					ously with but attach enables	
		- 1	1						See DA/LDA
			İ					de = 1000 1 xx	
	010	, -	00					ol store	odd
	010							code reg	- 000
	010	-	100	Sp decode reg			-,- 00		
1442	010	.		1442 device add	dress				
Card	1		5	Must be 0					
1/0	1	1	00		egister				
			10						
	i			All other N cod		aird			
3410/	011	0	0	Tape unit "0"					
3411	011	0	1	Tape unit "1"					
	011	1 .	0	Tape unit "2"					
	011	1	1	Tape unit "3"					
			00		(in 3411)				
	1	1	10						
			11	0 Not used	Bit 3	Bit 4		(other bits - u	
		-			0			Disable all Of	
	1			Mod. 8, 12	1	(Enable all OF	
	1	-		& 15 only	0	1			ed TU-OP end
	1	- 1		1	1	1	1 [Reset subsyst	em OP end

Op Code	T	a	Code		Operand 1 Address
		DA	м	N	
0 7	8	- 11	12	13 15	16 23 24 31
BSCA,	Τ	1000			Device Address BSCA
LCA,	Г		0		BSCA 1
ICA			1		BSCA 2
				001	Stop address register
				010	Transition address register
	1			100	Current address register
	1			110	Current address register (not subject to busy)
DA/	1	1000	<u> </u>	_	
LDA			1		Micro prog depend 20 Micro prog depend 21
Term.			1	000	Micro prog depend 20 Micro prog depend 21 22 23
Control	Т			001	22 23 25
				010	SIO IB 26 SIO IQ 27
	1			100	28 29
	1			100	26 2A 28
	1		}	110	2C 2D
				111	Micro prog depend 2E Micro prog depend 2F
					The above are loaded when attach is disabled
				000	Micro prog depend 30 Micro prog depend 31
			•	001	Stop adr. reg - hi 32 Stop adr reg - lo 33
				010	Tx adr reg - hi 34 Tx adr reg - lo 35
				011	BSCA status - hi 36 BSCA status - lo 37
				100	Cur adr reg - hi 38 Cur adr reg - lo 39
	ì		l	101	Micro prog depend 3A Micro prog depend 3B
	+		├	110	3C 3D
	1		ı	111	Link adr - hi 3E Link adr - lo 3F
	1				The above are loaded when attach is enabled
2265	+	1001	0	000	Set keyboard/display screen address register
Dis-	Т		1	1	M and N bits must be zero
play	1			1	
Sta-	1				
tion					
5444/	L	1010			Drive 1 (top drawer)
5447	L	1011			Drive 2 (bottom drawer)
	1		0		M bit unused, should be zero
				011	Diagnostic use
				100	Read/write address register
5.446	+	***	-	110	Control address register
5448	+	1100		-	Drive 1 Drive 2
	H	1101	0	ļ	M bit unused. Should be zero
	\vdash		+ "	011	Diagnostic use
	\vdash		+-	100	Read/write address register DFDR
	H		┼	110	Control address register DFCR
5445	+	1100	+	110	5445 Device Address
3443	H	. 100	10		5445 disk drive 1 Device Address
	1		1	 	5445 disk drive 2 Device Address
	\vdash	1101	6	-	5445 disk drive 3 Device Address
			1	\vdash	5445 disk drive 4 Device Address
			١.	100	DDDR
			1	101	Diagnostic LIO · 1
	- 1		1		
	-		1	110	DDCR

Op Code	C	Code	e	Operano	d 1 Address			
	DA	м	N					
0 7	8 11	12	13 15	16		23	24	31
3340/	1100	0		3340 di	sk drive 1 de	vice addre	ess	
3344	1100	1		3340/3	344 disk drivi	e 2 device	address	
	1101	0		3340/3	344 disk driv	e 3 device	arkdress	
	1101	1		3340 di	sk drive 4 de	vice addre	255	
			100	DDDR				
			101	Diagnos	tic LIO 1			
			110	DDCR				
	1		111	Diagnos	tic LIO 2			
5213/	E	1		Device	Address seria	printer		
2222		0		Selects	printer			
		1		Selects	LCD			
	i		000	Invalid				
		1	001	LLAR				
	}		010	Control	LIO			
	l	1	011	Invalid				
			100	PDAR				
	1	1	101	Invalid				
		1	110	PCAR				
		1	111	Invalid				
1403	1110	T		1403 D	evice address			
		0	000	Forms	length		Unused	
	ì		100	LPIAR	high		LPIAR low	
	l	L	110	LPDAF	i high		LPDAR low	
	1	1	000	RAR			Unused	
			010	IAR			Unused	
	ĺ	i	100	Buffer			DAR	
	L	1	110	SCR			Unused	
5203	1110				device addre			
Printer		0			nused, should	d be zero		
			000		orms length			
	į	1	100		inter image a		pister	
	l	i	110		ldress register			
					er N codes ar			
5424	1111	_		5424 D	evice address			
	1	0					Normal mode	
	1	1	1				Diagnostic mode	MOTAN
	1		100				MFCU print address	
			101				MFCU read address r	
			110				MFCU punch addres	
	1	1	111	500		1. 0	LIO interrupt contro	(5415 only)
		1	1	EB2		used to C ¹ 4567	TRL interrupts)	
	1	1	1	not	0123		EB1	
			1	used		1	Enable interrupt	
			1			0	Disable interrupt	
			1		1		Reset Op end int	
	1		1	1	1		Reset Prt buffer 1 in Reset Prt buffer 2 in	
£40¢	F	+	+	0.4	corder device	s addso	neset Prt Dutter Zin	
5496	-	+-						
129		0	000		s not used. It	snould b	e Zeio	
	1	1	000	DRAR				

Op Code			Q	Cod	,	Operand 1 Address		
		C	A	м	N			
0	7	8	11	12	13 15	16 23	24	31
2560		1	111			2560 device address		
				0		Normal mode		
				1		Diagnostic mode		
				0	000	Unused	Read length	
				0	001	*Micro MTAP or read evaluat	ion	
				1	001	*Micro RAP mode		
				0	010	Punch length	Unused	
				0	011	**Print length	Print head select	
				0	100	Load print address reg		
		1		0	101	Load read address reg		
				0	110	Load punch address reg		

*LIO '001' EB1 format 0 1 2 3 4 5 6 7

		Re	gist	er i	Ado	lr		
0	1	00	_	-	- 3F			Diag RAP mode
1	0	Х	X	Х	Х	Х	Х	Diag MTAP mode
-	1	V	~	V	~	~	v	D

In diag RAP mode, EB1 will load the address of the register and EB2 will load the data. The microprogram will then load the data from EB2 into the register addressed by EB1.

If the 'M'-bit is on, the 2560 box will be electrically disconnected from the attachment.

**Print Head Select Format

0	1	2	3	4	5	6	7	
х	Х				Г		1	Hd 1
х	Х			Г		1		Hd 2
X	X				1			Hd 3
х	х			1				Hd 4
х	х		1	_				Hd 5
х	х	1						Hd 6

The read, punch, print length plus print hid select must be loaded prior to issueing respective read, punch, or print SIOs. Any length count of zero will result in a no-op of that respective command; ie, if read length is zero, any SIO that involves reading will be nooped. The length counts only have to be loaded once.

TEST I/O AND BRANCH (TIO) INSTRUCTION

In Q-byte sequence

Op Code		Q	Code	,	Branch	to Add	ess
	D	A	м	N			
0 7	8	11	12	13 15	16	23	24 31
C1							2 byte direct address
D1							1 byte indexed by XR1
E1							1 byte indexed by XR2
5415	00	00		-			
			1	001			Not-ready-to-ready
				001			Interrupt pending
5408	00	00	-	-			Device address DPF (0)
5410	-		0		1		Must be zero
5412				0××			Program level 1
DPF				1××			Program level 2
				×00			Cancel program level Tests setting of DPF switch
				×01			Load program level
							from MFCU/AUX 2
			1	×10			Load from console I/O
				×11			Load prog from
			L				ALT/AUX 1
				l	xxxx :	××××	Branch to address if condition is met
Model	00						Op codes D1 and E1 are indexed. Device address keyboard
Model Key-	00	-	To	ct I/O is	invalid a	and recu	
board/					ov te proc		
5471/				and Q-L	y to proc		
5475							
3277	oc	101					Attachment Address
3284			0				No - Op
	ĺ		1	000			Attachment not ready
				001			Pending interrupt line 0 or 1
				010			HDB/External Pty Chk Control Storage Pty Check
				100			Storage Address pty chk
	1			101	+		Attachment check
	1			110	 		Storage write data pty chk
				111			Attachment busy
BSCC	00	10	0				Device address BSCC
	Γ			000			Not rdy/unit check
	l			001			Op end interrupt
				010			System/3 - to - micro buffer full
				100			Interrupt pending Micro - to - System/3 buffer full
MLTA	00	010	-	101			Device address MLTA (2)
WEIA	-	,,,,	0	_	 		Individual line instruction
			۲	×00	†		Line unit check
				x01			Op-end interrupt pending
				×10			Line busy
				x11	L		PCI interrupt pending
			1	1			General adapter instruction
			1	000			Adapter not ready
				001	1		Line op-end interrupt pending
				010	1		Any line busy Line PCI pending
			1		1		
			1				
				100			Any line unit check
				101			Adapter check

Op Code	a	Code	,	Branc	h to Add	ress
	DA	м	N			T]
0 7	8 11	12	13 15	16	23	24 31
SIOC	0011					Device address \$10C
		0				M bit not used
			000			SIOC not ready
	}	1	010			SIOC busy
				xxxx	xxxx	Branch to address if condition met.
2501	0011	_				2501 Device address
	1	1				Must be 1
			000			2501 not ready or error
	ľ	l	001	-		2501 interrupt pending (Mod 15 only)
	0100	0	010			2501 busy
3741	0100	10	000			Attachment not ready/check
			010			Attachment not ready/check Attachment busy
1442	0101	├-	010	 		Device address 1442 (5)
1442	0101	0	 	 		Must be zero
	1	۳	000			Test for 1442 not ready
	l	1	010	 		Test for 1442 busy
	1		1 010	1		Note: All other N codes invalid
				xxxx	xxxx	Branch to address if condition is met.
	ĺ	l	í	^^^^		D1 and E1 are indexed.
DA/	0101	_				
LDA		1				
Attach			000			Attachment not ready
Con-	1	1	010			High density buffer/external check (diagnostic)
trol	1	l				also sets attachment check
		l	011			Control storage check (diagnostic); also sets
	l	l		L		attachment check
	1	1	100	1		Storage address check (diagnostic); also sets
	l	1	L	<u> </u>		attachment check
	ĺ	1	101			Attachment check (diagnostic)
	l	Į.	110			Storage write check (diagnostic); also sets
		\vdash		<u> </u>		attachment check
1442	0101	1_				1442 Device address
	1	0	000	<u> </u>		Must be zero
		1	000	-		1442 not ready or error
		1	101			1442 busy 1442 interrupt pending (Mod 15 & 12 only)
2410	0110	0	101	-		Tape unit "0"
3410 3411	0110	1		\vdash		Tape unit '0'
3411	0111	0		-		Tape unit 1
	0111	1		 		Tape unit "3"
	3111	+-	000	 		Not ready/unit chec
	1	l	000	 		(5415 only) Op-end interrupt
	1	1	1			pending
	1	l	010			Busy
BSCA	1000		1			Device address BSCA
LCA	1.000	0				BSCA 1
ICA	l	1				BSCA 2
	1	Ė	000			Not ready/unit check
	j		001			Op end interrupt
	İ	1	010			Busy
	l	l	011			ITB interrupt
	l	l	100			Interrupt pending (Diag)
	ı	ı	110			New data (Diag)

Op Code		a	Code	•	Brand	h to Add	ress
	C	А	м	N			
0 7	8	11	12	13 15	16	23	24 31
DA/	10	000					
LDA			1				
Term				000			Not ready/unit check
Con-				001			Op end interrupt
trot			ı	010			Busy ITB interrupt
			l	100			Interrupt pending
2265	10	001	-	100			Device address display screen
	1		0				M bit is not used; it should be zero
				x1x			Display screen busy
	-			×0×			Display screen check (D-register parity error or
							display screen not ready)
	_				xxxx	xxxx	Branch to address if condition met
5444/		010	L				Drive 1
5447	10	011	Ļ.,				Drive 2
			0				Removable disk
			1	000			Fixed disk Not ready or error ¹
				010			Busy data transfer in process
				100			Scan found
	1			100	XXXX	xxxx	Branch to address if condition is met
5448	111	00					Drive 1
Disk		101					Drive 2
			0				Upper disk
	1		1				Lower disk
				000			Not ready or error
	1			010			Busy data transfer in process
				100			Scan found
5445	٠.	00	0		xxxx	xxxx	Branch to address if condition is met
5445	1"	100	1				5445 disk drive 1 device address
	-	01	0				5445 disk drive 2 device address 5445 disk drive 3 device address
	1 ''	01	1				5445 disk drive 4 device address
				000			Not ready/unit check
	1			001			Seek busy
	1			010			Attachment busy
	1			011			Scan hit
				100			Int pend - 15 only
3340		00	0				3340 drive 1
3344		00	1				3340 drive 2
		01	0				3340 drive 3
	11	01	1				3340 drive 4
				000			Not ready/unit check
				010			Seek busy
				010	-		Attachment busy Scan hit
				100			Interrupt pending
1403	111	10	-	.00			1403 device address
	1	Ť					Condition tested
				000			Not ready/no op
				010			Print huffer busy
			0	011			Interrupt pending 5415
				100			Carriage busy
				110			Printer busy
	1		1	001			Diagnostic mode off

Op Code		a	Code		Branch	to Addr	ess
)	Ī	DA	м	N			
0 7	8	11	12	13 15	16	23	24 31
5203	T	1110					Device address printer (E)
Prin-	Г		0				Left carriage
ter	1		1				Right carriage
				000			Not ready
	1			001			Invalid
			1	010			Print buffer busy
)	1			011			Invalid
,				100			Carriage busy
			1	101			Invalid
				110			Printer busy
	1		ĺ	111			Invalid
	1				xxxx	xxxx	Branch to address if condition met.
	1						Op codes D1 and E1 are indexed.
5213/	I	1110	1				Device address serial printer
2222			0				Selects printer
Prin-				000			Unit check
ter	1		1	001			End of forms
,	1			010			Busy
	١		1	011			Busy or end of forms
	J		1	100			Element at left margin
	1		1	101			End of forms or element at left margin
	1			110			Element at left margin or busy
	1		_	111			End of forms, on at left margin or busy
			1				Selects LCD
	1			000			Unit check
	П			001			Last printable line
	1		1	010			LCD busy
	1			011			LSR busy
	l		1	10x			Read ID busy
				11x			Card not aligned
	1		1		xxxx	XXXX	Branch to address if condition met
5496	I	1111	4	<u> </u>	-		129 device address
129	ſ		0		-		Unused, must be zero
	1		1	×0×			I/O check or not ready
			ļ	x1x	_		Busy
5424	Π	1111	1		1		Device address MFCU (F)
MFCU	-[0	-			Primary
	1		1		+		Secondary
Į.	- (1	000	+		Feed not ready or error
1	- 1		1	001	-		Read feed busy (condition 1)
	- [010			Punch data busy (condition 2)
	- [011	+		Condition 1 or 2
				100			Print data busy (condition 4)
	l			101	+		Condition 1 or 4
T	-		1	110	+		
	1			111	+		Condition 1, 2, or 4 Branch to address if condition met.
1	ł			1	xxxx	xxxx	Op codes D1 and E1 are indexed.
1	- 1		ı	1	1		Op codes Di and E i are indexed.

Op Code			a	Code	,	Branc	h to Add	ress
		C	A	м	N			
0	7	8	11	12	13 15	16	23	24 31
2560		1	111		1			2560 device address
1		Г		0				Primary feed
				1				Secondary feed
					000			Feed not rdy/error
l				0	001			Read busy
				0	010			Punch busy
		ì		0	100			Print busy
		1		0	011			Any busy
				0	110	1		Punch or print busy
				0	010	1		Interrupts enabled
				0	111			Interrupts pending

START I/O

In Q code sequence

٠r		_				Contro		
۱	Op Code		,	Cod			R-byte)	
,	Code	١		7	,	Code	H-Dyle)	
í			DA	м	N			
ļ								
1	0	7	8 11	12	13 15	16	23	
ŀ	F3	_		†		0123	4567	Start I/O operation
ł	5415	_	0000	-		-		CPU device address
١				1	000	Timer	and not-	eady-to ready
١						Bits -	567	
N						0000	0x x 1	Reset interrupt request
Į				1		0000		Disable interrupt
1		ı				0000		Enable interrupt
ł				1		0000		Stop timer
ŀ		_		+-	000	0000	01×x	Start timer Device address - DPF - M and N must be zero
ı	5408 5410		0000	0	000	0000	0	Not used
ı	5410				1	0000	1	Enable dual programming mode
1	5412						o	Disable dual programming mode
J					1		1	Enable interrupt level 0 (system control panel
				1	İ			interrupt) key
ı							0	Disable interrupt level 0
4						1	1	Reset interrupt request 0. All other N codes
1				L				invalid
ſ	3277		0001					Attachment address
ı	3284			0	1			Non-immediate (eventual Op end interrupt)
1					000			Line address = 0 = 3277
ı					001	000		Line address = 1 = 3284 Control only
ı				1		000		Read (with control)
ı					1	100		Write (with control)
ı				1	i	110		Erase unprotected (with control)
ı					ł		00000	No control (unlock keyboard)
							1	Use buffer address reg and count reg
					1		00	Reserved for expansion (must be 00)
					İ	1	0	3277 unlock keyboard
				1			1	3277 lock keyboard
}					1		00	3284 prtr format = NL and EM control
				1	1		01	3284 prtr format = 40 character print line
				1			10	3284 prtr format = 64 character print line 3284 prtr format = 80 character print line
				1	000	 	11	Immediate (no Op end interrupt)
				Η'	000	10x	000xx	Disable attachment
						11x	000xx	Enable attachment
			1	1		1x0	000xx	Disable Microcontroller
				1	i	1x1	000xx	Enable Microcontroller
١	l			1		xxx	000×0	Disable interrupt
	1					xxx	000x1	Enable interrupt
į	L					xxx	0001x	Reset interrupt request
	Mod		0001					Device address keyboard
	4/6			0	1			M bit is not used; it should be zero
	Con-				000		0000	N field is not used; it should be zero
	sole						0000	CE diagnostic (set interrupt request)
	Key-		1	1			1000	Reset parity check Drop bail (lock keyboard)
	board		1				0100	Pick up bail (unlock keyboard)
							0010	Enable interrupt
Š	Į			1	1		0000	Disable interrupt
	7			1	I		0001	Turn off current interrupt request
2		_	1			1		<u> </u>

START I/O (Continued)

Op Code			Q	Code		Contr	ol (R-byte)	
		D	A	м	Ŋ			
0	7	8	11	12	13 15	16	23	
5471	1	00	0.1					Device address - printer keyboard (1)
Prin-				0				Select keytioard
ter				-	000			Must be zero all other N codes invarid
Key-						00××	0×××	Zero indicates unused position. Must be a
board						1		Turn on request pending indicator
DOM: O				1		0		Turn off request pending indicator
						1		Furn on proceed indicator
						0		Turn off proceed indicator
				ì)	1	Enable request key interrupts
							0	Disable request key interrupts
				ĺ			1	Enable data key interrupts
						İ	0	Disable data key interrupts
				1		1	1	Reset request or data key interrupts
				1		t		Select printer
		ĺ		_	000			Must be zero. All other N codes invalid
						1		Start print
		ļ			Į.	0		Do not print
					1	1		Start carrier return (and index)
				1	ì	0		Do not carrier return
					1	1		Force a printer feedback switch response
		-			1	1		Force a printer log function switch respon
				1	1	1	0	Not used. Must be zero
				1	1	1	1	Enable printer interrupt
					1		0	Disable pointer interrupt
					1		1	Degate printer magnets
				1	1	1	1	Reset printer interrupt
5475	-	00	001	0	000			Device address keyboard. M and N must b
Kev-		-		†	1	1		Program numeric shift
board		1		1		1		Program tower shift
		1		1		1		Turn error indicator on
						0		Bit 3 reserved
				1			1	Restore key
					1		1	Unlock keyboard
				1		1	0	Disable interrupt
		İ		İ	1	i	1	Enable interrupt
		1		1	1	i	1	Turn off interrupt request

START I/O (Continued)

Op Code		a	Code		Control Code (R-byte)		_
١ ١	•	DA	м	N			
0 7	8	11	12	13 15	16	23	
MLTA	C	010					Device address MLTA (2)
	Г		0				Individual line instruction
				000			Control
				001			Receive
				010			Transmit and receive
				011			Receive initial
				100			Spare
ì				101			Reset
,				110			Loop test
				111			Auto poli
					1×××	×	If a 1, bits 1, 2, 3, and 4 of control code are
	1)			effective
					0x×x	×	If a 0, bits 1, 2, 3, and 4 of control code are
							disregarded
					1		Enable data adapter
					0		Disable data adapter
					1		Enable test mode
1					0		Disable test mode
,				l	1		Select switched line facility
				ĺ	0		Select nonswitched line facility
			1		1	1	Select 600 bps line speed
						0	Select 134.5 bps line speed Start interval time-out
			ļ	1		1	Cancel interval time-out
					i	1	Reset PCI interrupt
						0	1
							No action Reset op end interrupt request
			1		1	0	No action
			-				General adapter instruction
			├-	000			Control
							Invalid N field
	1		ì	×××	1xxx		If a 1, bits 1, 2, 3, and 4 of control code are
					IXXX	^	effective
				1	0×××		If a 0, bits 1, 2, 3, and 4 of control
					UAAA	-	code are disregarded
				1	0		Disable MLTA
	Ì			1	1		Enable MLTA
					0		Disable microcontroller
			ĺ	l	1		Enable microcontroller
			1		۰ ا		Disable wrap mode
				l	1		Enable wrap mode
			1			0	Spare
	ļ		l	1	1	1	Spare
				I	1	o	Spare
				1	!	1	Spare
_	ļ			1	ĺ	0	Disable PCI interrupt capability
	1		1	1	1	1	Enable PCI interrupt capability
					1	0	Disable op end interrupt capability
				ł		1	Enable op end interrupt capability

START I/O (Continued)

Op Code	c	Code	,	Contro Code	oi (R-byte)	
	DA	м	N			
0 7	8 11	12	13 15	16	23	
BSCC	0010					
		0				
			000	Contr	ol	
	1		1	Bits	4503	Function Specified
	1		1	0123	4567	Function Specified
	l		1		0001	Enables interrupt request
	i	1			0010	Load micro-to-System/3 buffer
					0100	Not used
			İ		1000	Set IMPL
	i				0000	Enable single cycle
		1			0000	Set micro reset
	1	1	ĺ		0000	Enable attachment Disable interrupt request
	1				0001	
	1	1	1		0010	Reset interrupt pending Not used
		1			1000	Micro start clock pulse
			l		0000	Disable single cycle
		1			0000	Beset micro reset
					0000	Disable attachment
	1		001	1100	0000	Receive only
		1	010			Transmit and receive
	1		011	 		Receive initial
			101	 		Microcontroller control
	1			Bits		
				0123	4567	Function specified
	1		1	0000	0001	Start 2 second timer
	1	1		0000	0010	Not used
	1			0000	0100	Not used
				0000	1000	Start CE trace
		1	1	0001	0000	Not used
		ı		0010	0000	Not used
				0100	0000	Set test mode on
	İ			1000	0001	Cancel 2 second timer
	1				0010	Disable line selected
			1	1000	0100	Stop CE trace
	1				1000	Not used
	1	i	1	1001	0000	Not used
		1	}		0000	Stop polling
	i	1	L_	1100	0000	Set test mode off
	ĺ	\perp	110			CE diagnostic (used to dump CE trace)

_								
١	Op					Contro	ol (R-byte)	
ı	Code			2 Cod	•	Code	H-byte)	,
l			DA	M	N			
ĺ			-	[1			
ì	0	7	8 11	12	13 15	16	23	
I	SIOC		0011					Device address SIOC (3)
ĺ		-		0				Not used. A zero is preferred
ı					000	0000		Reset interrupt request These control
1					000	0000		Enable interrupt ability codes may also be
İ				1	000	0000		Reset interrupt ability used with N codes
					000	0000		Remove SIOC from busy state 001 or 010 below
İ					000		0000	Set interrupt request Read I/O device
١					001		0000	Write I/O device
Ì				Ī	011	0000	0000	I/O control 1
۱				ì	-011	 		I/O select 8
İ					1	١,		1/O select 7
1				1	1	, i		I/O select 6
Į					1	,		I/O select 5
ĺ				1	1	<u> </u>	1	I/O select 4
١							1	I/O select 3
1			1	1	1		1	I/O select 2
1				1	i		1_	I/O select 1
ı				1	100			I/O control 2
į				1		1		I/O select 14
ı				1		1		I/O select 13
1				1		1		I/O select 12
				Į.	1	1	1	I/O select 11 I/O select 10
ı			1	l	1	1	1,	I/O select 10
					i	1	٠,	I/O unit 2 select All other N codes
				1	1		'1	I/O unit 1 select invalid
	2501		0011	+-	 			2501 Device address
	2501			1	 			Must be 1
ı					000			SIO interrupt control
					001	1		Read translate
			1	1	011	1		Read card image
							4567	
				1			0×××	Disable interrupts
				1	1		1×××	Enable interrupts
			1		1		0×××	Reset/disable interrupts
	3741		0100	-	+	xx1x	1xxx	Reset/enable interrupts
	3/41		0100	1 0	000	0000	0001	Reset interrupt
ĺ				1	300		0010	Enable interrupt
				1	1		0100	Disable interrupt
			1		1		1000	Remove from busy state
			1	-	1		0000	Set interrupt request
			1		001		0000	Read from 3741
			1	1	010	0000	0000	Write to 3741
ı				i	011	0001	0100	Wrong mode sense response
i			1	1	1		1000	Normal response
			1	1			0000	End of job-in response
				ı	1		0000	Record length error response
ļ							0000	Parity error response
ı			[1	1	0011	0000	End of data set-in response

Op	T			Contre	ol	
Code	a	Code	,		R-byte)	
		١	T			
	DA	м	N			
0 7	8 11	12	13 15	16	23	
DA/	0101					
LDA		1				
Attach	l		000			
Con-				xxxx		Reset diagnostic control
trol			1	xxxx		Set diagnostic control
				10××		Disable attachment
		l		11×× 1×0×		Disable microcontroller
	1			1		Enable microcontroller
1442	0101			1×1×	XXXX	1442 Device address
1442	0101	0				Must be 0
	1	-	000			Feed
	1		001			Read translate
	1		010			Punch and feed
			011			Read card image
			100			Punch and no feed
	1	i	101			SIO interrupt control (Model 15 only)
				0123	4567	
	1			xxxx	×000	Select stacker 1
	1	1		xxxx	x001	Select stacker 2
	l		l		0xxx	Disable interrupts
		1	ļ	xxx0	1xxx	Enable interrupts
			1	xxx1	0×××	Reset/disable interrupts
	ļ		į	xxx1	1xxx	Reset/enable interrupts
3410	0110	0				Tape unit "0"
3411	0110	1				Tape unit "1"
	0111	0				Tape unit "2"
	0111	1	<u> </u>			Tape unit "3"
	1	1	000		0011	Mode set (9 track PE)
		1		1100		Mode set (9 track NRZI)
	İ		l		0111	Rewind
	ŀ	1	İ		1111	Rewind unload
			i		0111	Erase gap Write tape mark
		1	!			Backspace block
	1				0111	Backspace file
		1			0111	Forward space block
	1				1111	Forward space file
					0111	Data security erase
			001	1001	0111	Read forward
			010	 		Write
			011	+		Read backward
			100	0000	0001	Diagnostic write
					0011	Loop write to read
					0111	Load byte
					1000	Write skew check
			1		1001	Read forward skew check
	1	1	1		1101	Read backward skew check
	1	1	101		0010	Crosstalk check
	1	1		0000	0100	FWD diagnostic measure
	1					
				0000	0110	IBG timing test
					0110 1100	BKWD diagnostic measure
			110			

Op Code		a	Code		Control Code (R-byte)		
,		DA	м	N			
10	7	8 11	12	13 15	16	23	
BSCA	+	1000					Device address BSCA (8)
LCA	ł	1000	0				BSCA 1
ICA	- 1		1				BSCA 2
100			Ė	000			Control
	- 1		1	001			Receive
			1	010			Transmit and receive
				011			Receive initial
				100			Auto call
7				101			Invalid
				110			Loop test
1				111			Invalid
1	ļ				1xxx x		If a 1, bits 1, 2, 3, and 4 of control code are
				l			effective
	- 1		1		0xxx x		If a 0, bits 1, 2, 3, and 4 of control
-							are disregarded
	-		ĺ		1		Enable BSCA
			1	1	0		Disable BSCA
			1		1		Enable test mode
1					0		Disable test mode
					1		Enable step mode
					0		Disable step mode
					*		Spare (no effect)
						1	Start 2-second time-out
					·	0	Cancel 2-second time-out
						1	Enable interrupt
			1	1		0	Disable interrupt Reset interrupt request
			1	1	1	0	No action
			1	i			Nate: The control code is effective with every
			1				N-code function except that the start 2-second
				l			time-out must be used only with the control
				1			function (N = 000)
DA/	_	1000	1	000	0		Disregard bits 1, 2 and 3
LDA		1000	+÷	1	1		Activate bits 1, 2 and 3
Term			1		0		Disable BSCA
Con-		1	1	1	1		Enable BSCA
trol			1		xx x		No function
						0	Stop 2 second timer
			1		1	1	Start 2 second timer
			1			0	Disable interrupt
			1		1	1	Enable interrupt
			1		1	0	No function
					1	1	Reset interrupt
2265	_	1001					2265 Device address CRT
7			0				M bit is not used; it should be zero
				x1x	T		Display
		ĺ		x0x			Halt
		1	L.		xxxx x	xxx	Data used in halt

Op Code	a	Code	•	Contro Code (l R-byte)	
	DA	м	N			
0 7	8 11	12	13 15	16	23	
5444/	1010					Device address disk drive 1 (A)
5447	1011					Device address disk drive 2 (B)
		0				Upper disk (removable)
		1				Lower disk (fixed)
	1		000	0000	0000	Control - seek
	l	1	001	0000	0000	Read data
		ì	001	0000	0001	Read identifier
		1	001	0000	0010	Read diagnostic
		ĺ	001	0000	0111	Read verify
			010	0000	0000	Write data
		Į	010	0000	0001	Write identifier
			011	0000	0000	Scan equal
	ì		011	0000	0001	Scan low or equal
		1	011	0000	0010	Scan high or equal
5448	1100					Drive 1
	1101					Drive 2
		0				Upper disk
	1	1				Lower disk
	ļ		000	0000	0000	Control seek
		1	001	0000	0000	Read data
	1	1	001	0000	0001	Read identifier
		İ	001	0000	0010	Read diagnostic
	1	ļ	001	0000	0111	Read verify
	1		010	0000	0000	Write data
	1	1	010	0000	0001	Write identifier
			011	0000	0000	Scan equal
	1		011	0000	0001	Scan low or equal
	1		011	0000	0010	Scan high or equal
	+	+-	1	1		Notes: 1. Bits 16-23 are not used by the
	1	1	1	1		attachment.
	1			1		2 All other N codes invalid

Op Code	a	Code	,	Contro Code (l R-byte)	
	DA	м	N			
0 7	8 11	12	13 15	16	23	
5445	1100	0				5445 disk drive 1 device address
		1				5445 disk drive 2 device address
	1101	0				5445 disk drive 3 device address
		1				5445 disk drive 4 device address
						Control
		1	000		0000	Seek
		1			0001	Recalibrate
						Read
			İ		0000	Key-data
	1		į.	i	0001	Home address and record R0
		1	001		0010	Count-key data
	1		1		0011	Verify-key data
			1		0100	Count-key-data diagnostic
					0111	Buffer diagnostic
	1					Write
			ļ		0000	Key-data
	1		010		0001	Home address and record R0
	l		1		0010	Count-key-data
	į .					Scan
	1		ł		1000*	Scan key-data, equal
			011		1001*	Scan key-data, low or equal
	1		1		1010*	Scan key-data, high or equal
			-			Interrupt (Mod 15 only)
			İ	1000		Enable interrupt
			1	0100		Reset seek 1 interrupt
	1	1	1	0010		Reset seek 2 interrupt
			100	0001		Reset seek 3 interrupt
			1		1000	Reset seek 4 interrupt
					0100	Reset op end interrupt
					0010	Reset enable interrupt
		i	1			Note: An unassigned R byte specification
		i i	i			causes the attachment to hang-up in the
		1	1	ļ		busy state

Op Code	Q Code				Control Code (R	byte)	
	-	DA	м	N			
	١,	, A	141	.,			
7	8	11	12	13 15	16	23	
3340	1	100	0				3340/3344 disk drive 1 device address
3344		100	1				3340/3344 disk drive 2 device address
	1	101	0				3340/3344 disk drive 3 device address
	Г		1				3340/3344 disk drive 4 device address
	1			000			Control
	1			i	0	0000	Seek
	1			1	C	1000	Recalibrate
				001			Read
				1		0000	Key data
	1		-	1		0001	HA and R0 count even
			1			010	Count key data
	1		1	Į.		0011	Verify key data
	ĺ			1)100	Count key data diagnostic and
	1			İ		0101	reset buffered log
			1			0111	Diagnostic sense
			1		(1000	R0 key data odd HA and R0 count odd
			1	1		1001	Extended functional sense
	1		1	1		1011	Data module control reset
	1					1101	Write
				010		0000	Key data
			Ì	1		0000	HA and R0 even
	1					0010	Count key data
	1		1	1		0011	Repeat key data
	-					0110	R0 odd
	1			i		1000	Write count compressed data
	1			1		1001	HA and R0 odd
	1		1	011	+	1001	Comment
				1 011		0000	Equal Mod 12
	-		1	1		0010	High or equal only
	1					1100	Read or equal
	1		1	1	1	1101	Read or high or equal
				100	+		Interrupt control
	i			1	1000	1000	Enable interrupt
	1		1	1	0100		Reset seek complete 1
	1		1		0010		Reset seek complete 2
					0001		Reset seek complete 3
	- 1		1	1		1000	Reset seek complete 4
			1			0100	Reset op end
					1	0010	Reset enable interrupt
					1	0001	Program iPL enable
5213	7	1110)				Device address serial printer
2222	1		()			Selects printer
Printe							Selects LCD
	- 1			xx			N field is not used; zeros are preferred
	- 1					0000	Serial print operation
	- 1		1	1	0000	0001	Line print operation


Op Code		α	Code		Contro	ol (R-byte)			
		DA	м	N					
0	7	8 11	12	13 15	16	23			
5203		1110					5203 Device addr		
			0				Left carriage is us		feed carriage)
			1				Right carriage is u	ised	
				000			Space only		
				010			Print followed by	spacing	
				100			Skip only		
			1	110			Print followed by	skip	
					0000	0000	No space)	A number greater than
					0000		One space	5	3 is not permitted and
			1		0000		Double space	(will result in a space
		-			0000		Triple space	,	zero operation.
		Ì			0000	0001	Skip to line 1)	
		Į.			0000	0010	Skip to line 2	1	112 lines are the maxi-
		1						5	mum length of a form
								((8 lines per inch).
			ļ	l	0110	1111	Skip to line 110	1	
					0111	0000	Skip to line 112	<u>, </u>	
1403		1110					1403 Device addr	ess	
			0	000			Space only		
				010			Print followed by	spacing	
		ļ	1	100			Skip only		
				110			Print followed by	skip	
			1	001			Diag inst 1		
				010			Diag inst 2		
		l		ł		0000	No space)	A number greater than
		1		ì	0000		One space	5	3 is not permitted and
						0010	Double space	(will result in a space
						0011	Triple space		zero operation
		1	1	1	0000		Skip to line 1)	
		Į.	l	1		0010	Skip to line 2	ı	112 lines are the maxi-
		1	İ			1711		>	mum length of a form
		1	1	1		1111	1	1	(8 lines per inch)
				1		1111	Skip to line 110)	
		l		L		0000	Skip to line 112	<u>/</u>	
		1		011		0000	Enable interrupt		
		1	1	5415		0000	Disable interrupt		
		1		only		0000	Reset interrupt (t		
					0010	0000	Reset interrupt (c	arriage b	usy)
			<u></u>	l					

Op Code			2 Cod	e	Contr Code	oi (R-byte)		
		DA	м	N]	
0	7	8 11	12	13 15	16	23		
2560		1111		1			2560 Device address	
			0	†			Use primary feed	
			1	1			Use secondary feed	
				000			Feed only	
				001			Read	
			1	010			Punch and feed	
				011			Punch and read	
				100			Print and no feed	
				101			SIO interrupt handler	
			1	110			Print punch-feed	
				111			Print-punch-read	
			1	1		4567	l	
				1		×000	Stacker select default	(1-pri, 5-seci
				1		x001	Stacker select 1	The stacker select code
			1	1		x010 x011	Stacker select 2 Stacker select 3	is applied to the card
						×100	Stacker select 3	:n pre-punch.
			1	1		×100	Stacker select 4)
			1			****	Disable interrupts	
						××××	Enable interrupts	
						xxxx	Reset interrupts	
			1			xxxx	Reset/enable interrup	ts
5496	-	F	+-	+	1183		Data recorder device a	
129		<u> </u>	10		 		M-bit is not used; it sh	
				×01			Read a card	
				×10	1		Punch a card	
			1	×11			Diagnostic data	
			1	×00			Diagnostic cycle steal	
			1	-	xxxx	xxxx	Data used in diagnosti	ic data
5424		1111			1		5424 Device address	
			0				Primary card path is u	ised
			1				Secondary card path i	s used
				000			Feed	
				001			Read	
			1	010			Punch feed	
				011			Punch read	
				100	L		Print feed	
				101			Print read	
			1	110	L		Punch print feed	
				111	<u> </u>		Punch print read	
				1	0		Printbuffer 1 is used	
				1	1		Printbuffer 2 is used	
				1			8 bit IPL read	
			1	1	1		Print 4 lines Reserved	
				1	×			
				1		× 000	Reserved No selection	
				1		100	No selection Select stacker 4	
						100	Select stacker 4	
						110	Select stacker 2	
				1		1111	Select stacker 3	

)				
\				

		 	 	-
		 	 	
<u></u>		 	 	
		 · · · · · ·		
-		 	 	

Notes						
			######################################			D
		,			,	
		····				
				·		•
					na an air na an an an an an an	



S229-8032-1

IBM

International Business Machines Corporation

General Systems Division 4111 Northside Parkway, N.W. P.O. Box 2150 Atlanta, Georgia 30301 (U.S.A. only)

General Business Group/International 44 South Broadway White Plains, New York 10601 U.S.A.

(International)

EDI PRINTER TESTS. (SYS/3)

- 1. PLACE D.P.C. AND EXI IN PRIMARY CARD READER.
- 2. PRESS PROGRAM LOAD.
- 3. SYSTEM LOADS DCF, AND PRINTS SENSE SWITCH DATA.
- 4. SET SWITCHES TO "F 1 0 5."
 PRESS START "4" TIMES.
- 5. LOAD BLANK CARDS IN SECONDARY HOPPER AND READY.
- 6. RESET SWITCHES TO O O OO, PRESS START.
- 7. MF CU PRINTS INSTRUCTIONS ON CARDS
 AND STACKS THEM IN HOPPER "4",
- 8. FOLLOW DIRECTIONS ON CARDS. PRESS START.
- 9. IF PRINTER MALFUCTIONS SEVERLY, THEN SET

 SENSE SWITCH "4" DURING STEA 4. "FIO4."

 also set "5". THIS INHIBITS PRINTING INSTRUCTIONS.