


IBM System/32 **Functions Reference Manual**



IBM System/32
Functions
Reference Manual

Preface

This reference manual is intended for persons interested in the operation and characteristics of the IBM System/32 at the machine code level. Readers should be familiar with data processing techniques and understand stored program control at the machine code level.

Similar reference manuals present mnemonics for all instructions; this manual does not include mnemonics because there is no assembler language for System/32.

Readers familiar with IBM System/3 programming may notice a similarity between many System/32 and System/3 instructions. Some instructions are identical; however, there are distinct differences in some areas. For example: in System/3, all I/O operations are initiated by issuing start I/O instructions; in System/32, some I/O instructions use the familiar hex F3 operation code and other I/O operations are initiated by branching to a location in main storage.

Related Publications

- IBM System/32 System Control Programming Reference Manual, GC21-7593
- IBM System/32 Operator's Guide, GC21-7591
- General Information: Binary Synchronous Communications, GA27-3004

Titles and abstracts of other related publications are listed in the *IBM System/32 Bibliography*, GC20-0032.

Second Edition (May 1975)

This is a major revision of and replaces GA21-9176-0. A chapter has been added to describe the binary synchronous communications adapter (BSCA) functions on System/32, and numerous miscellaneous changes have been made throughout the manual. Additions and changes are denoted by a vertical line at the left of the addition or change.

Changes to the information herein are made periodically; before using this publication in connection with the operation of an IBM System/32, consult the latest IBM System/32 Bibliography, GC20-0032, for the editions that are applicable and current

Request for copies of IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

A form for reader's comments is provided at the back of this publication. If the form is missing, comments may be addressed to IBM Corporation, Publications, Department 245, Rochester, Minnesota 55901.

© Copyright International Business Machines Corporation 1975

Contents

ABBREVIATIONS AND ACRONYMNS	vii Move Inverse (Not Used in U.S.A.)
CHAPTER 1. INTRODUCTION	I-1 Insert and Test Characters
	1-2 Move Logical Immediate
	1-2 Set Bits On Masked
	1-2 Set Bits Off Masked
	Compare Logical Characters
	Compare Logical minieulate
Pinary Formet / Lorisol Detail	1-3 Test Bits On Masked
	-3 Test Bits Off Masked
	-3 Branch On Condition
	-3 Jump On Condition
	INPUT/OUTPUT HANDLING INSTRUCTIONS 3-38
	Load Print Belt Image Register
	-5 Load Character Set Size Register
	Load Printer Data Address Register
	Load Forms Length and Current Line Number 3-39
	-5 Start Printer IOB
Two-Address Instructions	-6 Sense Forms Length and Current Line Number 3-41
	Sense Printer Status
CHAPTER 2. PROCESSOR AND OPERATOR	Start Keyboard/Display Screen IOB
	2-1 Disable Keyboard
	2-1 Disable Keyboard, Start IOB, and Call Operator 3-43
	Load Keyboard/Display Screen IOB Address 3-43
	Load Keyboard/Display Screen Interrupt Handler
	²⁻¹ Address
	²⁻¹ Sense Address/Data Switches
	2-1 Load Diskette Control Field Address Register 3-45
	²⁻¹ Load Diskette Data Field Address Register 3-45
	-1 Seek Diskette Track or Recalibrate Diskette 3-46
	P-1 Read Diskette Data and Control Record
	²⁻² Write and Verify Diskette Data
	Write and Verify Diskette Control Address Marker 3-49
	Read Diskette ID
	-2 Read Diskette Data
	-2 Write and Verify Diskette Record ID
	Test Diskette Drive and Branch
	-2 Sense Diskette Status
System Controls	-2 Sense Diskette Control Field Address Register 3-54
Operator's Console	-3 Sense Diskette Data Address Register
CE Panel	-4 Reset Interrupt
	Wait for IOB
	Disable BSCA, Keyboard, and Inquiry Interrupts 3-57
ARITHMETIC INSTRUCTIONS	-2 Start Disk IOB
Zero and Add Zoned	-2 Enable BSCA, Keyboard, and Inquiry Interrupts 3-59
Add Zoned Decimal	-4 Initialize Diskette Drive
Subtract Zoned Decimal	-6 Queue/Dequeue Printer IOB
Add Logical Characters	-8 Queue/Dequeue Keyboard/Display Screen IOB 3-62
Subtract Logical Characters	
Add to Register	001110120011
DATA HANDLING INSTRUCTIONS	Start BSCA Receive Only
Move Hexadecimal Character	0.0000000000000000000000000000000000000
Move Characters	
	1 =200 2001 Citt Domittion Tuble Register 3-00


- 1	Load BSCA Current Address Register		3-66	CHAPTER 7. KEYBOARD/DISPLAY SCREEN	
	Load BSCA Interrupt Address Register		3-67	FUNCTIONS	
	Load BSCA Stop Address Register		3-67	Alphameric and Special Character Keys	
ı	Load BSCA Transition Address Register			Ten-Key Numeric Keyboard	
	Sense BSCA Current Address		3-68	Function Keys	
	Sense BSCA Status		3-69	Command Keys	
	Initialize BSCA for EBCDIC Mode			Physical Characteristics	7-1
	Initialize BSCA for ASCII Mode		3-71	Operational Characteristics — Keyboard Key	
	Queue/Dequeue BSCA IOB			Functions	7-2
	Advance Program Level			Character Display Format	
	Enable Start Light			Display Screen	
	Disable Start Light		3-74	IOB Definition and Usage	7-3
	Disable State Light 1			Keyboard Operation	7-6
	CHAPTER 4. PROGRAMMING CONSIDERATIONS		4-1	Modes	7-6
				Programming Considerations for Keyboard	
	Instruction Timings			Keyboard Hardware Characteristics	7-6
	Conditioning the Program Status Register			Keystroke Encoding	7-6
	OUADTED E DOINTED EUNCTIONS		5-1	Data Handling and Interrupts	7-7
	CHAPTER 5. PRINTER FUNCTIONS		_	Manual Operating Procedures	
	Printer Character Sets			Displaying Data Stored in Registers and Main Storage .	7-7
	Operational Characteristics			Altering Contents of Main Storage	
	Print Data Area			Altering Contents of Instruction Registers	7-8
	Line Printer Character-Set Image and Size			Error Recovery Procedures	7-8
	Forms Control, Continuous-Forms Mode				
	Forms Control, Single Form/Ledger Cards		_	CHAPTER 8. DISKETTE DRIVE FUNCTIONS	8-1
	End-of-Operation Interrupts, Printer			Physical Characteristics	
	Print Buffer			Record Format	_
	Printer Function Keys			Diskette Drive Operating Characteristics	
	Printer Status Bytes			Diskette Control Fields and Data Fields	
	Printer IOB and NCPODSW	•	. 5-8	Control Address Register	
				Data Address Register	
	CHAPTER 6. DISK STORAGE DRIVE FUNCTIONS			Diskette Operations	
	Physical Characteristics			Diskette Seek	
	File Organization	•	. 6-1	Read Data	
	Operational Characteristics		. 6-3	Read Data and Control Record	
	Initiating a Disk Operation		. 6-3	Read ID (Identifier)	
	Disk Addressing, Relative Sector Addresses		. 6-3	Write/Verify Data	
	Disk Addressing, Actual Sector Addresses		. 6-3	Write/Verify Control Address Mark	
	Disk Operations		. 6-10	Write/Verify ID (Identifier)	
	Control Seek		. 6-10	Check Condition and Status Information	
	Control Recalibrate		. 6 -10		0.0
	Read Data		. 6-10	IMPL (Initial Microprogram Load) and IPL (Initial	0 10
	Read ID (Identifier)			Program Load)	0 10
	Read Data Diagnostic			Suggested Diskette Error Recovery Procedures	
	Read Verify		. 6-11	Initialization Procedures	
	Write Data		. 6-11	Surface Defect Procedures	8-14
	Write ID (Identifier)	-	. 6-11		
	Scan Equal			CHAPTER 9. TELECOMMUNICATIONS FUNCTIONS .	. 9-1
	Scan Low or Equal			Point-to-Point Communications Networks	, 9-1
	Scan High or Equal			Multipoint Communications Networks	. 9-1
	Disk Check Conditions and Status			Data Rates ,	. 9-1
				Modems	. 9-1
	Disk Operating Procedures			Transmission Rate Control	. 9-1
	Disk Program Load Procedure			Transmission Codes	
	Alternate Sector Assignment Procedure			Standard BSCA Capabilities	
	Alternate Sector Processing			Special Features	
	Sector Initialization Procedure			EIA Interface	
	Error Recovery Procedure			Internal Clock	
	Error Recovery by IBM IOS	•	. 6-18	IBM 1200 BPS Integrated Modem	
				IBM 2400 BPS Integrated Modem	

Switched Network Bac	kuı	0									9-3
Switched Network Bac	kui	o w	ith	Aut	oar	swi	er	_			9-3
Control Storage Registers										•	•
Adapter											9-3
Current Address Regist	or	•	•	•						•	9-3
Transition Address Reg		•	•	•	٠			•		•	
Chan Address Reg	HSU	er								•	9-4
Stop Address Register	•		٠	•	•			•			9-4
Unit Definition Table F	₹eg	iste	r	٠	•	•	•	•	•	•	9-4
BSCA Terminal Control Control Characters and Pad Characters	•	•	•	•	•	•	•	•	•	•	9-4
Control Characters and	Se	que	nce	es	•	•	•	٠	٠	•	9-4
	•	•	•	•	•	•	•	•	•	•	9-6
BSCA Synchronization		•	•								9-6
Framing the Message .											9-7
Op-End Interrupt											9-7
BSCA Operations											9-7
Enable/Disable BSCA											9-7
Initialization Sequences	S										9-7
Transmit and Receive C) pe	rati	on								9-9
Disconnect Operation											9-10
Receive Operation .											9-11
Two-Second Timeout	•	:	Ċ					:			9-11
Loading the Registers	•	•		•	•	•	•	٠	•	•	9-11
Sensing	•	•	•	•	•	•	•	•	•	•	
Sensing	•	•	•	•	•	•	•	•	•	•	0-11
Data Checking Suggested Error Recove	•	D	•	• 		•	•	•	•	•	9-11
Suggested Error Recove	ry	Pro	cec	ure	S	•	•	•	•	•	9-12
System and Error Statis	STIC	S	•	•	•	•	•	•	٠	•	9-14
ADDENIDAY A ANOTOLIOT											
APPENDIX A. INSTRUCT	10	N	·OF	{IVI}	ATS	•	•	•	•	•	A-1
APPENDIX B. EBCDIC CO	DD	E M	IEA	NI	NGS	5	•	٠	•	•	B-1
APPENDIX C. POWERS O	F	rwe	T C	AB	LE	•	•	•	•	•	C-1
APPENDIX D. BINARY A											
NUMBER NOTATIONS											D-1
Binary Number Notation											D-1
Hexadecimal Number System	em										D-1
APPENDIX E. HEXADEC	IM.	AL-	DE	CIN	1AL						
CONVERSION TABLES											E-1
APPENDIX F. POLLING	٩N	D A	DE	RE	SSI	NG					
CHARACTERS FOR SYS								,			
STATIONS						•					F-1
EBCDIC Code	:							•	•	•	F-1
						•		•	٠	•	F-1
ASCII Code	•	•	•	•	•	•	•	•	•	•	r-1
INDEX											X-1
INDEX	•	•	•	•	•	•	•	•	•	•	A-1
INDEV OF INSTRUCTION	VIC.	οv	R.A.		1181	E ^	^-				
INDEX OF INSTRUCTION SEQUENCE											X-9
>=() (= \) ' =											v.a

vi

Abbreviations and Acronymns

	μs	microseconds	KEYBD	keyboard
	AM	address mark	LS	logical sector
	ARR	address recall register	LSR	= ;
			LON	local storage register
	BCC	block check character	MAR	microprocessor address register (not used by
	BDE	basic data entry (keyboard operation)		program)
ı	BPS	bits per second	ms	millisecond
l	BSCA	binary synchronous communications adapter		
			NFCCHS	bytes in disk control field
	CAR	control address register	ns	nanosecond
	CC	cylinder number bytes		
	CE	customer engineer	op code	operation code
	CHK	check	op end	operation end
	CHRNX	bytes in diskette control field	op 1	operand 1
	CRC	cyclic redundancy check	op 2	operand 2
	CSDE	controlled sequential data entry (keyboard		- Portuna E
		operation)	PCR	processor condition register (not used by
		•		program)
	DAR	data address register	PROC	processor
	DBI	data bus in	PS	physical sector
	DBO	data bus out	PSR	program status register
	Disp	displacement	PWR	power
	DPLY	display		power
	DTF	define the file	RDY	ready
			RIB	request indicator byte
	EBCDIC	extended binary coded decimal interchange	RPM	rotations per minute
		code	1 111 141	rotations per minute
	ERMAP	error map	S	byte in disk control field
	EWG	end write gap	SCP	system control program
		• .	SD	seek displacement, in tracks
	FCCHS	identifier field in logical disk address	SDE	sequential data entry (keyboard operation)
		•	SDLC	synchronous data link control
	Н	one of the bytes in the diskette control field	SS	relative sector address
	hex	hexadecimal	STOR	storage
			SWG	start write gap
	IAR	instruction address register	sync	<u> </u>
	INSN	instruction	SYS	synchronous, synchronization, synchronize
	IMPL	initial microprocessor program load	010	system (on CE panel, SYS INSN STEP means
	IOB	input/output block		a single instruction step from your control
	IOS	input/output system		program)
	IPL	initial program load	TH	4h awas al
	IRPT	interrupt	TIO	thermal
	1/0	input/output	, 110	test input/output instruction
	1/0	πραγουτρατ		
	K	1,024 bytes	VTAM	virtual telecommunications access method
			XR	index register



System/32

The IBM System/32 is an operator-oriented, desk-size data processing system. The system has an operator console through which the operator enters data to the system, controls the operation of the system, and communicates with the system program. Integral parts of the console are the keyboard and display screen. The primary output unit is a system printer. Programs and data files reside on a nonremovable disk. Diskettes, which are removable, serve as a load/dump medium for creating backup files from information on the disk, as a data interchange medium for exchanging data with other systems, and as a medium for offline preparation of data and programs.

The system operates under control of programs stored in main storage and under control of a microprocessor. The microprocessor serves as a control unit and assists in control of system input and output functions. The microprocessor has a dedicated storage area called control storage. The system overlaps input/output operations of most I/O devices with each other and with processor operations.

The models of System/32 differ in printing speeds and disk storage capacities. Figure 1-1 lists the available System/32 models. Though each model is listed with a main storage capacity of 16,384 bytes (16K - K = 1,024 bytes), main storage capacities of 24,576 bytes (24K) and 32,768 bytes (32K) are available for all models.

System Model	Main Storage Capacity	Serial Printer Speed	Line Printer Speed	Disk Data Storage Capacity
A12	16,384 bytes	40 chars/sec		5,053,440 bytes
A13	16,384 bytes	40 chars/sec		9,169,920 bytes
A22	16,384 bytes	80 chars/sec		5,053,440 bytes
A23	16,384 bytes	80 chars/sec		9,169,920 bytes
B12	16,384 bytes	· .	50 lines/min	5,053,440 bytes
B13	16,384 bytes		50 lines/min	9,169,920 bytes
B22	16,384 bytes		100 lines/min	5,053,440 bytes
B23	16,384 bytes		100 lines/min	9,169,920 bytes
B32	16,384 bytes		120 or 155 lines/min ¹	5,053,440 bytes
B33	16,384 bytes	:	120 or 155 lines/min ¹	9,169,920 bytes

¹ Print speed is 120 lines per minute for 64-character print belts, 155 lines per minute for 48-character print belts.

Figure 1-1. System Models

ELEMENTS OF THE SYSTEM

Processor and Main Storage

Main storage holds 16,384 eight-bit data bytes. The processor, with an integrated microprocessor, provides all the arithmetic, logical, and input/output control functions for the entire system.

Keyboard

The system keyboard contains a set of alphameric keys (arranged in the standard typewriter format), a set of adding machine keys (arranged in the 10-key keyboard format), and a set of function keys used by the operator to select system functions.

Display Screen

The display screen displays data and messages. Through programming, characters can be stored in main storage as they are keyed, or up to 240 characters can be held in the display screen (and altered as required) before they are sent to main storage. Under program control or operator control, main storage data and the contents of registers can be displayed and, if desired, altered by use of the keyboard.

Printer

Depending on the model, the system has one of two different integrated printers:

- The serial printer uses a wire matrix to print characters serially. It operates at either 40 or 80 characters per second (maximum), depending on the model specified. The serial printer has a standard 64-character set of graphics. The standard serial printer processes both continuous forms and single form/ledger cards.
- The line printer operates at either 50, 100, or 155 lines per minute (maximum), depending on the model. It has standard character sets of 48 and 64 characters.
 The line printer processes continuous forms only.

Disk Storage

Every model has a disk drive with a nonremovable disk. Depending on the model, the disk stores either 5,053,440 or 9,169,920 bytes. Like the other units discussed, the disk drive unit is an integral part of the system.

Diskette Drive

Each model has a diskette drive unit. The system uses the IBM standard data interchange diskette (or equivalent). This allows the system to read diskettes written by IBM 3741 Data Stations and similar devices and to exchange data with other systems. Data can also be written on diskettes and stored offline for backup data and programs. Data on diskettes that will not be used on other systems need not be formatted like data on standard data interchange diskettes.

Additional Main Storage Capacity

The system can be equipped with either 8, 192 or 16,384 positions of additional main storage as a special feature, bringing the total main storage capacity to either 24K or 32K bytes.

Telecommunications Feature

Each model of the system can be equipped with either the binary synchronous communications adapter (BSCA) as a special feature or with the synchronous data link control (SDLC) feature. The BSCA allows communication between System/32 and a remote system or terminal at data rates of from 600 to 7200 bits per second.

SDLC allows communication between System/32 and a System/370 operating with the virtual telecommunications access method (VTAM). Data rates can be from 600 to 7200 bits per second. Detailed information about SDLC will be contained in a future revision of this publication.

Keylock Power Switch

This feature is a key-operated switch that replaces the standard POWER ON/OFF switch on the operator panel. When the key is inserted and turned, power is supplied to the system. The feature helps restrict system operation to key-holders.


DATA FORMATS

Data resides in main storage in 8-bit (plus parity) bytes. The instruction the system is executing determines how the data is interpreted. A byte holds either decimal, alphabetic, or special characters; or binary numbers (logical data).

The system uses EBCDIC (extended binary coded decimal interchange code) for storing characters in main storage and for processing data.

Character Format


In character format, each byte of data is divided into two groups of four bits each. Bits 0-3 compose the zone portion, and bits 4-7 compose the digit portion. The character format represents a decimal digit, a special control character, or one of the characters that can be printed or displayed by the system (these characters are called *graphics*). The illustration below shows the byte as interpreted for character format.



For decimal arithmetic operations, the zone bit of the rightmost byte in the field indicates the sign of the number. (The system ignores the zone bits in all other bytes during the operation.) Zones containing hex B or D (binary 1011 or 1101) designate a negative number. Any other hex digit in the zone designates a positive number.

Binary Format (Logical Data)


In binary format, bits in a byte define a digit, and the entire byte is an unsigned binary number (a binary integer). Binary bits are said to be on if 1, off if 0. The illustration below shows decimal 7 as a binary integer. Notice that the parity bit is set to 0 (see *Parity* in this chapter).



Unsigned Binary Integer

Hex Code

Each byte can be divided into two groups of four bits, and each of these groups can be represented as a single hex digit, as shown below:



The hex value of each combination of binary bits is:

Binary Bits	Hex Digit	Binary Bits	Hex Digit
0000	0	1000	8
0001	1	1001	9
0010	2	1010	Α
0011	3	1011	В
0100	4	1100	С
0101	5	1101	D
0110	6	1110	E
0111	7	1111	F

Throughout this manual, values stored in bytes are often expressed in hex notation.

Parity

Each byte contains a parity bit that is developed by the system (and checked by the system during various operations). This bit ensures that the number of bits set to 1 in each byte is an odd number. (If the binary number or data code developed by the system has an even number of bits that are 1, the system sets the parity bit to 1 to make the entire byte contain an odd number of 1-bits. If the binary number or data code has an odd number of bits, the system sets the parity bit to 0 to maintain an odd number of bits in the entire byte.)

ADDRESSING

Main storage is addressed in binary, using hex notation. Its positions are consecutively numbered from hex 0000 to the upper limit of storage. The location of any field or group of bytes is specified by the address of the rightmost (low-order or highest-numbered storage position) byte in the field. The exception is the insert and test character instruction, which specifies the leftmost byte.

Chaps the offer control address craited had a sold from higher of windred from

An address used to refer to main storage can be specified by either of two methods: direct addressing or base-displacement addressing. The type of addressing to be used is specified by bits 0-3 of the first byte (the operation code) of the instruction. These four bits are treated as two groups of two bits each: group 0-1 and group 2-3. Bits 0 and 1 control addressing for operand 1; bits 2 and 3 control addressing for operand 2. When bits for group 0-1 = 11, operand 1 is not used; when bits for group 2-3 = 11, operand 2 is not used. Figure 1-2 is an explanation of op code functions in addressing main storage.




Figure 1-2. Op Code Function in Addressing Main Storage

Direct Addressing

When either or both of bit groups 0-1 or 2-3 = 00, the specified operand uses direct addressing.

When direct addressing is used, the storage address is taken directly from the instruction. The address in the instruction is two bytes long.

Base-Displacement Addressing

A specified operand uses base-displacement addressing when either or both of the bit groups have one bit = 1 and the other bit = 0.

In base-displacement addressing, the contents of the 1-byte address in the instruction are added to the contents of a 2-byte address in an index register. The index register to be used is determined by the bit of the bit group that is 1 (Figure 1-2). Both bit groups can use the same index register during the execution of an instruction.

Any one value of an index register allows access to 256 storage positions.

INSTRUCTION FORMATS

Instruction formats are distinguished by their ability to address storage. The length of each instruction is determined by the type of addressing being performed.

All instruction formats have two elements in common: the op code and the Q-byte. Each of these elements is one byte. The op code determines the type of addressing (thereby the length of the instruction) and the operation to be performed. The function of the Q-byte is determined by the instruction and is discussed with each individual instruction.

Command-Type Instructions

Command-type instructions are always three bytes long. In a command-type instruction, the Q-byte contains the following information, depending on the instruction:

Device address and function specification Jump condition The command instruction is distinguished by bits 0-3 of the op code being all 1's.

Command Instruction

Op Code	Q-Byte	Command
1111		
0 3		
Rite		

One-Address Instructions

One-address instructions can be either three or four bytes long. These instructions are distinguished by having either bits 0-1 or bits 2-3 of the op code byte both 1's. The two bits that are not both 1 (0 and 1, or 2 and 3) can be 01, 10, or 00. If these bits are 00, addressing is direct and the instruction is four bytes long. If the bits are 01 or 10, addressing is base-displacement; the instruction is three bytes long; and XR1 (01) or XR2 (10) is used. The Q-byte of a one-address instruction can contain:

An immediate operand A mask A branch condition A data selection

One-Address Instruction-Base-Displacement Addressing

1	Op Code		
	1110 1101	O Purto	Displace-
	1011	Q-Byte	ment Operand
	0111		

0 3 Bits

One-Address Instruction—Direct Addressing

Op Code 0011 1100	Q-Byte	(High- Order Byte of Address) Operand	(Low- Order Byte of Address) Operand
-------------------------	--------	---	--

0 3 Bits

Two-Address Instructions

Two-address instructions can be four, five, or six bytes long. This instruction type is distinctive in that *neither* bit group 0-1 *nor* bit group 2-3 of the op code byte are 1's. If all four of bits 0-3 are 0's, addressing is direct, and the instruction is six bytes long. If any *one* of bits 0-3 is 1, one of the addresses is direct; the other address is base-displacement, and the instruction is five bytes long. If one bit from each of the bit groups is 1, all addressing is base-displacement and the instruction is four bytes long.

The index register to be used in base-displacement addressing for either operand is determined by the bit in the bit group that is 1. If the bit group = 01, XR1 is used; if the bit group = 10, XR2 is used. Both addresses can use the same index register during one instruction.

Two-Address Instruction—Both Addresses Base Displacement

Op Code 0101 0110 1001 1010	Q-Byte	Operand 1 Displace- ment	Operand 2 Displace- ment
---	--------	--------------------------------	--------------------------------

0 3 Bits

Two-Address Instruction—Operand 1 Address Direct

0010 Byte) Byte)		Op Code 0001	Q-Byte	(High Order Address	(Low- Order Address	Operand 2 Displace- ment
------------------	--	-----------------	--------	---------------------------	---------------------------	--------------------------------

0 3 Bits

Two-Address Instruction—Operand 2 Address Direct

Op Code	Q-Bvte	Operand 1 Displace-		Operand 2 (Low- Order
0100		•	Address	Address
1000			Byte)	Byte)

0 3 Bits

Two-Address Instruction—Both Address Direct

0 3 Bits

Chapter 2. Processor and Operator Controls

The processor controls the flow of input into the system, performs the operations on the data, and controls the output from the system.

MODES OF SYSTEM OPERATION

The system operates in three modes: burst, interrupt, and process.

Burst Mode

The system operates in *burst mode* while it transfers data between main storage and the disk. In burst mode the system provides a dedicated data path and, once data transfer starts, data moves rapidly between the disk and main storage until all the specified data has been transferred.

Interrupt Mode

At the end of most input and output operations, the microprocessor is signaled that the operation has ended and that the program should branch to a special interrupt handler routine. While the system is processing data in the interrupt routine, it is said to be operating in the *interrupt mode*.

Process Mode

The system is free to handle normal I/O control and data processing operations when it is not operating in either the burst mode or interrupt mode. At this time the system operates in *process mode*.

INSTRUCTION REGISTERS

Instruction Address Register (IAR)

The instruction address register holds the address of the first byte of the next sequential instruction in the stored program.

Address Recall Register (ARR) Mix the the throughout of Knowley MIX

The system places the next sequential address (that is, the address of the instruction that follows the test-and-branch or branch-on-condition instruction in the program) in the address recall register whenever the program branches. At the end of the branch routine, the program can load the contents of the address recall register into the instruction address register; this returns the program to the point at which the branch occurred.

The address recall register is also affected by load-register, add-to-register, decimal-add-and-subtract, and insert-and-test-characters instructions. (All instructions are described in Chapter 3.)

Index Registers 1 and 2 (XR1 and XR2)

Each of these index registers holds a base address for basedisplacement addressing.

INTERRUPT OPERATIONS

Certain I/O functions require special routines to handle data within a limited period of time. To provide for these special routines, the system uses interrupts. Generally, an interrupt implies that the processor must interrupt a current instruction sequence; perform an intervening instruction sequence requested by the interrupting keyboard, disk drive, printer, or BSCA; then return to the interrupted program. The interrupts for the disk drive, printer, and BSCA are handled entirely by the hardware; the program must provide interrupt handler routines for the keyboard.

An interrupt can occur for the keyboard unless the program disables the interrupt function. If the program disables an interrupt, it remains disabled until the program again enables it or until an initial program load (IPL) routine is performed.

Interrupts are discussed in *General I/O Operations* in this chapter.

INPUT/OUTPUT BLOCKS (IOBs)

Each input and output function has certain parameters that the program must define before the operation is performed. For some functions, the parameters are loaded into registers; for others, the parameters are moved into IOBs (that is, input/output blocks, which are consecutive main storage positions into which parameters are placed in defined fields).

Whenever an IOB is used to define the operation, the program must present the address of the leftmost byte of the IOB to the system (in XR1) at the start of the operation.

If an IOB is required for a function, this manual describes that IOB in the chapter that discusses the function.

GENERAL I/O OPERATIONS

The following paragraphs briefly discuss how each I/O unit functions with the user program.

Disk

The program sets up a disk IOB and branches to location 0008 (via a start-disk IOB instruction). The system performs its own queueing and dequeueing functions. The program need not issue any load, sense, or test instructions.

Printer

The program sets up a printer IOB; loads the character set size and image (line printer only) and the printer data field address; and places the IOB on the system queue.

The program issues a start-printer IOB instruction with XR1 pointing to the IOB. (At the end of the operation, the system automatically removes the IOB from the queue.)

Keyboard/Display Screen

The program sets up a keyboard/display screen IOB and loads the address of the IOB. For keyboard only, the program queues the keyboard IOB with XR1 pointing to the IOB address.

The program issues various instructions which enable and disable the keyboard and control the image on the display screen. The program also supplies an interrupt handler, which dequeues the IOB and disables the keyboard.

Diskette

The program loads the diskette control code from disk. (There is no IOB interface for the diskette.) The program loads the diskette data field address and diskette control field address and issues a start-diskette instruction to perform the function. The program also does its own sensing and testing.

BSCA

The program loads the BSCA control code for EBCDIC or ASCII mode and places a pseudo-IOB (three unexamined bytes — there is no true IOB interface) on the system queue with XR1 pointing to the IOB. The program also loads the current address register, transition address register, stop address register, and interrupt address register as required; loads the unit definition table; and enables and disables BSCA interrupts.

The program issues the BSCA control instruction to enable/ disable the BSCA and/or the 2-second timeout, and issues the appropriate start instruction. The program senses the BSCA status bytes and responds to the status bit settings, and also senses the current address register. When the BSCA is disabled, the program removes the BSCA IOB from the system queue.

SYSTEM CONTROLS

The System/32 operator controls are situated on the operator's console (Figure 2-1); the CE controls are situated on the CE panel (Figure 2-2).

The operator's console consists of the keyboard/display screen and the operator processor controls. The CE panel serves as a diagnostic aid for locating machine and program malfunctions.




Figure 2-1. Operator's Console

Operator's Console

LOAD Key/Light

This is a combination key and light which resets the system, turns the LOAD light on, and turns on the nine event indicators on the CE panel. Releasing the key initiates the IPL routine, during which the system reads the initial program into storage from either the diskette or the disk, depending on the setting of the IPL switch on the CE panel.

During an IPL routine, the LOAD light turns off.

Note: The LOAD key is always effective, and resets the system any time it is pressed. Before performing an IPL, set the MODE SELECTOR switch (on the CE panel) to PROC RUN and the IPL switch (on the CE panel) to the appropriate setting.

POWER ON/OFF Switch

Setting this switch to on turns on system power and resets the system. After about 10 seconds, the STOP light comes on, indicating that the initial program can be loaded. Setting the power switch to off turns off system power.

CAUTION

Removing power from the system destroys data stored in main storage.

START Key/Light

This is a combination key and light. Pressing START starts the system if it is stopped because:

- The STOP key was pressed.
- The MODE SELECTOR switch is in the SYS INSN STEP position.
- A main storage address compare stop has occurred.

The START light comes on during IPL procedures and stays on until:

- A disable-start-light instruction is issued by the program.
 The START light can be turned back on by an enable-start-light instruction followed by an I/O operation.
- The STOP key is pressed. The START light can be turned on again by pressing the START key.
- A main storage address compare stop condition occurs.
 The START light can be turned on again by pressing the START key.
- The MODE SELECTOR switch is in the SYS INSN STEP position. The START light can be turned on again by setting the MODE SELECTOR switch to PROC RUN and pressing the CE START key (on CE panel).

STOP Key/Light

This is a combination key and light that stops the system at the end of the operation in progress. The STOP light comes on at this time. The STOP light also comes on at the end of each power-up sequence (when the system is ready for the IPL operation) and during instruction-step and address-step operations. Pressing the LOAD key or the START key turns the STOP light off.

KEYBD RDY Light

This light indicates that the keyboard is enabled and is ready for operation. (The INQ, LINE, PAGE, PRINT, RESET, and ERROR RESET keys on the keyboard are always enabled.)

PROC CHK Light

This light indicates that an unrecoverable error (one requiring operator or CE attention) has occurred. Restart from an unrecoverable error requires that the initial program be loaded again.

TH CHK Light

If one of the system thermal sensors detects an overtemperature condition, the system turns off system power and turns on the thermal check light. The light remains on until the over-temperature condition is corrected and the POWER switch is turned off. Power can then be restored to the system by turning the POWER switch on.

PWR CHK Light

This light indicates that the system has shut off power because there is a problem in the power circuits. If this light is on, notify the IBM customer engineer. The CE panel display indicates which power level failed.

CE Panel

Although this is called a CE panel, some of the switches on the panel are used by the operator and the programmer. These switches are described in this section. CE panel switches not described in this section are used only by the IBM customer engineer.




Figure 2-2. CE Panel

ADDRESS/DATA Switches

These four 16-position rotary switches are used to enter, alter, or display data stored in main storage or local storage registers when they are used in conjunction with other switches on the CE panel. (See *Manual Operating Procedures* in Chapter 7.)

Console Display Indicators

This group of lights displays the contents of certain system registers and presents system status information. The MODE SELECTOR switch selects the type of information to be displayed.

MODE SELECTOR Switch

During regular processing operations, the MODE SELECTOR switch must be set to the PROC RUN position. All other positions are associated with diagnostic procedures, and are specified in those procedures. (See *Manual Operating Procedures* in Chapter 7.)

Toggle Switches

Except for the COMM DPLY (communications display) switch, which can be set on when running BSCA programs, the toggle switches should all be set to the lower settings during normal processing operations.


The COMM DPLY switch is on the panel if the BSCA is installed on the system. When set at the ON position, the switch activates the leftmost six lights at the bottom of the CE panel. The lights indicate the following about the BSCA when the lights are on:

LAMP TEST Switch

Pressing the LAMP TEST switch tests all the electric bulbs on the CE panel and operator's console. If one of them does not light, notify the IBM customer engineer.

DISPLAY INTENSITY Control

This control regulates the intensity of the image on the display screen.



Each System/32 instruction is described here in detail. The instructions are organized into four groups:

- Arithmetic
- Data handling
- Logical
- Input/output handling

Arithmetic Instructions

ZERO AND ADD ZONED

Op Code (hex)	Q-Byte ¹ (hex)		Operand Add (hex)	resses ²		
Byte 1	Byte 2		Byte 3	Byte 4	Byte 5	Byte 6
04	L1-L2	L2-1	Operand 1	address	Operand 2 address	
14	L1-L2	L2-1	Operand 1 address		Op 2 disp from XR1	
24	L1-L2	L2-1	Operand 1 address		Op 2 disp from XR2	
44	L1-L2	L2-1	Op 1 disp from XR1	Operand 2	address	
54	L1-L2	 L2-1	Op 1 disp from XR1	Op 2 disp from XR1		
64	L1-L2	L2-1	Op 1 disp from XR1	Op 2 disp from XR2		
84	L1-L2	L2-1	Op 1 disp from XR2	Operand 2	address	
94	L1-L2	 L2-1	Op 1 disp from XR2	Op 2 disp from XR1		
A4	L1-L2	 L2-1	Op 1 disp from XR2	Op 2 disp from XR2		1

¹ The Q-byte designates operand length:

Operation

This instruction moves data from the second operand, byte by byte starting with the rightmost byte, into the first operand. If the first operand is longer than the second operand, the processing unit fills the extra positions with high-order decimal zeros (hex F0).

The processing unit sets the zone bits of all bytes except the rightmost byte in the first operand to hex F (binary 1111). It sets the zone bits of the rightmost byte in the first operand to (1) hex F if the value transferred is either zero or positive, or (2) hex D (binary 1101) if the value transferred is negative.

Program Note

The second operand remains unchanged unless the fields overlap.

CAUTION

Overlapping the operands with the rightmost byte of the first operand to the left of the rightmost byte of the second destroys part of the second operand before it is used in the operation.

L1-L2 (4 bits) = the number of bytes in operand 1 minus the number of bytes in operand 2.

L2-1 (4 bits) = the number of bytes in operand 2 minus 1.

Maximum length of operand 1 is 31 bytes; maximum length of operand 2 is 16 bytes.

²The operands may overlap. Address operands by their rightmost bytes.

Resulting Program Status Byte Settings


Bit	Name	Condition Indicated
7	Equal	Zero result
6	Low	Negative result
5	High	Positive result
4	Decimal overflow	Bit not affected
3	Test false	Bit not affected
2	Binary overflow	Bit not affected

Example

Instruction


l	04	22	00	10	00	20

Operand 1 Before Operation




000C 000D 000E 000F 0010 --- Storage Positions


Operand 2 Before and After Operation




Operand 1 After Operation



Program Status Register Before Operation



Program Status Register After Operation



Op Code (hex)	Q-Byte ¹ (hex)	l	Operand Add	resses ²		
Byte 1	Byte 2		Byte 3	Byte 4	Byte 5	Byte 6
06	L1-L2	L2-1	Operand 1	address	Operand 2	address
16	L1-L2	L2-1	Operand 1 address		Op 2 disp from XR1	
26	L1-L2	L2-1	Operand 1 address		Op 2 disp from XR2	
46	L1-L2	 L2-1	Op 1 disp from XR1	Operand 2	address	
56	L1-L2	 L2-1	Op 1 disp from XR1	Op 2 disp from XR1		
66	L1-L2	L2-1	Op 1 disp from XR1	Op 2 disp from XR2		_
86	L1-L2	L2-1	Op 1 disp	Operand 2	address	
96	L1-L2	I L2-1	Op 1 disp from XR2	Op 2 disp from XR1		
A6	L1-L2	L2-1	Op 1 disp from XR2	Op 2 disp from XR2		

¹ The Q-byte designates the operand length:

Operation

This instruction algebraically adds the second operand to the first operand and stores the result in the first operand.

The processing unit sets the zone bits of all bytes except the rightmost byte in the first operand to hex F (binary 1111). It sets the zone bits of the rightmost byte in the first operand to (1) hex F if the result of the operation is either positive or zero, or (2) hex D if the result is negative.

Program Notes

 The second operand remains unchanged unless the fields overlap.

CAUTION

Overlapping the operands with the rightmost byte of the first operand to the left of the rightmost byte of the second operand destroys part of the second operand before it is used in the operation.

- The system does not check for valid decimal digits in either operand.
- The decimal overflow condition indicator, which may be set during this operation, is reset by:
 - A system reset
 - Testing decimal overflow with a branch-oncondition or jump-on-condition instruction
 - Loading a 0 in bit 4 of the program status register using the load-register instruction
- The system saves the starting address of operand 1 in the address recall register.

L1-L2 (4 bits) = the number of bytes in operand 1 minus the number of bytes in operand 2.

L2-1 (4 bits) = the number of bytes in operand 2 minus 1.

Maximum length of operand 1 is 31 bytes; maximum length of operand 2 is 16 bytes.


²The operands may overlap. Address operands by their rightmost bytes.

Resulting Program Status Byte Settings


Bit	Name	Condition Indicated
7	Equal	Zero result
6	Low	Negative result
5	High	Positive result
4	Decimal overflow	Carry occurred from the leftmost position of operand 1
3	Test false	Bit not affected
2	Binary overflow	Bit not affected

Example

Instruction




Operand 1 Before Operation




000C 000D 000E 000F 0010 ← Storage Positions

Operand 2 Before and After Operation




001E 001F 0020 ← Storage Positions

Operand 1 After Operation



Program Status Register Before Operation



0 7 ← Bits

Program Status Register After Operation



0 7 ← Bits

Op Code (hex)	Q-Byte ¹ (hex)		Operand Addresses ² (hex)			
Byte 1	Byte 2		Byte 3	Byte 4	Byte 5	Byte 6
07	L1-L2	L2-1	Operand 1	address	Operand 2	address
17	L1-L2	L2-1	Operand 1	Operand 1 address		
27	L1-L2	L2-1	Operand 1 address		Op 2 disp from XR2	
47	L1-L2	L2-1	Op 1 disp from XR1	Operand 2	address	
57	L1-L2	L2-1	Op 1 disp from XR1	Op 2 disp from XR1		
67	L1-L2	L2-1	Op 1 disp from XR1	Op 2 disp from XR2		
87	L1-L2	L2-1	Op 1 disp from XR2	Operand 2	address	
97	L1-L2	L2-1	Op 1 disp from XR2	Op 2 disp from XR1		· :
A7	L1-L2	L2-1	Op 1 disp from XR2	Op 2 disp from XR2		

¹ The Q-byte designates the operand length:

Operation

This instruction algebraically subtracts operand 2 from operand 1, byte by byte, and stores the result in operand 1. The processing unit sets the zone bits of all operand 1 bytes except the rightmost byte to hex F (binary 1111). It sets the zone bits of the rightmost byte in operand 1 to (1) hex F if the result of the operation is either positive or 0, or (2) hex D (binary 1101) if the result is negative.

Program Notes

 The second operand remains unchanged unless the fields overlap.

CAUTION

Overlapping the operands with the rightmost byte of the first operand to the left of the rightmost byte of the second operand destroys part of the second operand before it is used in the operation.

- The system does not check for valid decimal digits in either operand.
- The decimal-overflow-condition indication, which may be set during this operation, can be reset by:
 - A system reset
 - Testing decimal overflow with a branch-on-condition or jump-on-condition instruction
 - Loading a 0 in bit 4 of the program status register using the load-register instruction
- The system saves the starting address of operand 1 in the address recall register.

L1-L2 (4 bits) = the number of bytes in operand 1 minus the number of bytes in operand 2.

L2-1 (4 bits) = the number of bytes in operand 2 minus 1.

Maximum length of operand 1 is 31 bytes; maximum length of operand 2 is 16 bytes.

²The operands may overlap. Address operands by their rightmost bytes.

Resulting Program Status Byte Settings


Bit	Name	Condition Indicated
7	Equal	Zero result
6	Low	Negative result
5	High	Positive result
4	Decimal overflow	Carry occurred from the left- most position of operand 1
3	Test false	Bit not affected
2	Binary overflow	Bit not affected

Example


Instruction

07 22 00 10 00 2	0
------------------	---


Operand 1 Before Operation




Operand 2 Before and After Operation




Operand 1 After Operation



Program Status Register Before Operation



Program Status Register After Operation



ADD LOGICAL CHARACTERS

Op Code (hex)	Q-Byte ¹ (hex)	Operand Add	lresses ²		
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
0E	L-1	Operand 1	address	Operand 2	2 address
1E	L-1	Operand 1	Operand 1 address		
2E	L-1	Operand 1	address	Op 2 disp from XR2	
4E	L-1	Op 1 disp from XR1	Operand 2	2 address	
5E	L-1	Op 1 disp from XR1	Op 2 disp from XR1		
6E	L-1	Op 1 disp from XR1	Op 2 disp from XR2		_
8E	L-1	Op 1 disp	Operand 2	2 address	
9E	L-1	Op 1 disp from XR2	Op 2 disp from XR1		
AE	L-1	Op 1 disp from XR2	Op 2 disp from XR2		

¹ The Q-byte designates the operand length:

Operation

This instruction adds the binary number in operand 2 to the binary number in operand 1 and stores the result in operand 1.

Program Notes

CAUTION

Overlapping the operands with the rightmost byte of the first operand to the left of the rightmost byte of the second operand destroys part of the second operand before it is used in the operation.

The system resets the binary-overflow bit during this operation.

Resulting Program Status Byte Settings

Bit	Name	Condition Indicated
7	Equal	Zero result
6	Low	No carry occurred from the
		high-order byte and result not zero
5	High	Carry occurred from the high- order byte and result not zero
4	Decimal overflow	Bit not affected
3	Test false	Bit not affected
2	Binary overflow	Carry occurred from the high- order byte

L-1 = the number of bytes in either operand minus 1.

Maximum length of each operand is 256 bytes; both operands must be the same length.

²The operands may overlap. Address operands by their rightmost bytes.

Example

Instruction 5E 03 00 10 Note: Index register 1 = 0CC0 Operand 1 Before Operation 00110101 11001011 11101101 01100100 0CBD 0CBE 0CBF 0CC0 Storage Positions Operand 2 Before and After Operation 01011011 01010101 01111000 11001101 0CCD 0CCE OCCF , 0CD0 ← Storage Positions Operand 1After Operation 10010001 00100001 01100110 00110001 0CBD 0CBE Storage Positions 0CBF 0000 Program Status Register Before Operation 00000001 0 7 ←Bits

Program Status Register After Operation

00000010 0 7 ←Bits

Op Code (hex)	Q-Byte ¹ (hex)	Operand Add	Operand Addresses ² (hex)				
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6		
0F	L-1	Operand 1	address	Operand 2	address		
1F	L-1	Operand 1	address	Op 2 disp from XR1			
2F	L-1	Operand 1	Operand 1 address Op 2 disp from XR2				
4F	L-1	Op 1 disp from XR1	Operand 2	address	,		
5F	L-1	Op 1 disp from XR1	Op 2 disp from XR1				
6F	. L-1	Op 1 disp from XR1	Op 2 disp from XR2		_		
8F	L-1	Op 1 disp from XR2	Operand 2	address			
9F	L-1	Op 1 disp from XR2	Op 2 disp from XR1		-		
AF	L-1	Op 1 disp from XR2	Op 2 disp from XR2				

¹ The Q-byte designates the operand length:

Operation

This instruction subtracts the binary number in operand 2 from the binary number in operand 1 and stores the result in operand 1. If the number stored in the second operand is larger than the number stored in the first operand, the answer develops as though the first operand has an additional high-order binary digit. The result can never be negative. For example:

First operand	0110	1101
Second operand	0111	1110
Result	1110	1111

Program Note

CAUTION

Overlapping the operands with the rightmost byte of the first operand to the left of the rightmost byte of the second operand destroys part of the second operand before it is used in the operation.

Resulting Program Status Byte Settings

Bit	Name	Condition Indicated
7	Equal	Zero result
6	Low	First operand smaller than second operand
5	High	First operand greater than second operand
4	Decimal overflow	Bit not affected
3	Test false	Bit not affected
2	Binary overflow	Bit not affected

L-1 = the number of bytes in either operand minus 1.

Maximum length of an operand is 256 bytes; both operands must be the same length.

²The operands may overlap. Address operands by their rightmost bytes.

Example

Instruction AF 03 00 10 Note: Index register 2 = 0CC0 **Operand 1 Before Operation** 10010110 01011010 01110111 10111111 0CBD 0CBE 0CBF 0CC0 **←** Storage Positions Operand 2 Before and After Operation 01110100 10000110 01100010 10100100 0CCD 0CCE 0CCF 0CD0 Storage Positions **Operand 1 After Operation** 00100001 11010100 00010101 00011011 0CBD 0CBE Storage Positions 0CBF 0CC0 Program Status Register Before Operation 00000001 7←Bits **Program Status Register After Operation** 00000100 0 7←Bits

Op Code (hex)	Q-Byte ¹ (binary)	Operand Ad	ddress ²
Byte 1	Byte 2	Byte 3	Byte 4
36	Rx	Operand	1 address
76	Rx	Op 1 disp from XR1	
В6	Rx	Op 1 disp from XR2	

 $^{^{\}rm I}\,{\rm Rx}$ specifies the register whose contents are modified by the ininstruction.

Operation

This instruction adds the binary number in operand 1 to the contents of the 2-byte register selected by the Q-byte and stores the result in the register. The Q-bytes used to specify various registers are:

Q-Byte Binary	Hex	Register Specified	
0000 0000	00	None. The system ignores (no-ops) the instruction.	
0000 0001	01	XR1.	
0000 0010	02	XR2.	
0000 0100	04	Program status register.	
0000 1000	80	Address recall register.	
0001 0000	10	Instruction address register.	
0010 0000	20	Instruction address register.	
0100 0000	40	None. The system ignores	
		(no-ops) the instruction.	
1000 0000	80	None. The system ignores (no-ops) the instruction.	

Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Program Notes

- This instruction is used to modify the contents of only one register at a time.
- This instruction does not alter the operand.
- Subtract from the register by placing the 2s complement of the number to be subtracted in the operand.

Resulting Program Status Byte Settings

Bit	Name	Condition Indicated
7	Equal	Zero result
6	Low	No carry occurred from the
		leftmost byte and result not zero
5	High	Carry occurred from the left-
		most byte and result not zero
4	Decimal overflow	Bit not used
3	Test false	Bit not used
2	Binary overflow	Carry occurred from the left-
		most byte

Example

Instruction

			
36	00000010	00	04

Operand 1

	01001000	00100000	
-	0003	0004	Storage Positions


Index Register 2 Before Operation

00110101	01101010
1 001.0.0.	• • • • • • • • • • • • • • • • • • • •

Index Register 2 After Operation

01111101	10001010

Program Status Byte After Operation



Data Handling Instructions

MOVE HEXADECIMAL CHARACTER

Op Code (hex)	Q-Byte ¹ (binary)	Operand Add	lresses ²		
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
08	1	Operand 1	address	Operand 2	address
18	1	Operand 1	address	Op 2 disp from XR1	
28	ı	Operand 1	address	Op 2 disp from XR2	
48	l	Op 1 disp from XR1	Operand 2	address	
58	1	Op 1 disp from XR1	Op 2 disp from XR1		
68	ı	Op 1 disp from XR1	Op 2 disp from XR2		
88	ı	Op 1 disp	Operand 2	address	
98	ı	Op 1 disp from XR2	Op 2 disp from XR1		•
A8	1	Op 1 disp from XR2	Op 2 disp from XR2		

 $^{^{1}}$ I = one byte of immediate data that specifies which portion of each single-byte operand is used in the operation.

² Both operands are single-byte fields.

Operation

This instruction moves the numeric portion (bits 4-7) or the zone portion (bits 0-3) of the second operand to the numeric or zone portion of the first operand, as specified by the Q-byte. Q-byte coding is:

Hex	Binary	Meaning
00	0000 0000	Move data from operand 2 zone portion to operand 1 zone portion
01	0000 0001	Move data from operand 2 numeric portion to operand 1 zone portion
02	0000 0010	Move data from operand 2 zone portion to operand 1 numeric portion
03	0000 0011	Move data from operand 2 numeric portion to operand 1 numeric portion

Program Notes

- The six leftmost binary bits in the Q-byte immediate data should be 0's.
- The second operand is not changed unless the same byte is used for both operands.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

Example

Instruction

98	01	A0	65
<u> </u>	<u> </u>		

Index register 1 = 2B15 Index register 2 = 1F20

Operand 1 Before Operation



1FC0 ← Storage Position

Operand 2 Before and After Operation



2B7A ← Storage Position

Operand 1 After Operation



1FC0 ←—Storage Position

Op Code (hex)	Q-Byte ¹ (hex)	Operand Addresses ² (hex)			
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
ОС	L-1	Operand 1	address	Operand 2	address
1C	L-1	Operand 1	address	Op 2 disp from XR1	
2C	L-1	Operand 1	Operand 1 address		
4C	L-1	Op 1 disp from XR1	Operand 2	address	
5C	L-1	Op 1 disp from XR1	Op 2 disp from XR1		
6C	L-1	Op 1 disp from XR1	Op 2 disp from XR2	:	
8C	L-1	Op 1 disp from XR2	Operand 2	address	
9C	L-1	Op 1 disp from XR2	Op 2 disp from XR1		•
AC	L-1	Op 1 disp from XR2	Op 2 disp from XR2		

¹The Q-byte designates the operand length:

Operation

This instruction places the contents of operand 2, byte by byte, into operand 1. It is possible to propagate one character through an entire field by setting the operand 2 address one byte to the right of the operand 1 address.

Program Note

The second operand remains unchanged unless the fields overlap.

CAUTION

Overlapping the operands with the rightmost byte of the first operand to the left of the rightmost byte of the second operand destroys part of the second operand before it is used in the operation.

Resulting Program Status Byte Settings

L-1 = the number of bytes in either operand minus 1.

Maximum length of each operand is 256 bytes; both operands must be the same length.


² The operands may overlap. Address operands by their rightmost byte.

Example:

Instruction

ОС	05	1A	06	2B	5A
----	----	----	----	----	----

Operand 1 Before Operation



1A01 1A02 1A03 1A04 1A05 1A06 - Storage Positions

Operand 2 Before Operation

D9 D6 C2 C5 D9 E3

2B55 2B56 2B57 2B58 2B59 2B5A - Storage Positions

Operand 1 After Operation

D9 D6 C2 C5 D9

1A01 1A02 1A03 1A04 1A05 1A06 ← Storage Positions

Op Code (hex)	Q-Byte ¹ (hex)	Operand Addresses ² (hex)			
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
00	L-1	Operand 1	address	Operand 2	address
10	L-1	Operand 1	address	Op 2 disp from XR1	
20	L-1	Operand 1 address		Op 2 disp from XR2	
40	L-1	Op 1 disp from XR1	Operand 2	address	
50	L-1	Op 1 disp from XR1	Op 2 disp from XR1		
60	L-1	Op 1 disp from XR1	Op 2 disp from XR2		_
80	L-1	Op 1 disp	Operand 2	address	
90	L-1	Op 1 disp from XR2	Op 2 disp from XR1		
Α0	L-1	Op 1 disp from XR2	Op 2 disp from XR2		

¹ The Q-byte designates the operand length:

Operation

This instruction places the contents of operand 2, reversed byte by byte, into operand 1. Operand 2 remains unchanged unless the fields overlap. Note that operand 1 is addressed by its leftmost byte, while operand 2 is addressed by its rightmost byte.

Program Note

The move-inverse instruction is not used in IBM programming support in the United States.

Resulting Program Status Byte Settings

L-1 = the number of bytes in either operand minus 1.

Maximum length of each operand is 256 bytes; both operands must be the same length.


²The operands may overlap. Address operand 1 by its leftmost byte; operand 2 by its rightmost byte.

Example

Instruction


00	04	1A	05	2B	59

Operand 1 Before Operation




1A05 1A06 1A09 - Storage Positions 1A07 1A08

Operand 2 Before and After Operation



2B55 2B56 2B57 2B58 2B59 ← Storage Positions

Operand 1 After Operation



1A05 1A06 1A07 1A09 - Storage Positions 1A08

Op Code (hex)	Q-Byte ¹ (hex)	Operand Add	dresses ²		
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
0A	L1-1	Operand '	l address	Operand 2	2 address
1A	L1-1	Operand 1	l address	Op 2 disp from XR1	
2A	L1-1	Operand 1 address		Op 2 disp from XR2	
4A	L1-1	Op 1 disp from XR1	Operand 2	2 address	
5A	L1-1	Op 1 disp from XR1	Op 2 disp from XR1	-	
6A	L1-1	Op 1 disp from XR1	Op 2 disp from XR2		_
8A	L1-1	Op 1 disp from XR2	Operand 2	2 address	
9A	L1-1	Op 1 disp from XR2	Op 2 disp from XR1		_
AA	L1-1	Op 1 disp from XR2	Op 2 disp from XR2		

¹The Q-byte designates the operand length:

Operation

This instruction replaces bytes containing hex 20 in operand 1 with characters from operand 2. Starting at the rightmost position in both operands, the processor examines operand 1 for hex 20s. When the system finds the first hex 20, it moves the first byte from operand 2 into that hex 20 location, then examines the following bytes in operand 1 for the next sequential hex 20. Locating the second hex 20, the system moves the second byte from operand 2 into that operand 1 position. The operation continues until the last byte in operand 1 has been examined for hex 20. During the operation, the system sets the zone bits of all replaced operand-1 bytes to hex F (binary 1111).

Program Note

Operand 2 remains unchanged during this instruction.

Bit Name		Condition Indicated		
7	Equal	Second operand zero		
6	Low	Second operand negative		
5	High	Second operand positive		
4	Decimal overflow	Bit not affected		
3	Test false	Bit not affected		
2	Binary overflow	Bit not affected		

L1-1 = the number of bytes in operand 1 minus 1.

Operand 2 contains the number of bytes in which there are hex 20s in operand 1.

²The operands may overlap. Address operands by their rightmost bytes.

Example

Instruction 00 BF 00 **Operand 1 Before Operation** 20 20 20 20 20 20 00B5 00B7 00B9 **00BB** 00BD - Storage Positions 00B6 00B8 00BA 00BC 00BE Operand 2 Before and After Operation Note: R represents hex D9 (-9) 0002 0003 0004 0005 0006 0007 --Storage Positions Operand 1 After Operation 00B5 00B7 00B9 **00BB 00BD** Storage Positions 00B6 00B8 00BA 00BC 00BE Note: Storage position 00BD contains a 9 because the zone bits of all replaced characters in the edit pattern are set to hex F (binary 1111). **Program Status Byte After Operation** 00000010 0 7←Bits

Op Code (hex)	Q-Byte ¹ (hex)	Operand Add	resses ²		
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
0B	L1-1	Operand 1	address	Operand 2	address
1B	L1-1	Operand 1	address	Op 2 disp from XR1	
2B	L1-1	Operand 1	address	Op 2 disp from XR2	
4B	L1-1	Op 1 disp from XR1	Operand 2	2 address	
5B	L1-1	Op 1 disp from XR1	Op 2 disp from XR1		
6B	L1-1	Op 1 disp from XR1	Op 2 disp from XR2		_
8B	L1-1	Op 1 disp	Operand 2	2 address	
9B	L1-1	Op 1 disp from XR2	Op 2 disp from XR1		
АВ	L1-1	Op 1 disp from XR2	Op 2 disp from XR2		

¹ The Q-byte designates the operand length:

Operation

The single character at the operand 2 address replaces all the characters to the left of the first significant digit in operand 1. Only the decimal digits 1 through 9 are significant.

For example, if the leftmost byte of a field to be printed contains a dollar sign, the first operand address should be the address of the byte to the right of the dollar sign.

The operation proceeds from left to right. Filling operand 1 with the character from operand 2 or encountering a significant digit in operand 1 ends the operation.

Program Notes

- Operand 2 remains unchanged.
- At the end of this operation, the address recall register contains the address of the first significant digit; if no significant digit is found, it contains the address of the byte to the right of the first operand. This new information remains in the register until the system executes the next decimal-add, decimal-subtract, branch, test-I/Oand-branch, or insert-and-test-character instruction.

Resulting Program Status Byte Settings

L1-1 = the number of bytes in operand 1 minus 1.

Operand 2 is a single-byte field.


² Address operand 1 by its leftmost position.

Example

Instruction

	1		·		
l OB	09	00	B6	00	10
L	L				

Operand 1 Before Operation




Operand 2 Before and After Operation



0010 ← Storage Position

Operand 1 After Operation



Note: The first operand does not include address 00B5.

Address Recall Register After Operation

00 B8

MOVE LOGICAL IMMEDIATE

Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
Byte 1	Byte 2	Byte 3 Byte	4
3C	1	Operand 1 addres	S
7C	ı	Op 1 disp from XR1	
вс	1	Op 1 disp from XR2	

¹ I = one byte of immediate data (for example, one byte of actual data or a single-byte mask).

SET BITS ON MASKED

Op Code (hex) Byte 1	(Q-Byte ¹ (binary) Byte 2	Operand Address ² (hex) Byte 3 Byte 4	
3A	xxxx xxxx	Operand 1	address
7A	xxxx xxxx	Op 1 disp from XR1	
ВА	xxxx xxxx	Op 1 disp from XR2	

¹ The Q-byte contains a single-byte binary mask specifying operand bits to be turned on.

Operation

This instruction moves the Q-byte into operand 1.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

Example

Instruction

20	^-	25	CD.
1 36	I AF	Zr	LB
1	1		

Operand 1 Before Operation



2FCB ← Storage Position

Operand 1 After Operation



2FCB ← Storage Position

Operation

The system examines the Q-byte, bit by bit. Whenever it encounters a binary 1 in the Q-byte, it sets the corresponding bit in the operand byte to 1; whenever the system encounters a binary 0 in the Q-byte, it leaves the corresponding bit in the operand unchanged.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

Example

Instruction

ļ	3A	01011010	00	20
1	- , .	0.0		

Operand 1 Before Operation

00001100

0020 - Storage Position

Operand 1 After Operation

01011110

²Operand 1 is a single-byte field; operand 2 is not used.

²Operand 1 is a single-byte field; operand 2 is not used.

SET BITS OFF MASKED

Op Code (hex)	Q-Byte ¹ (binary)	Operand Address ² (hex)	
Byte 1	Byte 2	Byte 3	Byte 4
3B	xxxx xxxx	Operand 1	address
7B	xxxx xxxx	Op 1 disp from XR1	
ВВ	xxxx xxxx	Op 1 disp from XR2	

¹The Q-byte contains a single-byte binary mask specifying operand bits to be turned on.

Operation

The system examines the Q-byte, bit by bit. Whenever it encounters a binary 1 in the Q-byte, the system sets the corresponding bit in the operand byte to 0; whenever it encounters a binary 0 in the Q-byte, it leaves the corresponding bit in the operand unchanged.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

Example

Instruction

ЗВ	10000001	00	30

Operand 1 Before Operation

01111001

0030 ← Storage Position

Operand 1 After Operation

01111000

0030 ← Storage Position

²Operand 1 is a single-byte field; operand 2 is not used.

STORE REGISTER

Op Code (hex)	Q-Byte ¹ (binary)	Operand Address ² (hex)	
Byte 1	Byte 2	Byte 3	Byte 4
34	Rx	Operand	1 address
74	Rx	Op 1 disp from XR1	
B4	Rx	Op 1 disp from XR2	

¹Rx specifies the register whose contents are to be stored.

Example


Instruction

34 00001000 32 BB

Address Recall Register

0A	CD

Operand Before Operation



Operand After Operation

0A	CD	
32BA	32BB	

Operation

This instruction places the contents of the register specified by the Q-byte in the two-byte field specified by the operand address. The Q-bytes used to specify various registers are:

Q-Byte Binary	Hex	Register Specified
0000 0000	00	None. The system ignores (no-ops) the instruction.
0000 0001	01	XR1.
0000 0010	02	XR2.
0000 0100	04	Program status register.
0000 1000	80	Address recall register.
0001 0000	10	Instruction address register.
0010 0000	20	Instruction address register.
0100 0000	40	None (see <i>Enable START Light</i> in this chapter).
1000 0000	80	None. The system ignores (no-ops) the instruction.

Program Note

This instruction is used to store only one register at a time.

Resulting Program Status Byte Settings

Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

LOAD REGISTER

Op Code (hex)	Q-Byte ¹ (binary)	Operand Add	dress ²
Byte 1	Byte 2	Byte 3	Byte 4
35	Rx	Operand	1 address
75	Rx	Op 1 disp from XR1	
B5 .	Rx	Op 1 disp from XR2	

¹ Rx specifies the register into which data is to be loaded.

Operation

This instruction moves data from the 2-byte field specified by the operand address into the register specified by the Q-byte. The Q-bytes used to specify various registers are:

Q-Byte Binary	Hex	Register Specified
0000 0000	00	None. The system ignores (no-ops) the instruction.
0000 0001	01	XR1.
0000 0010	02	XR2.
0000 0100	04	Program status register.
0000 1000	80	Address recall register.
0001 0000	10	Instruction address register.
0010 0000	20	Instruction address register.
0100 0000	40	None (see <i>Disable START</i> Light in this chapter).
1000 0000	80	None. The system ignores (no-ops) the instruction.

Program Notes

- This instruction is used to load only one register at a
- The six rightmost bits (bits 10-15) of the program status register serve as condition indicators. These are commonly referred to as the program status byte throughout this manual. The other program status register bits are not used.
- You can use this instruction to perform an unconditional branch without disturbing the address recall register; simply load the branch-to address into the instruction address register. At the end of this instruction, the program advances to the instruction at the address specified by the contents of the instruction address register.

Resulting Program Status Byte Settings


This instruction does not affect the program status register unless that is the register specified by the instruction.

Example


Instruction

35	00000100	00	11	

Operand



Program Status Register Before Operation



Program Status Register After Operation

0000	0000	0000	00010
0	7	8	15 ← Bits
Bvt	e 0	Bv	rte 1

²Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

LOAD INDEX REGISTER

Op Code (hex)	Q-Byte ¹ (hex)	Operand Ad	Operand Address ² (hex)	
Byte 1	Byte 2	Byte 3	Byte 4	
C2	Rx	Direct ad	dress	
D2	Rx	Op 1 disp from XR1		
E2	Rx	Op 1 disp from XR2		

¹Rx specifies the index register to be loaded:

XR1 = hex 01 or 03

HALT PROGRAM LEVEL

Op Code (hex) Byte 1	Q-Byte ¹ (hex) Byte 2	R-Byte ² (hex) Byte 3
F0	00	00

¹Q-byte should be hex 00, although it is not examined for this instruction.

Operation

The system advances to the next sequential instruction without performing any operation.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

Operation

This instruction loads the value specified by instruction byte 3 or instruction bytes 3 and 4 into the index register specified by the Ω -byte.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

Example

Instruction

D2	02	05

Index Register 1

2A	15

Index Register 2 After Operation

2A	1A

SUPERVISOR CALL

Op Code	Q-Byte	R-Byte
(hex)	(hex)	(hex)
Byte 1	Byte 2	Byte 3
F4	xx	00

Operation

This instruction passes control to the system. If you use this instruction in your program, a program check will occur.

Resulting Program Status Byte Settings

XR2 = hex 02 or 00

²A direct address is loaded when the instruction has a C2 op code. When the op code is D2, the system adds the instruction byte 3 value to the contents of XR1 and stores the result in the index register specified by the Q-byte. When the op code is E2 the system adds the instruction byte 3 value to the contents of XR2 and stores the result in the index register specified by the Q-byte.

²R-byte should be hex 00, although it is not examined for this instruction.

Logical Instructions

COMPARE LOGICAL CHARACTERS

Op Code (hex)	Q-Byte ¹ (hex)	Operand Add	Iresses ²		
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
0D	L-1	Operand 1	address	Operand 2	address
1D	L-1	Operand 1	address	Op 2 disp from XR1	
2D	L-1	Operand 1	address	Op 2 disp from XR2	
4D	L-1	Op 1 disp from XR1	Operand 2	address	
5D	L-1	Op 1 disp from XR1	Op 2 disp from XR1		
6D	L-1	Op 1 disp from XR1	Op 2 disp from XR2		
8D	L-1	Op 1 disp from XR2	Operand 2	address	
9D	L-1	Op 1 disp from XR2	Op 2 disp from XR1		
AD	L-1	Op 1 disp from XR2	Op 2 disp from XR2		

¹ The Q-byte designates the operand length:

Operation

This instruction compares operand 1 with operand 2, byte by byte, and sets the condition register according to the result of the comparison. The comparison treats each operand as a binary quantity; that is, corresponding bytes from the two operands are compared, bit for bit.

Program Note

Neither operand is altered by the instruction.

Bit	Name	Condition Indicated
7	Equal	Operand values are equal
6	Low	First operand value smaller than second operand value
5	High	First operand value greater than second operand value
4	Decimal overflow	Bit not affected
3	Test false	Bit not affected
2	Binary overflow	Bit not affected

L-1 = number of bytes in operand 1 minus 1.

Maximum length of each operand is 256 bytes; both operands must be the same length.


²The operands may overlap. Address operands by their rightmost byte.

Example


Instruction

	02	00	10	00	02
טט	02	00	12	UU	02


Operand 1 Before and After Operation



Operand 2 Before and After Operation



Program Status Byte Before Operation



Program Status Byte After Operation

COMPARE LOGICAL IMMEDIATE

Op Code (hex)	Q-Byte ¹ (hex)	Operand Ac	ldress ²
Byte 1	Byte 2	Byte 3	Byte 4
3D	1	Operand	1 address
7 D	ı	Op 1 disp from XR1	
BD	1	Op 1 disp from XR2	

 $^{^{1}}$ I = one byte of immediate data (that is, one byte of actual data that is to be used in binary form).


Example

Instruction

3D	7F	00	21

Operand 1 Before and After Operation

Program Status Byte After Operation



Operation

This instruction compares all the bits in the Q-byte with all the bits in operand 1 and stores the result in the program status byte.

Program Note

Neither the Q-byte nor operand 1 is changed by this operation.

Bit	Name	Condition Indicated
7	Equal	Operand 1 value equal to Q-byte value
6	Low	Operand 1 value less than Q-byte value
5	High	Operand 1 value greater than Q-byte value
4	Decimal overflow	Bit not affected
3	Test false	Bit not affected
2	Binary overflow	Bit not affected

²Operand 1 is a single-byte field; operand 2 is not used.

TEST BITS ON MASKED

Op Code (hex)	Q-Byte ¹ (binary)	Operand Address ² (hex)	
Byte 1	Byte 2	Byte 3	Byte 4
38	xxxx xxxx	Operand 1	address
78	xxxx xxxx	Op 1 disp from XR1	
B8	xxxx xxxx	Op 1 disp from XR2	

¹ The Q-byte contains a single-byte binary mask specifying operand bits for testing.

Example


Instruction

38	00010110	00	21

Operand 1 Before and After Operation



Program Status Byte After Operation



Operation

This instruction tests specified bits in the operand byte for an on state. For each mask bit (Q-byte bit) on, the system tests the corresponding bit in the operand. If any tested bit is off, the system turns the test false indicator (in the program status register) on.

Program Notes

- The operand and Q-byte remain unchanged.
- Test false condition is turned off by system reset, using test false as a condition in a branch-on-condition or a jump-on-condition instruction, or by loading a binary 0 into program status register bit 11 (bit 3 of the rightmost program status register byte).

Bit	Name	Condition Indicated
7	Equal	Bit not affected
6	Low	Bit not affected
5	High	Bit not affected
4	Decimal overflow	Bit not affected
3	Test false	One of the tested bits not on
2	Binary overflow	Bit not affected

²Operand 1 is a single-byte field; operand 2 is not used.

TEST BITS OFF MASKED

Op Code (hex)	Q-Byte ¹ (binary)	Operand Add	dress ²
Byte 1	Byte 2	Byte 3	Byte 4
39	xxxx xxxx	Operand	1 address
79	xxxx xxxx	Op 1 disp from XR1	
В9	xxxx xxxx	Op 1 disp from XR2].


¹ The Q-byte contains a single-byte binary mask specifying operand bits for testing.

Example


Instruction

39	01101100	00	25
----	----------	----	----

Operand 1 Before and After Operation



Program Status Byte After Operation



Operation

This instruction tests specified bits in the operand byte for a binary 1. For each mask bit (Q-byte bit) that is a 1, the system tests the corresponding bit in the operand. If any tested bit is a 1, the system turns the test false indicator (in the program status register) on.

Program Notes

- The operand and Q-byte remain unchanged.
- Test false condition is turned off by system reset, using test false as a condition in a branch-on-condition or jump-on-condition instruction, or by loading a binary 0 into program status register bit 11 (bit 3 of the rightmost program status register byte).

Bit	Name	Condition Indicated
7	Equal	Bit not affected
6	Low	Bit not affected
5	High	Bit not affected
4	Decimal overflow	Bit not affected
3	Test false	One of tested bits on
2	Binary overflow	Bit not affected

²Operand 1 is a single-byte field; operand 2 is not used.

BRANCH ON CONDITION

Op Code (hex)	Q-Byte ¹ (binary)	Branch-To A	Address
Byte 1	Byte 2	Byte 3	Byte 4
CO	xxxx xxxx	Direct ad	dress
D0	xxxx xxxx	Disp from XR1	
E0	xxxx xxxx	Disp from XR2	

¹ The Q-byte contains a binary mask specifying which program status register positions are tested by the instruction.

Operation

This instruction tests the program status register (rightmost byte) under control of the Q-byte. If the register satisfies the condition established by the Q-byte, the system places the address of the next sequential instruction in the address recall register, places the branch-to address in the instruction address register, and branches to the branch-to address. If the register does not satisfy at least one condition established by the Q-byte, the system places the address of the next sequential instruction in the instruction address register, and the program advances to the next sequential instruction.

The Q-byte defines what conditions are tested and whether the branch is to occur on condition true (program status register bit is 1) or condition false (program status register bit is 0). When bit 0 of the Q-byte is 1, the branch occurs on condition true; when bit 0 is 0, the branch occurs on condition false.

Bits 2 through 7 of the Q-byte define the program status register rightmost-byte bits to be tested. These bits, and the conditions they represent, are:

Bit	Condition Tested
1	None (bit should be set to 0)
2	Binary overflow
3	Test false
4	Decimal overflow
5	High
6	Low
7	Equal

When bit 0 is 1 (condition true), the branch occurs if any of the conditions tested is 1. When bit 0 is 0 (condition false), the branch occurs if all of the conditions tested are 0.

Program Notes

- The address placed in the address recall register remains there until a decimal-add, decimal-subtract, test-I/Oand-branch, insert-and-test-characters, load-register, addto-register, or another branch-on-condition instruction is executed.
- When the program status byte is not equal to hex 00:
 - Q-byte of hex 80, x7, or xF (where x is 0, 1, 2, 3, 4, 5, 6, or 7) causes the system to ignore (no-op) the instruction.
 - Q-byte of hex 00, x7, or xF (where x is 8, 9, A, B,
 C, D, E, or F) causes an unconditional branch.
- When the program status byte is hex 00, or is loaded with hex 00:
 - Q-byte of hex x7 or xF (where x is 0, 1, 2, 3, 4, 5, 6, or 7) causes an unconditional branch. (Hex 80 still causes a no-op to occur.)
 - Q-byte of hex x7 or xF (where x is 8, 9, A, B, C, D, E, or F) causes the system to ignore (no-op) the instruction. (Hex 00 still causes an unconditional branch.)

Bit	Name	Condition
7	Equal	Bit not affected
6	Low	Bit not affected
5	High	Bit not affected
4	Decimal overflow	Turned off if tested; otherwise not affected
3	Test false	Turned off if tested; otherwise not affected
2	Binary overflow	Bit not affected

Example


Instruction

C0	10001000	02	BF	
0BCC	0BCD	0BCE	OBCF -	Storage Positions


Condition Register Before Operation




Instruction Address Register After Operation



Address Recall Register After Operation



Program Status Byte After Operation



JUMP ON CONDITION

Op Code (hex) Byte 1	Q-Byte ¹ (binary) Byte 2	R-Byte ² (hex) Byte 3
F2	xxxx xxxx	IAR disp

The Q-byte contains a binary mask that indicates which status register bits (the bits in the rightmost byte of the program status register) are tested by the instruction.

Operation

This instruction tests the rightmost byte of the program status register under control of the Q-byte. If the register satisfies the conditions established by the Q-byte, the system adds the value stored in the instruction R-byte (byte 3) to the contents of the instruction address register and stores the result in the instruction address register. The program jumps to the new address stored in the instruction address register at the end of the jump-on-condition operation. If the register does not satisfy the condition(s) established by the Q-byte, the system advances to the next sequential instruction in the program. The Q-byte defines what conditions are tested and whether the jump is to occur on condition true (program status register bit is 1) or condition false (program status register bit is 0). When bit 0 of the Q-byte is 1, the jump occurs on condition true; when bit 0 of the Q-byte is 0, the jump occurs on condition false.

Bits 2 through 7 of the Q-byte define the program status byte to be tested. These bits, and the conditions they represent, are:

Bit	Condition Tested
1	None (bit should be set to 0)
2	Binary overflow
3	Test false
4	Decimal overflow
5	High
6	Low
7	Equal

When bit 0 is 1 (condition true), the jump occurs if any of the indicators tested is on (associated bit is 1). When bit 0 is 0 (condition false), the jump occurs if all of the indicators tested are off (associated bits all are 0).

Program Notes

- When the program status byte is not equal to hex 00:
 - Q-byte of hex 80, x7, or xF (where x is 0, 1, 2, 3, 4, 5, 6, or 7) causes the system to ignore (no-op) the instruction.
 - O-byte of hex 00, x7, or xF (where x is 8, 9, A, B, C, D, E, or F) causes an unconditional jump.
- When the program status byte is hex 00, or is loaded with a hex 00:
 - Q-byte of hex x7 or xF (where x is 0, 1, 2, 3, 4, 5, 6, or 7) causes an unconditional jump. (Hex 80 still causes a no-op to occur.)
 - Q-byte of hex x7 or xF (where x is 8, 9, A, B, C, D, E, or F) causes the system to ignore (no-op) the instruction. (Hex 00 still causes an unconditional jump.)

Bit	Name	Condition Indicated
7	Equal	Bit not affected
6	Low	Bit not affected
5	High	Bit not affected
4	Decimal overflow	Turned off if tested; otherwise not affected
3	Test false	Turned off if tested; otherwise not affected
2	Binary overflow	Bit not affected

²The R-byte is a displacement which, when added to the address in the instruction address register, provides a jump-to address.

Example


Instruction

F2	00110000	0F	
0BBD	OBBE	0BBF ← Storage Position	s

Instruction Address Register After Operation



Program Status Byte Before Operation



Program Status Byte After Operation

Input/Output Handling Instructions

LOAD PRINT BELT IMAGE REGISTER

Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
Byte 1	Byte 2	Byte 3 Byte	4
31	E4	Operand 1 addre	SS
74		Op 1 disp	
71	E4	from XR1	
D.1		Op 1 disp	
B1 E4		from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of E1, E3, E5, or E7 through EF is invalid and causes a program check.

Operation

This instruction transfers the print belt image from operand 1 in main storage to the print belt image register in system logic.

Program Notes

- The operand field can be used by the program for any desired function after the print belt image register is loaded for the job being run.
- Systems equipped with the serial printer ignore (no-op) this instruction.
- The system loops on the instruction if the print buffer is busy, executing the instruction when the print buffer becomes not busy.
- The system loops on the instruction if a PRINT function key is being processed.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

LOAD CHARACTER SET SIZE REGISTER

Op Code (hex)	Q-Byte ¹ (hex)		
Byte 1	Byte 2	Byte 3 B	yte 4
31	E2	Operand 1 add	dress
71	E2	Op 1 disp from XR1	
B1	E2	Op 1 disp from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of E1, E3, E5, or E7 through EF is invalid and causes a program check.

Operation

This instruction transfers the line printer character-set size from the operand field specified by the operand address to the printer character-set size register.

Program Notes

- Data stored in operand 1 is not altered by this instruction.
- If the print buffer is busy when the system issues this instruction, the program loops on the instruction until the buffer is no longer busy, then the system executes instruction.
- If a PRINT function key is processed when this instruction is issued, the program loops on the instruction until function key processing is complete.
- Systems equipped with the serial printer ignore (no-op) this instruction.

Resulting Program Status Byte Settings

Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

²Operand 1 is a 2-byte field addressed by its rightmost byte. The leftmost byte of the operand is not used; the rightmost byte of the operand must contain two hex digits specifying the number of characters on the print belt being used. Operand 2 is not used.

LOAD PRINTER DATA ADDRESS REGISTER

Op Code (hex)	Q-Byte ¹ (hex)		
Byte 1	Byte 2	Byte 3 Byte	4
31	E6	Operand 1 addre	ess
71	E6	Op 1 disp from XR1	
B1	E6	Op 1 disp from XR2	

¹ With an op code of 31, 71, or B1, a Q-byte of EI, E3, E5, or E7 through EF is invalid and causes a program check.

LOAD FORMS LENGTH AND CURRENT LINE NUMBER

Op Code (hex)	Q-Byte ¹ (hex)	Operand Add	Operand Address ² (hex)	
Byte 1	Byte 2	Byte 3	Byte 4	
31	E0	Operand	1 address	
71	E0	Op 1 disp from XR1		
B1	E0	Op 1 disp from XR2		

¹With an op code of 31, 71, or B1, a Q-byte of E1, E3, E5, or E7 through EF is invalid and causes a program check.

Operation

This instruction transfers the address of the printer data field in main storage to the printer data address register.

Program Notes

- Data stored in the operand is not altered by this instruction.
- If the print buffer is busy when the system issues this instruction, the program loops on the instruction until the print buffer is no longer busy, then the system executes the instruction.
- The system loops on this instruction if a PRINT function key is being processed.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

Operation

This instruction transfers data from the operand to the forms length and line number register associated with the printer.

Program Notes

- Data stored in the operand is not altered by this instruction.
- The system loops on this instruction if the carriage is busy, and executes the instruction when the carriage is not busy.
- The system loops on this instruction if a PRINT function key is being processed.

Resulting Program Status Byte Settings

Operand 1 is a 2-byte field addressed by its leftmost byte. The operand contains the address of the field containing data to be printed by the system. Operand 2 is not used.

Operand 1 is a 2-byte field addressed by its rightmost byte. The rightmost byte holds the current line number; the leftmost byte holds the forms length. Operand 2 is not used.

START PRINTER IOB

for this instruction.

Op Code (hex) Byte 1	Q-Byte ¹ (hex) Byte 2	R-Byte ² (hex) Byte 3
F3	xx	00

¹E0 specifies continuous forms mode. 90 specifies single form/ledger cards mode. With an op code of F3, a Q-byte of E1 through EF or 91 through 9F is invalid and causes a program check.
²R-byte should be hex 00 although it is not examined

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

Operation

This instruction initiates the print, space, skip, or check reset operation specified by the Q-byte in the printer IOB. (See *Printer IOB and NCPODSW* in Chapter 5.)

Program Notes

- This instruction is always accepted.
- The program must build the IOB and put it on the queue before issuing the start-printer instruction.
- If a unit-check condition exists that prevents execution
 of the instruction and the IOB does not reset the check
 indication, or if the printer is not ready, the system sets
 the no-op bit in the status byte and the program advances
 to the next sequential instruction.
- If the printer is busy, the system waits until the printer is no longer busy, then executes the IOB.
- Never issue a start-printer-IOB instruction with a Q-byte of E0 when the next IOB is for single form/ledger cards; results are unpredictable.
- No operation is performed on the instruction if a start-printer-IOB instruction is issued with Q-byte of E0 while the hardware switch is set at the single form/ledger cards setting. No operation is performed with a Q-byte of 90 while the hardware switch is set at the continuous-form setting. If the Q-byte is 90 and the control store transient area is not loaded, a processor check occurs.

SENSE FORMS LENGTH AND CURRENT LINE NUMBER

SENSE PRINTER STATUS

1		Operand A	perand Address ²	
Byte 1	Byte 2	Byte 3	Byte 4	
30	E0	Operand	Operand 1 address	
70	E0	Op 1 disp from XR1		
В0	E0	Op 1 disp from XR2	:	

With an op code of 30, 70, or B0, a Q-byte of EI, E2, or E5 through EF is invalid and causes a program check.

Operand 1 is a 2-byte field addressed by its rightmost byte. The leftmost byte holds the forms length; the rightmost byte holds the current line number. Operand 2 is not used.

Op Code (hex)	Q-Byte ¹ (hex) Byte 2	Operand Ad	Operand Address ² (hex)	
Byte 1		Byte 3	Byte 4	
30	xx	Operand	1 address	
70	xx	Op 1 disp from XR1		
В0	xx	Op 1 disp from XR2	:	

E3 specifies printer status bytes 0 and 1.

E4 specifies printer status bytes 2 and 3.

With an op code of 30, 70, or B0, a Q-byte of E1, E2, or E5 through EF is invalid and causes a program check.

Operation

This instruction transfers data from the printer forms length register and the printer current line number register to operand 1.

Program Notes

- Data previously stored in operand 1 is replaced by new data from the registers.
- If the carriage is moving, the destination line is stored.
 - Data in the registers is not changed by this instruction.
 - A sense instruction is accepted at any time.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

Operation

This instruction transfers the two bytes of printer status data specified by the Q-byte to the 2-byte main storage field specified by the operand address.

Program Note

The printer accepts this instruction immediately.

Resulting Program Status Byte Settings

²Operand 1 is a 2-byte field addressed by its rightmost byte. Status byte 0 or 2 is stored in the leftmost byte of the operand; status byte 1 or 3 is stored in the rightmost operand byte. Operand 2 is not used.

START KEYBOARD/DISPLAY SCREEN IOB

Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
Byte 1	Byte 2	Byte 3
F3	10	00

With an op code of F3, a Q-byte of 11, 12, 13, 15, or 17 through 1F is invalid and causes a program check

Operation

This instruction initiates the operation specified by the keyboard/display screen IOB in the appropriate priority. (See *IOB Definition and Usage* in Chapter 7.)

Program Notes

- The program must build the keyboard/display screen IOB before issuing the start-keyboard/display-screen-IOB instruction.
- The program must load the address of the IOB with a keyboard/display-screen-IOB instruction before issuing the start-keyboard/display-screen-IOB instruction.
- If this instruction causes execution of an IOB that selects one of the three keyboard operating modes, the system enables the keyboard.
- If bit 3 or bit 7 of the IOB flag byte is set on, flag byte bits 0 and 1 must both be off. Otherwise, results are unpredictable.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

DISABLE KEYBOARD

Op Code (hex) Byte 1	Q-Byte ¹ (hex) Byte 2	R-Byte ² (hex) Byte 3
F3	14	00

With an op code of F3, a Q-byte of 11, 12, 13, 15, or 17 through 1F is invalid and causes a program check.

Operation

This instruction disables the keyboard.

Program Note

Issuing a start-keyboard/display-screen-IOB instruction for an IOB that places the keyboard in one of the three operating modes (basic data entry, sequential data entry, or controlled sequential data entry) enables the keyboard.

Resulting Program Status Byte Settings

² R-byte should be hex 00, although it is not examined in this instruction.

²R-byte should be hex 00, although it is not examined for this instruction.

DISABLE KEYBOARD, START IOB, AND CALL OPERATOR

Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
Byte 1	Byte 2	Byte 3
F3	16	00

With an op code of F3, a Q-byte of 11, 12, 13, 15, or 17 through 1F is invalid and causes a program check

Operation

This instruction performs the following functions:

- 1. Disables the keyboard.
- Performs all operations specified by the keyboard/ display screen IOB in the priorities described in the keyboard/display screen IOB format in Chapter 7.
- 3. Flashes the display screen.

Subsequent depression of the ERROR RESET key stops the flashing, initiates a system interrupt, and reenables the keyboard.

Program Note

The IOB started by this instruction should not select one of the three operating modes, because the system enables the keyboard automatically if an operating mode is selected.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

LOAD KEYBOARD/DISPLAY SCREEN IOB ADDRESS

Op Code (hex)	Q-Byte ¹ (hex)	Operand Ad	ddress ²
Byte 1	Byte 2	Byte 3	Byte 4
31	10	Operand	1 address
71	10	Op 1 disp from XR1	
B1	10	Op 1 disp from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of 11,12, or 14 through 1F is invalid and causes a program check.

Operation

This instruction transfers the contents of the operand to the keyboard/display screen IOB address register.

Program Notes

- Data stored in the operand is not altered by this instruction.
- Do not issue this instruction while the keyboard is enabled because interrupts are unpredictable when they are enabled. If the instruction is issued while the keyboard is enabled in the basic data entry (BDE) mode, the system loops on the instruction until the keyboard is no longer enabled, then executes the instruction.

Resulting Program Status Byte Settings

²R-byte should be hex 00, although it is not examined for this instruction.

Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

LOAD KEYBOARD/DISPLAY SCREEN INTERRUPT HANDLER ADDRESS

Op Code (hex)	Q-Byte ¹ (hex)	Operand A (hex)	Operand Address ² (hex)	
Byte 1	Byte 2	Byte 3	Byte 4	
31	13	Operano	1 1 address	
71	13	Op 1 disp from XR1		
B1	13	Op 1 disp from XR2		

¹With an op code of 31, 71, or B1, a Q-byte of 11, 12, or 14 through 1F is invalid and causes a program check.

SENSE ADDRESS/DATA SWITCHES

Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
Byte 1	Byte 2	Byte 3	Byte 4
30	00	Operand	1 address
70	00	Op 1 disp from XR1	
В0	00	Op 1 disp from XR2	

With an op code of 30, 70, or B0, a Q-byte of 01 through 0F is invalid and causes a program check.

Operation

This instruction transfers the contents of the operand to the keyboard/display screen interrupt-handler address register.

Program Notes

- Data stored in the operand is not altered by this instruction.
- Do not issue this instruction while the keyboard is enabled because interrupts are unpredictable when they are enabled. If the instruction is issued and the keyboard is enabled in the basic data entry (BDE) mode, the system loops on the instruction until the keyboard is no longer enabled, then executes the instruction.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

Operation

This instruction transfers hex digits set up in the ADDRESS/DATA switches (on the CE panel) to the 2-byte operand specified by the operand address.

Program Notes

- Data previously stored in the operand is replaced by data set up in the ADDRESS/DATA switches.
- The system accepts a sense instruction at any time.

Resulting Program Status Byte Settings

Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Operand 1 is a 2-byte field addressed by its rightmost byte. The left-most operand byte receives data from ADDRESS/DATA switches 1 and 2; the rightmost operand byte receives data from address/data switches 3 and 4. Operand 2 is not used.

LOAD DISKETTE CONTROL FIELD ADDRESS REGISTER LOAD DISKETTE DATA FIELD ADDRESS REGISTER

Op Code (hex)	Q-Byte ¹ (hex)	Operand Ad	Operand Address ² (hex)	
Byte 1	Byte 2	Byte 3	Byte 4	
31	D0	Operand	Operand 1 address	
71	D0	Op 1 disp from XR1		
B1	D0	Op 1 disp from XR2		

 $^{^{1}}$ With an op code of 31, 71, or B1, a Q-byte of D2 through DF is invalid and causes a program check.

Op Code (hex)	Q-Byte ¹ (hex)	Operand Add	Operand Address ² (hex)	
Byte 1	Byte 2	Byte 3	Byte 4	
31	D1	Operand	Operand 1 address	
71	D1	Op 1 disp from XR1		
В1	D1	Op 1 disp from XR2		

¹With an op code of 31, 71, or B1, a Q-byte of D2 through DF is invalid and causes a program check.

Operation

This instruction loads the address of the diskette control field from main storage into the diskette control field address register.

Program Note

Operand 1 is not changed by this instruction.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

Operation

This instruction loads the address of the diskette data field from main storage into the diskette data address register.

Program Note

Operand 1 is not changed by this instruction.

Resulting Program Status Byte Settings

²Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

SEEK DISKETTE TRACK OR RECALIBRATE DISKETTE

Op Code	Q-Byte ¹	R-Byte
(hex)	(hex)	(hex)
Byte 1	Byte 2	Byte 3
F3	D0	00

With an op code of F3, a Q-byte of D3 or D8 through DF is invalid and causes a program check.

Operation

This instruction moves the diskette read/write head to the track specified by the diskette control field. If hex FF is specified as the track address, the system seeks to track 00 and recalibrates the access mechanism to 00.

Program Notes

- A recalibrate operation must be performed to clear a diskette drive not-ready indication.
- If the diskette drive has an associated unit check that
 prevents execution of the instruction, or if the drive is
 not ready for any instruction except a recalibratediskette instruction, the system sets the diskette no-op
 status bit and advances to the next sequential instruction
 without performing the seek operation.
- If the diskette has an associated unit-check condition that does not prevent instruction execution, the system executes the instruction and resets the unit-check status bit.

- An invalid address or seek failure is detected when the system compares the control field to the ID field from the diskette sector during the next read or write operation.
- A single-track seek has some unique functional characteristics that improve save/restore performance. A single-track-seek instruction requires a maximum of 170.83 milliseconds to execute and considerably decreases the time required to handle a following diskette read or write instruction. Seek for other than a single track requires a maximum of 106 + 53 (SD) ms (SD = seek displacement in tracks). Recalibrate time is 4.346 seconds, maximum.

Resulting Program Status Byte Settings

READ DISKETTE DATA AND CONTROL RECORD

Op Code	Q-Byte ¹	R-Byte
(hex)	(hex)	(hex)
Byte 1	Byte 2	Byte 3
F3	D4	00

With an op code of F3, a Q-byte of D3 or D8 through DF is invalid and causes a program check.

Operation

This instruction is similar to the read-diskette-data instruction. The diskette read/write head moves to the track address specified by the control field, then the system reads the number of records specified by the control field into contiguous positions of the diskette data field addressed by the diskette data address register. Reading starts at the record specified by the record number in the diskette control field, with the system adding 1 to the record number and subtracting 1 from the number of records to be read until the operation is complete. The operation ends when the number of records in the control field is hex FF.

If the system detects the end of cylinder during the read operation, it seeks the next sequential cylinder, adds 1 to the cylinder number in the control field, and resets the record number to 01. Whenever the system encounters a track that is flagged as deleted or defective (an ID field of hex FFFFFFF), it always ignores that track and seeks the next sequential track.

There is one essential difference between this instruction and the read-diskette-data instruction. In the read-diskette-data and control-record instruction, when the system detects a control field in the specified sector, it reads the data from the control field into the diskette data field regardless of the character occupying the first position of the diskette control field. In such cases, the system turns on the control-address-mark status bit (byte 1, bit 3).

Program Notes

- A program cannot determine if the field moved is a data field or a control field by issuing a test-diskette instruction. Instead, the program must test the control-addressmark status bit (byte 1, bit 3). If this bit is on, one of the fields transferred is a control field, and the program must examine the records, one by one.
- If the diskette drive has a unit-check condition that prevents execution of the instruction when it is issued, or if the drive is not ready, the system sets the diskette no-op status bit and advances to the next sequential instruction without performing the read operation.
- If the diskette drive has a unit-check condition that does not prevent execution of the instruction, the system executes the instruction and resets the unit-check status bit.

Resulting Program Status Byte Settings

WRITE AND VERIFY DISKETTE DATA

Op Code (hex) Byte 1	Q-Byte ¹ (hex) Byte 2	R-Byte (hex) Byte 3	
F3	D5	00	

With an op code of F3, a Q-byte of D3 or D8 through DF is invalid and causes a program check.

Operation

This instruction moves the read/write head to the track address specified in the diskette control field, then writes the number of records specified by the control field into contiguous positions of the data field addressed by the diskette data address register. Records are written, starting at the record number in the control field. Whenever the system encounters a track flagged as defective, it automatically seeks to the next sequential track.

To write each record, the system first reads the record ID field, then writes hex FB into the AM2 field to indicate that the following field is a data field, then finally writes 128 or 512 bytes of data from 128 or 512 sequential positions of the diskette data field in main storage. The system reads the same data back during the next revolution of the diskette to verify that it is written onto the diskette correctly.

If the system encounters the end of a cylinder during the operation, it automatically seeks to record 1 of the next sequential track to write the next record.

During the write-diskette-and-verify operation, the system adds 1 to the record number and subtracts 1 from the number of records to be accessed as each record is written. If a cylinder boundary is crossed, the system increases the cylinder number by 1 and sets the record number to 01. The other portions of the control field remain unchanged.

Program Notes

- If the diskette drive has a unit-check condition that
 prevents execution of the instruction, or if the drive is
 not ready when the instruction is issued, the system
 sets the diskette-no-op status bit and advances to the
 next sequential instruction without performing the
 write-and-verify-diskette-data instruction.
- If the diskette drive has a unit check that does not prevent execution of the instruction, the system resets the unit-check status and executes the instruction.

Resulting Program Status Byte Settings

WRITE AND VERIFY DISKETTE CONTROL ADDRESS MARKER

Op Code	Q-Byte ¹	R-Byte
(hex)	(hex)	(hex)
Byte 1	Byte 2	Byte 3
F3	D6	00

With an op code of F3, a Q-byte of D3 or D8 through DF is invalid and causes a program check.

Operation

This instruction moves the read/write head to the track address specified by the diskette control field, then writes the number of 128-byte or 512-byte records specified by the control field from the diskette data field addressed by the diskette data address register. Writing starts at the record specified by the record number and continues into sequential sectors of the diskette until the operation is complete.

The difference between this instruction and the write-and-verify-diskette-data instruction is that in this instruction, the system writes hex F8 in the AM2 field before writing the data for each sector. As with the write-and-verify-data instruction, the system verifies the accuracy of data written by reading it during the next revolution of the diskette.

During this operation, if the system encounters a track flagged as defective, the system automatically seeks to the next sequential track. If the system encounters the end of a cylinder, it automatically seeks to record 1 of the next sequential track to write the next record.

During the write-and-verify-diskette-control-address-marker operation, the system adds 1 to the record number and subtracts 1 from the number of records to be accessed as each record is written. If the system crosses a cylinder boundary during the operation, it increases the cylinder number in the control field by 1 and sets the record number to 01. The other portions of the control field remain unchanged.

Program Notes

- If the diskette drive has a unit check that prevents execution of the instruction, or if the drive is not ready when the instruction is issued, the system sets the diskette no-op status bit and advances to the next sequential instruction without performing the write-and-verify-diskette-control-address-marker operation.
- If the diskette drive has a unit-check condition that does not prevent execution of the instruction, the system resets the unit check status and executes the instruction.

Resulting Program Status Byte Settings

READ DISKETTE ID

Op Code (hex) Byte 1	O-Byte ¹ (hex) Byte 2	R-Byte (hex) Byte 3
F3	D2	00

With an op code of F3, a Q-byte of D3 or D8 through DF is invalid and causes a program check.

Operation

The system immediately starts to read data from the track under the read/write head, transferring the four bytes from the first successfully read ID field into the leftmost four positions of the main storage diskette read data field specified by the diskette data address register.

Program Notes

- If the system cannot read at least one ID field on the track successfully, it turns on the no-orient bit in the diskette status byte (byte 2, bit 3).
- This instruction does not cause an automatic seek and the system does not change any portion of the control field.
- If the diskette drive has a unit-check condition that prevents execution of the instruction when it is issued, or if the drive is not ready, the system sets the diskette no-op status bit and advances to the next sequential instruction without performing the read-diskette-ID instruction.
- If the diskette has a unit-check condition that does not prevent execution of the instruction, the system executes the instruction and resets the unit-check status bit.

Resulting Program Status Byte Settings

READ DISKETTE DATA

Op Code	Q-Byte ¹	R-Byte
(hex)	(hex)	(hex)
Byte 1	Byte 2	Byte 3
F3	D1	00

¹With an op code of F3, a Q-byte of D3 or D8 through DF is invalid and causes a program check.

Operation

This instruction initiates an automatic seek to the track address specified in the control field and then, starting at the record number specified in the control field, reads the number of records specified by the control field into contiguous positions of the diskette data field addressed by the diskette data address register.

If the system encounters a track that is flagged defective, it automatically moves to the next track and examines that track number.

If the system encounters the end of cylinder before all the sectors specified for reading are read, the system automatically seeks to record 1 of the next track that is not flagged defective, then continues to read sectors until all specified sectors are read.

As the system performs this operation, it modifies the control field to reflect the current status of the read operation as each record is being read. After the system stops reading each sector, it increases the record number in the control field by 1 and decreases the number of records to be read by 1 if no unit-check condition is detected. If the system crosses a cylinder boundary, it increases the cylinder number in the control field by 1 and sets the record number to 01. The other portions of the control field remain unchanged.

Program Notes

- If the system detects a control field in the specified sector, and the first character in the data field is not a hex C4 or C6 (alphabetic D or F), the system sets the invalid-control-record-status bit (byte 1, bit 1) on, and sets the control-address-mark bit (byte 1, bit 3) on, terminating the read data operation after the field is read. If the system detects a control address mark with a hex C4 or C6 in the first position of the data field, the system ignores that record except to add 1 to the record number in the diskette control field; then the system reads the next record.
- If the diskette drive has a unit check that prevents execution of the instruction when it is issued, or if the drive is not ready, the system sets the diskette no-op status bit and advances to the next sequential instruction without performing the read operation.
- If the diskette drive has a unit-check condition that does not prevent execution of the instruction, the system executes the instruction and resets the unit-check status bit.

Resulting Program Status Byte Settings

WRITE AND VERIFY DISKETTE RECORD ID

Op Code (hex) Byte 1	O-Byte ¹ (hex) Byte 2	R-Byte (hex) Byte 3
F3	D7	00

With an op code of F3, a Q-byte of D3 or D8 through DF is invalid and causes a program check.

Operation

This instruction is used primarily for track initialization and defective track identification.

The instruction writes an entire track of data from the diskette data field in main storage into the track under the read/write head. As the system writes the data, it also numbers the sectors sequentially from 01 through 26 for standard interchange diskettes or 01 through 08 for diskettes in the extended format. After the system writes the ID field and data, it reads the data on the next revolution of the diskette to ensure that the sectors can be read. During this read operation, the system does not transfer the data anywhere.

During a write-and-verify-diskette-record-ID operation, the system increments the record number and decrements the X-byte in the diskette control field in main storage. At the end of the operation, these fields contain decimal 26 or 08 and hex FF, respectively.

If the cylinder portion of the control field contains hex FF at the start of the operation, the record number in the control field is not changed during the write-and-verify-diskette-ID operation; and the system writes hex FFFFFFFF, instead of valid ID data, into the ID field of each sector on the track. (During subsequent diskette operations, the system ignores tracks containing this ID field, and seeks the next sequential cylinder.) During automatic verification of this operation, the system always turns on the length-mismatch bit and the no-orient bit in the diskette status bytes. To verify these ID fields, use the read-ID instruction.

Program Notes

- If the diskette drive has a unit-check condition that prevents execution of the instruction, or if the drive is not ready when the instruction is issued, the system sets the diskette no-op status bit and advances to the next sequential instruction without performing the write-and-verify-diskette-record-ID instruction.
- If the diskette drive has a unit-check condition that does not prevent execution of the instruction, the system resets the unit-check status and executes the instruction.

Resulting Program Status Byte Settings

TEST DISKETTE DRIVE AND BRANCH

Op Code (hex)	Q-Byte ¹ (hex)	Operand Ad (hex)	dress
Byte 1	Byte 2	Byte 3	Byte 4
C1	D0	Direct Ac	ldress
D1	D0	Disp from XR1	
E1	D0	Disp from XR2	

With an op code of C1, D1, or E1, a Q-byte of D1 through DF is invalid and causes a program check.

SENSE DISKETTE STATUS

Op Code (hex)	Q-Byte ¹ (hex)	Operand Add	dress ²		
Byte 1	Byte 2	Byte 3	Byte 4		
30	xx	Operand 1	Operand 1 address		
70	xx	Op 1 disp from XR1			
В0	xx	Op 1 disp from XR2	·		

D2 specifies the diskette status bytes 0 and 1.
 D3 specifies the diskette status bytes 2 and 3.
 With an op code of 30, 70, or B0, a Q-byte of D4 through DF is invalid and causes a program check.

Operation

This instruction tests the diskette drive for a not-ready or unit-check condition. If either condition exists, the program branches to the address specified in the branch-to address part of the instruction. (To determine the cause of the not-ready/unit-check condition, sense status bytes 0, 1, and 2 and test their bits for on conditions.) If neither condition exists, the program does not branch, and the system performs the next sequential instruction.

Program Notes

- A test instruction can be issued anytime, and is always accepted.
- This instruction does not test for a control-address-markrecord-found check.
- If a branch occurs, the system first stores the address of the next sequential instruction in the address recall register and the branch-to address in the instruction address register, then executes the branch.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

Operation

This instruction transfers the two bytes of status data specified by the Q-byte from the diskette status register to the main storage 2-byte field specified by the operand address.

Program Notes

- The diskette drive accepts this instruction immediately.
- All status bits except drive-not-ready are reset by the next diskette seek, read, or write instruction.
- To reset the not-ready bit, make the diskette drive ready, then recalibrate the diskette drive by issuing a disketteseek-to-cylinder-FF instruction.

Resulting Program Status Byte Settings

Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

SENSE DISKETTE CONTROL FIELD ADDRESS REGISTER SENSE DISKETTE DATA ADDRESS REGISTER

Op Code (hex)	Q-Byte ¹ (hex)	Operand Ac	ldress ²
Byte 1	Byte 2	Byte 3	Byte 4
30	D0	Operand	1 address
70	D0	Op 1 disp from XR1	
В0	D0	Op 1 disp from XR2	

With an op code of 30, 70, or B0, a Q-byte of D4 through DF is invalid and causes a program check.

Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)
Byte 1	Byte 2	Byte 3 Byte 4
30	D1	Operand 1 address
70	D1	Op 1 disp from XR1
ВО	D1	Op 1 disp from XR2

¹With an op code of 30, 70, or B0, a Q-byte of D4 through DF is invalid and causes a program check.

Operation

This instruction transfers the 2-byte diskette control field address from the diskette control field address register to the 2-byte main storage field specified by the operand address.

Program Note

The diskette drive accepts this instruction immediately.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

Operation

This instruction transfers the address of the diskette data field in main storage from the diskette data address register to the 2-byte main storage field specified by the operand address.

Program Note

The diskette drive accepts this instruction immediately.

Resulting Program Status Byte Settings

Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

²Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

RESET INTERRUPT

Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5
CO	87	00	04	01

¹The op code, Q-byte, and operand address specify a branch to a general entry location in control storage.

Operation

This instruction resets the interrupt that caused the branch to the current interrupt handler routine. When the reset interrupt operation is complete, the system branches back to the next sequential instruction of the program being processed.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

Input/Output Handling Instructions 3-55

²The control code is also called a request indicator byte (RIB); it specifies the system operation.

WAIT FOR IOB

Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 (hex)		Control Code ² (hex)
Byte 1	87	90 Byte 3	Byte 4 04	8yte 5 02

 $^{^{1}}$ The op code, Q-byte, and operand address specify a branch to a general entry location in control storage.

Operation

This instruction causes the system to wait for completion of the I/O operation specified in the indicated IOB.

Program Note

When the wait-for-IOB instruction is issued, XR1 must contain the address of the IOB for which the system is to wait.

Resulting Program Status Byte Settings

²The control code is also called a request indicator byte (RIB); it specifies the system operation.

DISABLE BSCA, KEYBOARD, AND INQUIRY INTERRUPTS

Op Code ¹ (hex)	Q-Byte ¹ (hex)				de ²		
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
CO	87	00	04	09	3	3	3

¹ The op code, Q-byte, and operand address specify a branch to a general entry location in control storage. When the disable operation is complete, the system branches back to the next sequential instruction of the program being processed.

Byte 5 of the control code is also called a request indicator byte (RIB); it specifies the system operation.

Resulting Program Status Byte Settings

Bytes 6, 7, and 8 (in control code) specify which interrupts are disabled:

^{40 00 00} specifies BSCA interrupt.

^{20 00 00} specifies keyboard interrupt.

^{00 00 01} specifies inquiry interrupt. (This code is valid only with the System/32 SCP provided by IBM.) Combinations of the above coding are valid. For example, 20 00 01 specifies keyboard and inquiry interrupts.

START DISK IOB

Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 (hex)	Address ¹	Control Code ² (hex)
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5
CO	87	00	04	03

¹ The op code, Q-byte, and operand address specify a branch to a general entry location in control storage.

Operation

This instruction starts the operation specified by the disk IOB. When the start operation is complete, the system branches back to the next sequential instruction of the program being processed.

Program Note

XR1 must contain the address of the disk IOB when the program issues the start-disk-IOB instruction.

Resulting Program Status Byte Settings

² The control code is also called a request indicator byte (RIB); it specifies the system operation.

ENABLE BSCA, KEYBOARD, AND INQUIRY INTERRUPTS

Op Code ¹ (hex)	Q-Byte ¹ Operand 1 Address ¹ (hex)			Control Co	ode ²		:
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
C0	87	00	04	0A	3	3	3

¹ The op code, Q-byte, and operand address specify a branch to a general entry location in control storage. When the enable operation is complete, the system branches back to the next sequential instruction of the program being processed.

Byte 5 of the control code is also called a request indicator byte (RIB); it specifies the system operation.

Bytes 6, 7, and 8 (in control code) specify which interrupts are enabled:

Resulting Program Status Byte Settings

^{40 00 00} specifies BSCA interrupt.

^{20 00 00} specifies keyboard interrupt.

^{00 00 11} specifies inquiry interrupt. (This code is valid only with the IBM System/32 SCP provided by IBM.) Combinations of the above coding are valid. For example, 20 00 01 specifies keyboard and inquiry interrupts.

INITIALIZE DISKETTE DRIVE

Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 (hex)	Operand 1 Address 1 (hex)		Control Code ² (hex)		
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
C0	87	00	04	0F	00	01	00

 $^{^{}m I}$ The op code, Q-byte, and operand address specify a branch to a general entry location in control storage.

Operation

This instruction establishes the system control codes needed for diskette unit operations. When the initialize operation is complete, the system branches back to the next sequential instruction of the program being processed.

Program Note

The program must issue this instruction once per job.

Resulting Program Status Byte Settings

²The control code is also called a request indicator byte (RIB); it specifies the system operation.

QUEUE/DEQUEUE PRINTER IOB

Op Code ¹ (hex)	Q-Byte ¹ (hex)	, , , , , , , , , , , , , , , , , , , ,					
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
CO	87	00	.04	0E	3	06	00

 $^{^{1}}$ The op code, Q-byte, and operand address specify a branch to a general entry location in control storage.

Operation

This instruction loads the printer IOB into the system IOB queue, or remóves the IOB from the queue, as specified by byte 6. When the queue/dequeue operation is complete, the system branches back to the next sequential instruction of the program being processed.

Program Note

XR1 must contain the address of the printer IOB when the program issues the queue/dequeue instruction.

Resulting Program Status Byte Settings

The control code is also called a request indicator byte (RIB); it specifies the system operation.

³Byte 6 (in control code) specifies what the system does with the printer IOB:

⁰⁰ loads the IOB in the last position on the system IOB queue.

¹⁰ loads the IOB in the first position on the system IOB queue.

⁰¹ removes the IOB from the system IOB queue.

QUEUE/DEQUEUE KEYBOARD/DISPLAY SCREEN IOB

Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 (hex)	Address	Control Co	ode ²		
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
C0	87	00	04	0E	3	04	00

¹The op code, Q-byte, and operand address specify a branch to a general entry location in control storage.

Operation

This instruction loads the keyboard/display screen IOB into the system IOB queue, or removes the IOB from the queue, as specified by byte 6. When the queue/dequeue operation is complete, the system branches back to the next sequential instruction of the program being processed.

Program Note

XR1 must contain the address of the keyboard/display screen IOB when the program issues the queue/dequeue instruction.

Resulting Program Status Byte Settings

²The control code is also called a request indicator byte (RIB); it specifies the system operation.

³Byte 6 (in the control code) specifies what the system does with the keyboard/display screen IOB:

⁰⁰ loads the IOB in the last position on the system IOB queue.

¹⁰ loads the IOB in the first position on the system IOB queue.

⁰¹ removes the IOB from the system IOB queue.

CONTROL BSCA

Op Code (hex) Byte 1	Q-Byte ¹ (hex) Byte 2	R-Byte ² (hex) Byte 3	
F3	80	xx	

With an op code of F3, a Q-byte of 84 through 8F is invalid and causes a program check.

Control Code (in hex) Function Specified OC Cancel 2-second timeout OA Start 2-second timeout BO Disable BSCA and cancel 2-second timeout BA Disable BSCA and start 2-second timeout CC Enable BSCA and cancel 2-second timeout CA Enable BSCA and start 2-second timeout

Bits 2, 3, 4, 6, and 7 of the control code are not used by the system, but these should always be 0. If bit 0 is 0, the system does not examine bit 1.

Operation

The system performs the function specified by the R-byte (control code) of this instruction:

• Two-Second Timeout: This control instruction is provided to obtain a 2-second delay before the transmission of TTD or WACK. The start 2-second timeout must be given only with the control instruction. When the timeout is completed, an interrupt is generated. The BSCA is not busy when doing a 2-second timeout. It can be terminated by issuing any start BSCA instruction. A previously issued start 2-second timeout will be terminated if a noncontrol instruction is issued. The start 2-second timeout operation must not be issued while the adapter is busy.

The BSCA need not be enabled to complete the 2-second timeout operation with an op-end interrupt.

 Enable/Disable BSCA Control: The enable BSCA function causes the communications adapter to become operable and allows it to connect to the modem and perform data handling functions.

Program Notes

- This is the only instruction that can start the 2-second timeout function. As good programming practice, this instruction should be used to start or cancel the 2-second timeout, and enable or disable the BSCA.
- If the BSCA is busy when a start 2-second timeout instruction is issued, the program loops on the instruction until the BSCA is not busy.
- Issuing a start BSCA receive initial, receive only, or transmit and receive instruction cancels the 2-second timeout.

Resulting Program Status Byte Setting

² The R-byte serves as a control code that specifies the following:

Op Code (hex) Byte 1	Q-Byte ¹ (hex) Byte 2	R-Byte ² (hex) Byte 3	
F3	83	CO	

With an op code of F3, a Q-byte of 84 through 8F is invalid and causes a program check.

Operation

This operation allows the remote station to establish contact so it can transmit a message. The receive initial function is the only one that can be used by a tributary station for establishing contact in a multipoint network. In this operation the local communications adapter monitors the line until it receives an initialization sequence. Upon receiving the initialization sequence, the communications adapter stores the characters received in locations specified by the current address register. The BSCA adds +1 to the address register each time a character is stored. The operation ends and the BSCA generates interrupt request when: (1) the BSCA recognizes a change-of-direction character, (2) the current address register equals the stop address register, or (3) no synchronizing characters are received for three seconds after an initialization sequence is begun. Any of the control functions except start 2-second timeout can be combined with this operation.

Program Notes

- The program must enable the BSCA with a control only instruction and place a BSCA IOB on the system queue before issuing the start BSCA receive initial instruction.
- If the BSCA is busy when the program issues the start BSCA receive initial instruction, the system waits until the BSCA becomes not-busy before it executes the instruction.
- If a BSCA not-ready condition exists, the system advances to the next sequential instruction in the program without initiating the BSCA receive initial operation.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

START BSCA RECEIVE ONLY

Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)	
Byte 1	Byte 2	Byte 3	
F3	81	C0	

With an op code of F3, a Q-byte of 84 through 8F is invalid and causes a program check.

Operation

This operation accepts characters from the line and places them in storage at the location designated by the current address register. The BSCA adds +1 to the current address register each time a character is stored. The receive only operation ends: (1) when a change-of-direction character is received from the line, (2) when the current address register equals the stop address register, or (3) when no synchronizing characters are received from the line for three seconds.

Any of the control functions except start 2-second timeout can be initiated by this instruction.

Program Notes

- The program must enable the BSCA with a control only instruction and place a BSCA IOB on the system queue before issuing the start BSCA receive only instruction.
- If the BSCA is busy when the program issues the start BSCA receive only instruction, the system waits until the BSCA becomes not-busy before it executes the instruction.
- If a BSCA not-ready condition exists, the system advances to the next sequential instruction in the program without initiating the BSCA receive only operation.

Resulting Program Status Byte Settings

The R-byte for a start BSCA receive initial instruction should be CO, as shown.

² The R-byte for a receive BSCA message instruction should be CO, as shown.

START BSCA TRANSMIT AND RECEIVE

Op Code (hex) Byte 1	Q-Byte ¹ (hex) Byte 2	R-Byte ² (hex) Byte 3	
F3	82	CO	

With an op code of F3, a Q-byte of 84 through 8F is invalid and causes a program check.

Operation

This function takes characters from storage at the location designated by the current address register and transmits them on the line to the remote station. The BSCA adds +1 to the current address register each time a character is transmitted. The last character to be transmitted must be a change-of-direction character and must be stored at an address one less than the address contained in the transition address register.

When the current address register is updated to equal the transition address register, the communications adapter stops transmitting and begins receiving characters from the line, storing the characters received into main storage at locations specified by the current address register. The BSCA adds +1 to the current address register each time a character is stored.

The operation ends and the BSCA generates an interrupt request when: (1) a change-of-direction character is received, (2) the current address register equals the stop address register, or (3) no synchronizing characters are received for three seconds. Any of the control functions except start 2-second timeout can be initiated by this instruction.

The transmit-and-receive operation can be used as a transmit only operation by loading the same address into both the transition address register and the stop address register. A transmit-and-receive operation with a zero length transmit field (initial value of the current address register and transition address register the same) is not allowed.

The transmit-and-receive function is provided to reduce line-turnaround time. The transmit-and-receive operation should be used in all transmit sequences that require a response.

Program Notes

- The program must enable the BSCA with a control only instruction and place a BSCA IOB on the system queue before issuing the start BSCA transmit and receive instruction.
- If the BSCA is busy when the program issues the start BSCA transmit and receive instruction, the system waits until the BSCA becomes not-busy before it executes the instruction.
- If a BSCA not-ready condition exists, the system advances to the next sequential instruction in the program without initiating the BSCA transmit and receive operation.

Resulting Program Status Byte Settings

² The R-byte for a start BSCA transmit and receive instruction should be CO, as shown.

LOAD BSCA UNIT DEFINITION TABLE REGISTER

Op Code (hex) Byte 1	Q-Byte ¹ (hex) Byte 2	Operand Address ² (hex) Byte 3 Byte 4	
31	85	Operand 1 address	
71	85	Op 1 disp from XR1	
В1	85	Op 1 disp from XR2	

With an op code of 31, 71, or B1, a Q-byte of 80 or 86 through 8F is invalid and causes a program check.

Operation

This instruction transfers the contents of the 2-byte operand to the BSCA unit definition table register.

Program Notes

- Data stored in the operand is not altered by this instruction.
- If the BSCA is busy when this instruction is issued, the program loops on the load instruction until the BSCA becomes not-busy, then loads the register.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

LOAD BSCA CURRENT ADDRESS REGISTER

Op Code (hex)	Q-Byte ¹ (hex)	Operand Ad (hex)	ldress ²	
Byte 1	Byte 2	Byte 3	Byte 4	
31	84	Operand	1 address	
71	84	Op 1 disp from XR1		
B1	84	Op 1 disp from XR2	Op 1 disp	

¹ With an op code of 31, 71 or B1, a Q-byte of D2 through DF is invalid and causes a program check.

Operation

This instruction transfers the contents of the 2-byte operand to the BSCA current address register.

Program Notes

- Data stored in the operand is not altered by this instruction.
- If the BSCA is busy when this instruction is issued, the program loops on the load instruction until the BSCA becomes not-busy, then loads the register.

Resulting Program Status Byte Settings

Operand 1 is a 2-byte field that is addressed by its rightmost byte. Operand 2 is not used by this instruction.

Operand 1 is a 2-byte field that is addressed by its rightmost byte. Operand 2 is not used in this instruction.

LOAD BSCA INTERRUPT ADDRESS REGISTER

Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)		
Byte 1	Byte 2	Byte 3	Byte 4	
31	83	Operand	1 address	
71	83	Op 1 disp from XR1		
B1	83	Op 1 disp from XR2		

With an op code of 31, 71, or B1, a Q-byte of 80 or 86 through 8F is invalid and causes a program check.

Operation

This instruction transfers the contents of the 2-byte operand (the address of the BSCA interrupt routine) to the BSCA interrupt address register.

Program Notes

- Data stored in the operand is not altered by this instruction.
- If the BSCA is busy when this instruction is issued, the program loops on the instruction until the BSCA becomes not-busy, then loads the register.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

LOAD BSCA STOP ADDRESS REGISTER

Op Code (hex)	Q-Byte ¹ (hex)	Operand Ad (hex)	ldress ²
Byte 1	Byte 2	Byte 3	Byte 4
31	81	Operand	1 address
71	81	Op 1 disp from XR1	
B1	81	Op 1 disp from XR2	:

With an op code of 31, 71, or B1, a Q-byte of 80 or 86 through 8F is invalid and causes a program check.

Operation

This instruction transfers the contents of the 2-byte operand to the stop address register.

Program Notes

- Data stored in the operand is not altered by this instruction.
- If the BSCA is busy when this instruction is issued, the program loops on the instruction until the BSCA becomes not busy, then loads the register.

Resulting Program Status Byte Settings

Operand 1 is a 2-byte field that is addressed by its rightmost byte. Operand 2 is not used in this instruction.

² The operand is a 2-byte field that is addressed by its rightmost byte. Operand 2 is not used in this instruction.

LOAD BSCA TRANSITION ADDRESS REGISTER

Op Code (hex)	Q-Byte ¹ Operand A		dress ²
Byte 1	Byte 2	Byte 3	Byte 4
31	82	Operand	1 address
71	82	Op 1 disp from XR1	
B1	82	Op 1 disp from XR2	

When the op code is 31, 71, or B1, a Q-byte of 80 or 86 through 8F is invalid and causes a program check.

Operation

This instruction transfers the contents of the 2-byte operand to the BSCA transition address register.

Program Notes

- Data stored in the operand is not altered by this instruction.
- If the BSCA is busy when this instruction is issued, the program loops on the instruction until the BSCA becomes not-busy, then loads the register.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

SENSE BSCA CURRENT ADDRESS

Op Code (hex) Byte 1	Q-Byte ¹ (hex) Byte 2	Operand Address ² (hex) Byte 3 Byte 4	1
30	84	Operand 1 address	5
70	84	Op 1 disp from XR1	
В0	84	Op 1 disp from XR2	

With an op code of 30, 70, or B0, a Q-byte of 80, 81, 82, or 85 through 8F is invalid and causes a program check.

Operation

This instruction transfers the contents of the current address register to the 2-byte field specified by the operand address.

Program Note

The current address register identifies the position of main storage from which the BSCA will next move data onto the data transmission line (during a data transmit operation) or into which the BSCA will next store a character received from the data transmission line (during a receive operation).

Resulting Program Status Byte Settings

The operand is a 2-byte field that is addressed by its rightmost byte. Operand 2 is not used in this instruction.

Operand 1 is a 2-byte field that is addressed by its rightmost byte. Operand 2 is not used in this instruction.

SENSE BSCA STATUS

Op Code (hex)	Q-Byte ¹ Operand (hex)		nd Address ²	
Byte 1	Byte 2	Byte 3	Byte 4	
30	83	Operand	1 address	
70	83	Op 1 disp from XR1		
В0	83	Op 1 disp from XR2		

With an op code of 30, 70, or B0, a Q-byte of 80, 81, 82, or 85 through 8F is invalid and causes a program check.

Operation

This instruction transfers the contents of the 2-byte BSCA status register into the field specified by the operand address.

Program Note

BSCA status byte 1 is stored in the rightmost byte of the 2-byte operand; status byte 2 is stored in the leftmost byte.

Resulting Program Status Byte Settings

Operand 1 is a 2-byte field that is addressed by its rightmost byte. Operand 2 is not used in this instruction.

INITIALIZE BSCA FOR EBCDIC MODE

Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 (hex)	Address ¹	Control Co	ode ²		
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
C0	87	00	04	0F	00	05	00

 $^{^1}$ The op code, Q-byte, and operand address specify a branch to a general entry location in system control storage. Byte 5 in the control code is also called a request indicator byte (RIB); it specifies the system operation.

Operation

This instruction establishes the system control codes needed for BSCA operation in EBCDIC mode.

Program Note

The program must specify either EBCDIC mode or ASCII mode once for each job that uses BSCA programming.

Resulting Program Status Byte Settings

INITIALIZE BSCA FOR ASCII MODE

Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 (hex)	Address ¹	Control Co	ode ²		-
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
CO	87	00	04	0F	00	04	00

¹ The op code, Q-byte, and operand address specify a branch to a general entry location in system control storage.

Operation

This instruction establishes the system control codes needed for BSCA operation in the ASCII mode.

Program Note

The program must specify either ASCII mode or EBCDIC mode once for each job that uses BSCA programming.

Resulting Program Status Byte Settings

² Byte 5 in the control code is also called a request indicator byte (RIB); it specifies the system operation.

QUEUE/DEQUEUE BSCA 10B

Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 (hex)	Address ¹	Control Co	ode ²		
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
CO	87	00	04	0E	3	02	00

¹ The op code, Q-byte, and operand address specify a branch to a general entry location in system control storage.

² Byte 5 in the control code is also called a request indicator byte (RIB); it specifies the system operation.

Byte 6 in the control code specifies what the system is to do with the BSCA IOB:

- 00 Loads BSCA IOB in last position on the system IOB queue.
- 10 Loads BSCA IOB in first position on the system IOB queue.
- 01 Removes BSCA IOB from the system IOB queue.

Operation

This instruction loads the BSCA IOB onto the system IOB queue or removes the BSCA IOB from the queue, as specified by byte 6.

Program Notes

- Index register 1 must contain the address of any 2-byte field in main storage (other than 0000) when the program issues the queue/dequeue instruction.
- Although this instruction does not actually load a BSCA IOB onto the queue, it must be issued to allow the system to provide an op-end interrupt at the appropriate time.

Resulting Program Status Byte Settings

ADVANCE PROGRAM LEVEL

Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
Byte 1	Byte 2	Byte 3
F1	00	00

Q-byte should be hex 00, although it is not examined for this instruction.

ENABLE START LIGHT

Op Code ¹ (hex)	Q-Byte (hex)	Operand 1 (hex)	Address ¹
Byte 1	Byte 2	Byte 3	Byte 4
34	40	00	01

¹ The operand address must be valid, but no operand is addressed by the instruction.

Operation

The system advances to the next sequential instruction without performing any operation.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

Operation

This instruction sets the START light latch on, causing the START light to come on whenever:

- The system interrupts the program routine to service an I/O device other than the diskette.
- The operator presses the STOP key, then the START key.

R-byte should be hex 00, although it is not examined for this instruction.

DISABLE START LIGHT

Op Code (hex)	Q-Byte (hex)	Operand 1 (hex)	Address
Byte 1	Byte 2	Byte 3	Byte 4
35	40	00	01

¹ The operand address must be valid, but no operand is addressed by the instruction.

Operation

This instruction resets the START light latch to off and immediately turns the START light off. Pressing the START key while the latch is off does not turn the START light on.

INSTRUCTION TIMINGS

The following chart shows the instruction fetch and execution tir

	Time in Microseconds
Zero and add zoned	49 + 9.2Z + 7(L2 - Z) + 5.6(L1 - L2) ± 2
Add zoned decimal (true add)	62 + 14.8(L2) + 14.8(L1 - L2 - 1) ± 3
Add zoned decimal (complement)	73 + 14.4(L2 - 1) + 14.6(L1 - L2 + 1) ± 3
Subtract zoned decimal (true)	62 + 14.8(L2) + 14.8(L1 - L2 - 1) ± 3
Subtract zoned decimal (complement) Recomplement Move hex character ¹ Edit	73 + 14.4(L2 - 1) + 14.6(L1 - L2 + 1) ± 3 58 + 14.8(L2 -1) + 15(L1 - L2 + 1) ± 8 28.4 to 33.8 48 + 5.8N + 14.2(Z - 1) + 12.6C ± 2
Insert and test characters Move character Move inverse Compare logical characters	23.8 + 10.8L 20.6 + 4.4L 20.6 + 4.4L 28.2 + 5.6L
Add logical characters Subtract logical character Sense Load I/O registers	32.6 + 8.2L 33.4 + 7.6L 69 ² 61 ²
Store registers ¹	19.8 to 25.2
Load registers ¹	22.6 to 24.4
Add to register ²	26.2 to 38.2
Test bits on masked	23.2
Test bits off masked	23.0
Set bits on masked	21.8
Set bits off masked	21.8
Move logical immediate	17.8
Compare logical immediate	27.4
Branch on condition	24.6 (not taken), 28.2 (taken)
Test I/O unit and branch	69 ²
Load address	19.2
Halt program level	14.4
Advance program level	14.4
Jump on condition	26.2 (not taken), 28.8 (taken)
Start I/O function	128 ²
Supervisor call: Without I/O operation With I/O operation	Less than 100 1500 to 2000

L1 = length of operand 1

¹ Depends on Q-byte

Average nominal execution times for all I/O devices and I/O functions

CONDITIONING THE PROGRAM STATUS REGISTER

Instruction	Condition	Binary Overflow	Test False	Decimal Overflow	High	Low	Equal
Zero-Add Zoned	Set				Operand 2 positive	Operand 2 negative	Operand 2 zero
Decimal	Reset				Operand 2 negative	Operand 2 positive	Operand 2 not zero
Add and Subtract	Set			Result overflow	Result positive	Result negative	Result zero zero
Zoned Decimal	Reset				Result negative or zero	Result positive or zero	Result not zero
Edit	Set				Operand 2 positive	Operand 2 negative	Operand 2 zero
	Reset				Operand 2 not positive	Operand 2 not negative	Operand 2 not zero
Compare Logical Characters	Set				Operand 1 greater than operand 2	Operand 1 less than operand 2	Operand 1 equal to operand 2
	Reset				Operand 1 not greater than operand 2	Operand 1 not less than operand 2	Operands not equal
Compare Logical Immediate	Set				Operand 1 greater than immediate data	Operand 1 less than immediate data	Operand 1 equal to immediate data
	Reset				Operand 1 not greater than immedi- ate data	Operand 1 not less than immediate data	Operand 1 not equal to immediate data
Add Logical Characters	Set	Carry out			Carry out and result not zero	No carry and result not zero	Result zero
S.101.00	Reset	Reset at start of instruction	1		No carry or result zero	Carry out or result zero	Result not zero

CONDITIONING THE PROGRAM STATUS REGISTER (Continued)

Instruction	Condition	Binary Overflow	Test False	Decimal Overflow	High	Low	Equal
Subtract Logical Characters	Set				Operand 1 greater than operand 2	Operand 1 less than operand 2	Result zero
	Reset				Operand 1 not greater than operand 2	Operand 1 not less than operand 2	Result not zero
Add to Register	Set	Carry out			Carry out and result not zero	No carry and result not zero	Result zero
•	Reset	At start of instruction			No carry or result zero	Carry out or result zero	Result not zero
Test Bits On			Tested bits not all ones				
Test Bits Off			Tested bits not all zeros				
Branch or	Set						
Jump on Condition	Reset		Reset if tested	Reset if tested			
Load Register (PSR)	Set	Set if loaded bit 10 on	Set if loaded bit 11 on	Set if loaded bit 12 on	Set if loaded bit 13 on	Set if loaded bit 14 on	Set if loaded bit 15 on
	Reset	Reset if loaded bit 10 off	Reset if loaded bit 11 off	Reset if loaded bit 12 off	Reset if loaded bit 13 off	Reset if loaded bit 14 off	Reset if loaded bit
System Reset	Set						Equal set
	Reset	Binary over- flow reset	Test reset	Decimal overflow reset	High reset	Low reset	

The system is equipped with either a line printer or a serial printer. Printer specifications are listed below.

Specification	Serial Printer	Line Printer
Length of print line	132 positions	132 positions
Pitch (characters per inch)	10	10
Lines per inch (vertical spacing)	6	6
Number of characters in character set	63 plus blank	64 plus blank or 48 plus blank
Maximum print rate (depends on system model)	40 characters/ second 80 characters/ second	50 lines/minute 100 lines/minute 155 lines/minute
Vertical forms control	Standard	Standard
Single form/ledger cards processing	Standard	None

Note: Because the left tractor on the serial printer can be moved only slightly, print position 1 on the serial printer is relatively fixed. This fact should be considered when designing or selecting continuous forms to be printed on the serial printer.

PRINTER CHARACTER SETS

The 48-character set available for the line printer consists of:

Alphabetic A through Z

Numeric 0 through 9

Special characters \$, . + - * / % @ # '

The 63-character set used by the serial printer and the 64-character set used by the line printer consists of the above 48 characters plus the following special graphics:

(?
)	ć
=	> (greater than)
_ (underscore)	< (less than)
:	(concatenation)
;	「(logical not)
1	\ (reverse slash)
"	' (grave accent—not on 63-
	character set)

Both the line printer and the serial printer substitute blanks for unprintable characters if the unprintable character error is disabled. If the unprintable character error is enabled, each printer stops and a message is issued when the first unprintable character is detected.

OPERATIONAL CHARACTERISTICS

The program controls printing by building printer IOBs, then issuing start-printer-IOB instructions to initiate the actions. Programmed testing establishes printer status for branch decisions, using printer-sense instructions to perform these tests. The system provides an op-end interrupt request at the next operation on the IOB chain.

PRINT DATA AREA

The program must assign a 132-position area of main storage as a print data area (print data field); before chaining the printer operations the program must fully prepare this field.

Data loaded into this field corresponds, character for character, to the maximum-length print line. The leftmost character in the data field is assigned to print position 1; the next storage position is assigned to print position 2, etc. The program must load blanks into all positions of the print data field associated with unassigned print positions. For example, if data is printed from print positions 16-66 on a form, the program must load (1) blanks into print data field locations 1-15, (2) data to be printed (including blanks for spaces) into positions 16-66, and (3) blanks into positions 67-132.

The print data field must be loaded for each line printed on the form.

LINE PRINTER CHARACTER-SET IMAGE AND SIZE

For the line printer only, the following two parameters must be stored before the system can perform printing operations: The character-set size (the number of characters in the character set, excluding the blank), and the character-set image (a list of the sequence of characters on the print belt). The character-set size and image specified in the system configuration record are stored automatically by system control programming after each powering up. If the print belt is changed, the SET procedure can be used to change the character-set size and/or image in the system configuration record. (The system configuration record is described in *IBM System/32 System Data Areas and Diagnostic Aids*, SY21-0532. The SET procedure is described in *IBM System/32 System Control Programming Reference Manual*, GC21-7593.)

These parameters can be loaded by using the load-print-belt-image-register instruction and the load-character-set-size-register instruction. (For the serial printer only, these parameters are not required.) For information about changing print belts, see the *IBM System/32 Operator's Guide*, GC21-7591.

FORMS CONTROL, CONTINUOUS-FORMS MODE

The IOB controls forms movement. One load instruction (load-forms-length-and-current-line-number) defines both the forms length and current line number.

The maximum form length is 84 lines or 14 inches (355.6 mm). The sense-forms-length-and-current-print-line-number instruction indicates the length of the form and the current print-line location (the location of the next print line, if the printer is sensed while forms skipping or spacing is in progress).

The check-reset command, which is used to clear check conditions in the printer, also disables the end-of-forms condition. This allows the printer to process about six more inches (152.4 mm) of forms after the end of forms is indicated. The end-of-forms condition is reenabled when a skip or space operation is performed on the next form. Furthermore, if the forms length is greater than 51 lines, the end-of-forms condition is enabled if the destination line of a skip or space operation is within 15 lines of the specified forms length.

FORMS CONTROL, SINGLE FORM/LEDGER CARDS

Forms control for the single form/ledger cards mode of operation is similar to that for continuous forms mode operation. The IOB controls forms movement. The load-forms-length-and-current-line-number instruction (1) defines the length of the form being used (in print lines, where print lines equal the length of the form times 6) and (2) indicates the print line that is under the print mechanism when the operator completed the initial setup for the job to be run. Forms length and the current print line (the print line under the print mechanism when the instruction is issued) can be determined by issuing a sense instruction. The maximum form length is 84 line spaces or 14 inches (355.6 mm).

Whenever the system is operating in single form/ledger cards mode, space, skip, and print reset functions have expanded meanings:

- An attempt by a program to space or skip into the last one-half inch (three line spaces) on the form causes the System to eject the form and reset the current line number to the value residing in the forms-length register. (An eject is necessary because the friction feed rolls cannot control the last one-half inch of the form.)
- When the system operates in single form/ledger cards mode, the end-of-forms sensor is inoperative. (The operator turns off the end-of-forms sensor by pushing the paper release lever back.)

END-OF-OPERATION INTERRUPTS, PRINTER

The system initiates an end interrupt at the end of each printer operation, processes the interrupt, and updates the IOB as an indication to the main program that the operation is complete. (The program does not need an interrupt handler for the printer.) However, to prevent loss of check status and diagnostic information, the program must immediately handle any checks that occur during execution of an instruction.

PRINT BUFFER

The system has a print buffer that permits overlapping of printing and forms movement with other system I/O operations and instruction execution. The print operation does not alter data stored in the print data field in main storage; therefore, the complete print line is available for error recovery procedures.

PRINTER FUNCTION KEYS

The operator can exercise some control over the printer operation by using printer function keys on the keyboard. These keys are described in Figure 5-1.

Using one of the printer function keys resets all pending check conditions before the keyed function occurs and, on the serial printer, restores the print head if a printer check is pending. At the end of the function, the system generates an interrupt and executes any printer IOBs that were queued while the printer was busy executing the key-initiated function.

PRINTER STATUS BYTES

The system provides error and status indications which the program must interrogate at the end of each printer operation. If desired, the program can then display check or not-ready conditions and indications of appropriate recovery procedures on the display screen. Operator response is always through the keyboard. When the printer-function keys on the keyboard are used, the system resets all pending check conditions before executing the function, and issues an interrupt after the keyboard specified function is performed. This system action initiates any IOBs queued while the printer is busy performing the keyboard-specified function.

The system continuously monitors the printer and the printer-function keys on the keyboard for hardware checks that prevent proper printer IOB processing. Such checks indicate that the printer is not ready to perform the next printer IOB function. All checks should be processed immediately upon receipt of a printer op-end request.

Figures 5-2 and 5-3 show the line printer and the serial printer status bytes, respectively.

Key	Continuous-Forms Mode	Single Form/Ledger Cards Mode
LINE	Moves form up one line.	Moves form up one line to a maximum of forms length minus 3.
PAGE	Skips current form out of printer and moves next form into position to print on line 1.	Inoperative.
PRINT	Prints the six lines displayed on the display screen in the format displayed.	System attempts to print the data displayed on the display screen in the format displayed.
		CAUTION Pressing PRINT when the current line is nine or more lines from the bottom of the form causes the displayed data to print on the form. If there are fewer than nine print lines on the form, do not attempt to print the data; the system does not print all of the data displayed.
RESET	Resets the line counter to 1 to indicate that the print line under the print mechanism (the current print line) is line 1. (The form can be adjusted vertically to align print-line 1 under the print mechanism.)	Resets the line counter to 1, then initiates any operations on the queue. (The form can be adjusted vertically to align print-line 1 under the print mechanism.)

Figure 5-1. Key-Initiated Printer Functions

Priority	Status Byte ¹	Bit	Name of Indication	Indicates	Suggested Action ²
None	0	0	CE diagnostic		None
None	0	1	CE diagnostic		None
None	0	2	CE diagnostic		None
4	0	3	Emitter check	Current print line may be in error.	1, 5, 13
6	0	4	Buffer data check	Data printed on current line is in error.	1, 5, 13
6	0	5	Hammer parity check	Incorrect printing.	1, 5, 13
None	0	6	No-op	An operation is abnormally terminated.	1, 8
7	0	7	Unprintable character	Data on last line printed includes one or more unprintable characters.	13, 9
8	1	0	Forms misfeed	Forms fail to move; multiple space instructions may be in error; over-printing may have occurred.	9
3	1	1	Belt speed check	Belt fails to start (no data lost).	1, 6, 13, 5
2	1	2	Carriage sync check	Improper carriage motion with possible incomplete print line.	2, 3, 4, 13,
9	1	3	End of forms	Last form passes end-of-forms switch (no data lost)	10, 13, 8
11	1	4	Throat interlock	Feed throat is not ready.	12, 13, 8
1	1	5	Coil current check	Hammer stayed on too long, current line has error.	1, 13, 5
5	1	6	Belt sync check	Printer is out of sync; last two lines may be in error.	3, 7
10	1	7	Cover interlock	Cover is not latched.	11, 13, 8
None None	2	0	Printer version	0 = line printer installed, 1 = serial printer installed.	None
None	2	1	Not used	These bits are not used.	None
	2	2			
	2.	3			
	2	4			
	2	5			
	2 2	6 7			

²Actions are described in Part 2 of this figure.

Figure 5-2 (Part 1 of 2). Line Printer Status and Suggested Action

Suggested A	Action
Number	Description
1	Reset check.
2	Manually position form to line 1.
3	Press RESET TO LINE 1 key.
4	Using the NEW LINE key on keyboard, space down to the last line printed.
5	Reissue the last start-printer-IOB instruction (overprinting occurs).
6	Ensure that print belt is correctly mounted on pulleys and that movable transducer is positioned correctly.
7	Reset check and continue. Data is lost; only last line can be retried.
8	Continue processing.
9	Inspect last line for overprinting. If overprinted, all but current line data is lost and only current line can
	be recovered. If data is lost, perform all steps; otherwise, do steps 4 and 5.
	1. Sense the current print line before initiating recovery.
	2. Manually position the form to line 1 (of the current form, if it is not damaged; if current form is damaged, to line 1 of the next form). Printing continues on the correct line of the form used.
	3. Press the RESET TO LINE 1 key.
	4. Correct the misfeed condition.
	5. Skip to the line saved by step 1. The operation continues from the current line.
10	Thread new continuous forms through the forms tractor. Condition must be cleared before any further
	printer operations can be performed.
11	Close cover. Condition must be cleared before any further printer operations can be performed.
12	Close throat. Condition must be cleared before any further printer operations can be performed.
13	Program must provide operator instructions for the recovery needed for this type of error and for the job being run; the operator must perform the procedure specified by the program.

Figure 5-2 (Part 2 of 2). Line Printer Status and Suggested Action

Priority	Status Byte ¹	Bit	Name of Indication	Indicates	Suggester Action ²
6	0	0	Forms hung check	Printer does not properly advance form; current line may be in error.	9, 2, 3, 4 11, 10
7	0	1	Horizontal check	Error occurs during horizontal head movement.	1, 6, 2, 7
6	0	2	Forms runaway	Form is moved more than the number of line spaces specified; the system cuts carriage drive motor power. (Sense the current line number.)	9, 2, 3, 4 11, 10
2	0	3	End of forms	Last form passed the END-OF-FORMS switch; more forms must be loaded into printer before processing the next form. (Printer not-ready bit is also on with this bit.)	2, 5, 1, 1
None	0 0 0	4 5 6	Not used	These bits are not used.	None .
None	0	7	No-op	An operation is abnormally terminated.	1, 11
3	1	0	Printer not ready	End-of-forms condition or printer problem prevents printer operation.	1, 6, 2,
1	1	1	Wire check	At least one print hammer fires for excessive interval.	1, 6, 2, 7
None	1	2	Not used	This bit is not used.	None
None	1	3	Not used	This bit is not used.	None
4	1	4	Storage parity check	There is invalid parity in printer output data. (Buffered data is still good.)	2, 6, 1,
None	1	5	Not used	This bit is not used.	None
5	1	6	Unprintable character check	The printer attempts to print a character not defined in the character set.	2, 1, 7, 8
None	1	7	Not used	This bit is not used.	None
None	2 ,	0'	Printer version	0 = line printer installed. 1 = serial printer installed.	None
None	2	1	Not used	These bits are not used.	None
	2	2			
	2	3			
	2	4			
8	2	5	Forms mode	0 = continuous forms mode.1 = cut forms mode.	12, 1, 2
None	2	6	Not used	These bits are not used.	None
=	2	7			

Figure 5-3 (Part 1 of 2). Serial Printer Status and Suggested Action

Number	Description
1	Reset check.
2	Tell the operator what action to take for this type of error for the type of job being run.
3	Manually position form to line 1 of the current form or to line 1 of the next form. Printing continues on the correct line of whichever form is selected.
4	Press RESET TO LINE 1 key.
5	Insert new forms in the printer.
6	Current line may be in error. Operator may elect to overprint the line in which the error occurs or reprint that data on a new line.
7	Re-execute the last start-printer-IOB instruction.
8	If desired, suppress the unprintable character check by turning off bit 0 of the printer IOB Q-byte.
9	Sense the current line counter.
10	Skip to the saved current line and continue processing.
11	Continue processing.
12	Instruct the operator to select the proper mode (cut-forms continuous forms) for the program bein run.

Figure 5-3 (Part 2 of 2). Serial Printer Status and Suggested Action

PRINTER IOB AND NCPODSW

Two areas of main storage that are used for programming the serial or line printer are the IOB field and the NCPODSW field. The IOB field (Figure 5-4) contains printer parameters

and instructions that control the printer. The NCPODSW field is a single-byte area that can be used as a programmable and testable switch (Figure 5-5) and is situated at address 001A in main storage.

Displacement of Leftmost Byte of Hex	IBM Program Label	Length in Bytes	Field Description
0	PODCHAIN	2	This is the storage address of the next IOB in the chain. IOBs are chained only if the file requires more than one IOB.
2	PODDCMP (overlaid by PODDQ)	1	This is the printer completion code (bit significant): X'40' = operation complete X'20' = IOB active
2	PODDQ	1	This is the printer Q-byte:
			Bit On Meaning
			O Check for unprintable characters and set status bit if detected.
			1 IOB operation is complete.
			2 IOB operation (indicated by 6 and 7) is in progress; it is used by control storage to maintain active status of IOB.
			3-5 Reserved.
			6-7 Set to indicate desired operation:
			00 = check reset 01 = space (R-byte must be 01, 02, or 03) 10 = skip 11 = print
3	PODDR	1	The printer R-byte specifies (in binary) the amount of carriage movement for any space or skip operation.
4	PODDNEXT	2	This is the address of the next available system IOB. This field is optional.

Figure 5-4. Printer IOB Format

Bit	Meaning	Remarks
0	Error during last operation	The system sets this bit to 1 to indicate the error. The program must reset this bit to 0.
1	Print buffer not busy	The program must set this bit to 0 to indicate a buffer-loaded condition. The system sets this bit to 1 when data is successfully printed.
2	Print operation complete	The system sets this bit to 1 upon completion of any print operation (whether successful or not). The program can reset the bit as desired.
3-7	Not used	The system should set these bits to 0.
Note	e: This byte is located at address	001A in main storage.

Figure 5-5. NCPODSW Byte (Testable Switch) Bit Meanings and Address

The disk provides high performance magnetic storage media for the IBM System/32. Disk data tracks reside in two concentric regions on a single surface accessed by two heads mounted on a common access arm. A third head generates track servo timing and index and sector timing (Figure 6-1).

PHYSICAL CHARACTERISTICS

The disk unit provides 5.0 or 9.1 million bytes of accessible storage. The specifications of the drive are:

Item	Magnitude	Unit
Rotational speed	2964 ± 3.0%	RPM
Average rotational delay or latency	10.1	ms
Average seek time (excluding latency) over one-third of the disk:		
5.0 megabytes	70.0	ms
9.1 megabytes	72.5	ms
Capacity		
Sectors per track	60	sectors
Bytes per sector	256	bytes
Bytes per track	15,360	bytes
Tracks per cylinder	2	tracks
Bytes per cylinder	30,720	bytes
Cylinders (5.0 megabytes)	169	cylinders
Capacity (5.0 megabytes)	5,053,440	bytes
Cylinders (9.1 megabytes)	303	cylinders
Capacity (9.1 megabytes)	9,169,920	bytes
Data rate $(1.13 \mu\text{s/byte or } 141$	l	
ns/bit)	889,000	bytes/sec (nominal)

FILE ORGANIZATION

All data tracks are on the top surface of the disk (Figure 6-2). Cylinder 0 is on the innermost part of the surface; cylinder 168 (5.0 megabyte disk) or 302 (9.1 megabyte disk) is on the outermost area of the disk. The organization of data and use of cylinders is shown in Figures 6-1 and 6-2.

Cylinder Number		Head 0	Head 1			
000		IMPL and diagnostics	System control storage			
001		System control transients	VTOC			
002		Alternate sectors	Alternate sectors			
003 to 16 or 003 to 30		Customer data files, program products, and application programs				
167 or 30)1 ¹	Diskette dianostic cy	linders			
168 or 30)2 ¹	CE cylinder	CE cylinder			
diagnosti		he CE track for a 9.1-me k	gabyte disk; 301 is a			
		Increasing Cylinder Addresses	, : : : : : : : : : : : : : : : : : : :			
С	lome Cylind	Increasing Cylinder Addresses	Head 1			
C 0	ylind	Increasing Cylinder Addresses er Head 0	Head 1 Write Heads			
Axis	ylind	Increasing Cylinder Addresses er Head 0	Write Heads Z Data Tracks			

Figure 6-1. Disk Surface Partitioning Diagram




Figure 6-2. Disk Sector Detailed Description

OPERATIONAL CHARACTERISTICS

Initiating a Disk Operation

The control program schedules and controls the transfer of data between main storage and disk storage. The program branches to main storage location hex 0008 with XR1 pointing to a previously assembled 24-byte IOB located somewhere above hex 0800 in main storage. The system accesses the IOB and performs the specified operation.

The most commonly used operations are:

- Seek positions the disk access mechanism at a specified location.
- Read seeks (if necessary) and reads data from the disk data field in main storage.
- Write seeks (if necessary) and records data from the disk data field in main storage onto the disk, with or without verification.
- Scan seeks (if necessary) and sequentially examines a disk file for a specified item of data.

All of the usual load, test, and sense operations are performed under control of the system.

Disk Addressing, Relative Sector Addresses

One type of disk address used to identify disk data areas is a relative sector address (SS). The SS is a binary number, starting at 0001, which increases by 1 for each sector on the track (cylinder). This disk address starts at cylinder 1, head 1, sector 0. The relative sector addressing extends through the last physical sector on the disk. Tracks 0 through 2 cannot be addressed using SS, so the data on these tracks cannot be accessed or accidentally destroyed. (Cylinder 0, head 0 and 1, and cylinder 1, head 0, cannot be addressed from main storage.)

The formula for determining SS is:

SS = 120C + 60H + S-179

where

C = cylinder number

H = head designation

S = sector number

Disk Addressing, Actual Sector Addresses

The second type of disk addressing that can be used is optional, and requires that the user provide the actual 6-byte control field that the IBM disk IOS (input/output system) normally provides from the relative sector address. This 6-byte control field, referred to as NFCCHS, is found in bytes 19-24 of the IOB. The control field is defined as:

Byte Name Description

- 1 N The N-byte specifies the number of sectors to be accessed. (N is one less than the number of sectors to be accessed.) All multiple sector data operations can cross track and cylinder boundaries; therefore, there are no invalid N-bytes. When one sector is to be transferred, the proper N-byte is hex 00.
- The flag byte identifies (flags) the usability of a sector. Only the four low-order bits (4-7) are used for F-byte orientation. The four high-order bits (0-3) are not compared and can be used at the discretion of the programmer. The significance of bits in the flag byte is:

Bits Meaning

- 0-3 Not used.
- 4 Unassigned; can be used for unique flagging purposes.
- Data field may contain bad data. The alternate sector assignment routine uses this bit to flag data that could not be recovered error-free.
- 6-7 Condition of the sector:

00 = good primary sector

01 = good alternate sector

10 = defective primary sector

11 = defective alternate sector

Byte	Name	Description			Physical Address	Logical Address	Physical Address	
3-4	CC	The cylinder add	dress is a 2-b	oyte logical				
		binary address.	A valid data	cylinder address	00	00	30	15
		is a function of	the installed	disk capacity:	01	30	31	45
					02	01	32	16
		Capacity C	ylinder	Hex	03	31	33	46
				Address	04	02	34	17
		5.0 megabytes 0	03 to 166	0003 to 00A6	05	32 ⁺	35	47
		9.1 megabytes 0		0003 to 00A0	06	03	36	18
		5.1 megabytes o	03 10 300	0003 to 0120	07	33	37	48
		An invalid CC a	ddrass sats t	he invalid-seek-	08	04	38	19
		address status (b		· · · · · ·	09	34	39	49
		During any se			10	05	40	20
			-	if the system	11	35	41	50
		detects an e	•	-	12	06	42	21
				if the system also	13	36	43	51
		_	•		14	07	44	22
	posts the no-record-)-1 eco1 a-10a	nd malcation	15	37	45	52	
5	Н	The head addres	e ic a cinala.	byte binary	16	08	46	23
3	11		_	nmands to address	17	38	47	53
		one of two head			18	09	48	24
		head addresses a			19	39	49	54
		attempt to exec			20	10	50	25
		an invalid head		•	21	40	51	55
		found status.	udai 033 30 13	the no-record	22	11	52	26
		rourid status.			, 23	41	53	56
6	S	The sector addre	see ie a einale	a-hyta hinary	24	12	54	27
Ū	Ū		-	mands to address	25	42	55	57
		one of the 60 se			26	13	56	28
		unit uses an inte	-		27	43	57	58
		arranging sectors	=	· · · · · ·	28	14	58	29
	leaving is used be			29	44	59	59	
		read and write re						
		addresses and ph		-				
		arranged on the	•		If the e	vstem canno	t find a logi	ral sector
						•	no-record-fo	

address, it sets the no-record-found status bit.

The disk address in the control field specifies one of the following:

- The destination track address for a seek command
- The starting track and sector address, and the number of sectors accessed (N + 1) in a data operation.

All data operations begin when the control field sector is located by a series of comparisons with either a physical or logical disk sector address (orientation procedure). The comparisons are limited to track boundaries. The NFCCHS control field in the IOB (Figure 6-3) is not changed during the operation. It contains the same sector address that is in the IOB when the operation is issued.

00	01	02	03	04	05	06	07
IOS queue po (need not be ialized)		Completion code (need not be init- ialized)	Q-byte of start I/O	R-byte of start I/O	SS ¹		Number of sectors minus 1 (N) ¹
					`		
08	09	0A	ОВ	0C	0D	0E	OF
Pointer to calling routine's data area start address		Device status information be initialized (Sense bytes	(need not)	Device statu information be initialize (Sense byte	(need not d)	· ·	Indicator to request special I/O operations
10	10 11 12 13		14	15	16	17	
Enqueueing priority	Unassigned	N Six-byte disk	F control field	C (if used)	С	Н	S
	В	nd of asic	4				:

¹ Bytes 05, 06 and 07 are present, but not used.

Figure 6-3 (Part 1 of 4). Disk IOB Format

Displacement of Leftmost Byte in Hex	IBM Program Label	Length in Bytes	Field Description	
0	IOBCHN	2	This is the chain pointer field used by address of the next IOB on the queue IOB on the queue. This field need no system. When the I/O operation is coof the last sector accessed. For requeunpredictable.	e, or hex FFFF if this is the last of be initialized and is set up by the omplete, this field contains the SS
2	IOBCMP	1	is complete) to inform the calling rou	by the system (when the I/O operation of the requested operation's status, outine to check this byte before assumtor. The following codes are used: For Scan Operations X'40' — scan hit X'41' — permanent error X'42' — scan not found X'44' — scan equal found
3	ΙΟΒΩΒ	1	The calling routine sets this byte to in (This is equivalent to the Q-byte in the possible values and their meanings)	ne I/O instructions.) Figure 6-4 shows
4	IOBRB	1	The calling routine sets this byte to furequested. This is equivalent to the F6-4 shows the possible values and the	R-byte in the I/O instructions. Figure
5	IOBSS	2	operation, SS points to the sector wh if not hit occurred. The caller must in	ical organization of the disk and
7	IOBNB	1	The calling routine must set this byte sectors, minus one, involved in the da sectors are to be processed, this byte changed by the system.	ta transfer. For example, if five
8	IOBDAT	2	The calling routine must set this 2-by leftmost byte of the calling routine damultiples of 256 bytes, with a minimum.	ata area. The data area is given in

Figure 6-3 (Part 2 of 4). Disk IOB Format

Displacement of Leftmost Byte in Hex	IBM Program Label	Length in Bytes	Field Description
Α .	IOBSNS1	2	These two bytes are used by the system to keep bytes 1 and 2 of the device status sense information. This field need not be initialized. These bytes are not filled unless an error occurs during processing.
С	IOBSNS2	2	These two bytes are used by the system to keep bytes 3 and 4 of the device status sense information. This field need not be initialized. These bytes are not filled unless an error occurs during processing.
E	IOBERR	1	The system uses this byte to count the retries required to complete an I/O operation. This field need not be initialized.
F	IOBFLG	. 1	This byte contains bit indicators to request special handling of I/O operations. The bit settings are:
			Bit Meaning when Set to 1
			0 No error recovery to be attempted.
			1 No verification is to be done on write operations by the system control program.
			This bit is set if the routine calling the disk drive resides in the transient area. This bit indicates that error logging is not evoked during the execution of this disk operation. It is deferred until the transient area is not busy.
			The calling program is supplying the NFCCHS within the IOB. The SS is not used. NFCCHS immediately follows the unassigned field (byte 18) in the IOB. If the CC field of NFCCHS is equal to 0, or if CC is equal to 1 and H equals 0 and the request is from main storage, a program check results.
			The request does not use disk data management (no DTF). It is ignored by the system.
			Do not return on an unrecoverable disk error. When a hard disk error occurs, the system issues an abnormal termination message. If this bit is off when a hard disk error occurs, the control returns to the user with a hex 41 completion code.
			6 This bit is reserved and must be set to 0.
			7 Prevent the drive from performing an automatic seek.
			Note: Bits 0 through 5 and bit 7 are set by the calling routine and are never modified by the system. Bit 6 is used only by the system and must not be modified by the calling routine. If the calling routine does not desire any special handling, this byte must be initialized to hex 00

Figure 6-3 (Part 3 of 4). Disk IOB Format

Displacement of Leftmost Byte in Hex	IBM Program Label	Length in Bytes	Field Description
. 10	IOBPRTY	1	This byte is reserved for priority queueing. The caller should set it to hex 00.
11	IOBPAD	1	This byte is presently unassigned and should be initialized to hex 00.
12	IOBN	1	
13	IOBF	1	This is the 6-byte control field (NFCCHS) of the calling routine. (This
14	IOBCC	2	field is described in this chapter under <i>Disk Addressing</i> , <i>Actual Sector</i> Addresses.) To access this field, turn on bit 3 in the flag byte
16	IOBH	1	(displacement hex F into the IOB). This field does not change.
17	IOBS	1	

Figure 6-3 (Part 4 of 4). Disk IOB Format

Operation			-Ву	te						R-Byte ¹
		0	1	2	3	4	5	6	7	0 1 2 3 4 5 6 7
Control	Seek	1	0	1	0	0	0	0	0	0
	Recalibrate	1	0	1	0	0	0	0	0	1
Read	Data	1	0	1	0	0	0	0	1	N N 0 N 0 0
	ID	1	0	1	0	0	0	0	1	N N N N O 1
	Diagnostic	1	0	1	0	0	0	0	1	N N 0 N 1 0
	Verify	1	0	1	0	0	0	0	1	N N 0 N 1 1
Write	Data	1	0	1	0	0	0	1	0	N N 0 N - 0
	ID	1	0	1	0	0	0	1	0	N N N N - 1
Scan	Equal	1	0	1	0	0	0	1	1	N N 0 N 0 0
	Low or equal	1	0	1	0	0	0	1	1	NN0N01
	_ High or equal	1	0	1	0	0	0	1	1	N N 0 N 1 0
significand — = Don't	e control field specif te of each bit is show care it can have a 0 or 1 v	n in							s. The	

Figure 6-4 (Part 1 of 2). Disk Start I/O Q-Byte and R-Byte Codes

Bit	Description
0	Data field wrap control causes the same 256-byte data area to be used for each sector accessed. Therefore, N+1 sectors use the same data area.
1	Control storage low only causes only the low-order byte positions of control storage to be accessed. Bit 5 must be set concurrently.
2	Don't care.
3	Don't care.
4	Fast sync extend control is used only with the read-ID and write-ID operation to read or write a skewed ID field.
5	Control storage address select allows a control storage address to be accessed instead of a main storage address.
6-7	These two bits modify the N portion of the Q-byte and further define the disk I/O operation.

Figure 6-4 (Part 2 of 2). Disk Start I/O Q-Byte and R-Byte Codes

DISK OPERATIONS

A start-disk instruction is always initially accepted, but may be ignored (no-oped) if an outstanding check condition is considered to be nonrecoverable. If an outstanding check condition is recoverable, the system resets the check status bits prior to instruction execution.

Control Seek

The disk access mechanism moves the read/write head to the logical cylinder and head address specified by SS or to the actual control field address (NFCCHS). Any attempt to seek beyond the disk capacity sets the invalid-seekaddress status bit. The disk is busy during execution of the seek. The system does not indicate invalid head addresses and does not perform seek verification. Normally, a seek failure results in a no-record-found status when the program attempts a subsequent data operation. The program must provide the SS or the CCHS portion of the control field. The system automatically performs a seek at the end of the cylinder during multiple-sector logicaldata operations that overflow a cylinder (that is, include sectors on more than one cylinder). The logical-data operations include read-data, read-verify, write-data, and any scan operation. The system automatically seeks to the next logical track by increasing the cylinder number by 1 and setting the head selected to 0. If the program attempts to seek beyond end of file, the system turns on the invalid-seek-address status bit.

The seek time for the 5.0-megabyte drive is:

Cylinder to cylinder	13.0 ms (maximum)
Average seek (56 cylinders)	70.0 ms (maximum)
Maximum seek (168 cylinders)	179.8 ms (maximum)

The seek time for the 9.1-megabyte drive is:

Cylinder to cylinder	14.2 ms (maximum)
Average seek (101 cylinders)	72.5 ms (maximum)
Maximum seek (302 cylinders)	166.0 ms (maximum)

The general seek equation for determining seek time for the 5.0-megabyte disk is:

T = 13 if the seek crosses one cylinder boundary

T = 16 if the seek crosses two cylinder boundaries

T = 16.5 + 1.9(N-3) if the seek crosses three to seven cylinder boundaries

T = 23.0 + 0.98(N-8) if the seek crosses 8 to 168 cylinder boundaries

where:

N = number of cylinder boundaries crossed
 T = maximum seek time, excluding latency, in milliseconds

The general seek equation for determining seek time for the 9.1-megabyte disk is:

T = 14.2 + 3.25(N-1) if the seek crosses 1 to 5 cylinder boundaries

T = 22.5 + 0.78(N-6) if the seek crosses 6 to 15 cylinder boundaries

T = 32.5 + 0.47(N-16) if the seek crosses 16 to 302 cylinder boundaries

where:

N = number of cylinder boundaries crossed
 T = maximum seek time, excluding latency, in milliseconds

Control Recalibrate

The recalibrate operation initializes the disk actuator mechanism to the fixed reference point, cylinder 0. The disk is busy during execution of the seek.

Read Data

This operation reads data, beginning at the logical sector specified by the SS or the NFCCHS. The system reads N+1 sectors into contiguous positions of storage, beginning at the data area start address specified by the IOB. Head switching and cylinder overflow are performed automatically by the system during this operation.

Read ID (Identifier)

The read-ID operation recovers a 5-byte identifier field (FCCHS), from the logical sector address specified by the SS or the NFCCHS. The system translates the logical sector address into a physical sector address, placing the recovered ID in the data area specified by the data area start address in the IOB. The system starts the read-ID operation at the index marker and counts the sequential sector markers to locate the specified sector. An invalid sector number sets the no-record-found bit in the status byte. The physical sectors are numbered sequentially from 00 through 59.

The read-ID operation can be modified by bit 4 of the R-byte to recover a skewed or displaced ID field. The system provides no specific indication that the ID field is displaced or skewed. However, if a standard read-ID instruction fails to recover the ID field, the system automatically attempts to recover the displaced ID using the read-ID-with-skew command.

Read Data Diagnostic

This operation recovers a single sector data field when a defect in the identifier area prevents sector orientation. Data recovery relies on the fact that the physical sector position is known and that the data field sync byte can be recognized. The system starts the read-data-diagnostic operation at the index marker and counts sequential sector marks until the logical sector specified in the SS or the NFCCHS reaches the read/write head. Then the system reads the data field into contiguous positions of the data area specified by the data area start address in the IOB.

Read Verify

The read-verify operation is similar to the read-data operation, except that the system does not transfer data to main storage. Read-verify simply verifies that the specified sectors are readable, not that the data has been written correctly.

Write Data

This operation transfers data from storage to the specified disk sector. The system starts the write-data operation by seeking the logical sector address specified by the SS or the NFCCHS. When the system detects a matching address, it transfers the 256 bytes of data from the data area specified by the data area start address in the IOB to the sector data field on disk. This operation continues until data from contiguous positions in storage has been written into N+1 disk sector. Head switching and cylinder overflow are automatic system functions.

System-generated CRC bytes are appended to each sector written.

Write ID (Identifier)

The write-ID operation initiates the writing of a single sector format containing only the identifier field. The operation does not overwrite or destroy any part of the data field. The program must assemble the sector format containing the ID field and store it in the main storage data area addressed by the data area start address in the IOB. This sector format must be set up before the program issues the write-ID request. Writing begins at the logical sector specified by the SS or the NFCCHS. The sector format in the data area must appear as follows:

Value	Number of Bytes (Decimal)
X'FF'	10 (This number must be 64 for write-ID displacement.)
X'0E' F C C H S	6
X'FF'	2

The system generates a CRC field and places it at the end of the ID field. Alternate sector or track assignment procedures use the write-ID operation. If a sector defect occurs within the ID region, the system displaces the beginning of the ID field 64 bytes down the track. ID displacement increases the first VFO sync region of the sector format in the data area in storage by 64 bytes hex FF. The data field is partially destroyed.

Scan Equal

The scan-equal operation begins at the logical sector specified by the SS or the NFCCHS and compares N+1 sectors read from disk to a single 256-byte main storage data field addressed by the data area start address in the IOB. Hex FF bytes can be used to mask any bytes within the main storage data field that are not to be examined. The scan operation ends when the system detects the first matching sector, and the system resets the scan-not-hit sense bit, and sets the scan-equal sense bit. Head switching and cylinder overflow are automatic system functions.

Scan Low or Equal

The scan-low-or-equal operation is similar to the scan-equal operation. It starts at the logical sector specified by the SS or the NFCCHS and compares N+1 sector from disk to a single 256-byte data field in storage.

A low-or-equal condition means that the disk data field contains either a high-order byte with a lower binary value than the corresponding byte in the data field in storage, or that the fields are equal. The first successful sector scan terminates the operation and resets the scan-not-high sense bit. Head switching and cylinder overflow are automatic system functions.

Scan High or Equal

This operation is similar to the scan-low-or-equal operation except that the system performs a scan test for high or equal. A high-or-equal condition means that the disk data field contains either a high-order byte with a greater binary value than the corresponding byte in the data field in storage, or that the fields are equal.

DISK CHECK CONDITIONS AND STATUS

These bits show the conditions that result after execution or attempted execution of an operation requested by the IOB. The system automatically performs disk error recovery routines; this disk function need not be programmed. Refer to Figure 6-5 for a list of operations that set the following bits:

Byte 0

Bit Meaning

- O Disk not ready indicates either that power-up is delayed or that the drive (1) is not up to rotational speed, (2) failed to recalibrate after initial power-up; (3), is unsafe, or (4) has a motor brake failure.

 Turning power off, then on, resets this bit.
- 1 Alternate sector process indicates the error recovery failed during an attempt to process an unassigned alternate sector. This bit is set on the initial seek from the primary track to the alternate track and is reset when seek back to the primary track is complete. A disk read, write, or seek operation resets this bit.
- 2 Sector sync check indicates the sync byte compare failed on either an ID or data field sync byte. A disk read, write, or seek operation resets this bit.
- 3 Off track check indicates an off-servo-track condition. A disk read, write, or seek operation resets this bit.
- 4 CRC check indicates a cyclic redundancy check miscompare after initial ID orientation on (1) a data field during a read or scan operation, or (2) a subsequent ID field. The no-record-found status is set concurrently. A disk read, write, or seek operation resets this bit.
- 5 Parallel parity check indicates a parity error on the data bus-out during a disk I/O operation. (The equipment-check status bit is set concurrently.) A disk read, write, or seek operation resets this bit.
- 6 Write echo check indicates a miscompare between serial write data and write data echo from the file. (The attachment-equipment-check status bit is set concurrently.) A disk read, write, or seek operation resets this bit.
- 7 Channel overrun indicates that the system did not move data between the disk and storage quickly enough, so at least one byte was lost. (The attachment-equipment-check status bit is set concurrently.) A disk read, write, or seek operation resets this bit.

Byte 1

Bit Meaning

- 0 No operation (no-op) is set when a disk read, write, or seek instruction is issued while the drive is not ready. The next disk read, write, or seek operation resets this bit.
- 1 Data unsafe indicates that a select-unsafe, writeunsafe, or servo-unsafe condition is detected. This implies that the hardware has failed so that errors may go undetected in processing or that data may be lost. (The not-ready status bit is set concurrently on a second retry only.) The next read, write, or seek operation resets this bit.
- 2 Invalid seek address indicates that the program specified a seek beyond the cylinder capacity of the drive. A disk read, write, or seek operation resets this bit.
- 3 Attachment equipment check indicates a hardware check. A list of the conditions that set equipment check are found in Figure 6-5. A disk read, write, or seek operation resets this bit.
- No record found indicates that the sector specified in the SS or the NFCCHS was not found within one complete revolution. This generally results from a seek failure, an encountered alternate sector, an incorrect control field specification, or surface defects in the ID field. A disk read, write, or seek operation resets this bit.
- 5 Scan equal hit indicates a scan-equal condition during a scan operation. A disk read, write, or seek operation resets this bit.
- Scan not hit indicates that a scan-hit condition was not detected during a scan operation. The status is saved during nonscan operations until this error is corrected. A disk read, write, or seek operation resets this bit.

Note: This bit is on during non-scan operations.

7 Seek check indicates that a hardware failure detected during a seek operation was caused by (1) a failing actuator, (2) an actuator reaching the restricted behind-home region, or (3) the phase locked oscillator being out of sync during a data operation. A read, write, or seek operation resets this bit.

Byte 2

Bit Meaning

- Serializer-deserializer check indicates that a mismatch was detected between parallel and serial hardware checks. (The attachment equipment check status bit is set concurrently.) A disk read, write, or seek operation resets this bit.
- 1 Write check trigger indicates that write current is being applied to data head when it should not be. A disk read, write, or seek operation resets this bit.
- 2 Channel transfer error indicates that a hardware failure is detected during data transfer in the I/O channel.
- 3 This bit is not used.
- 4 This bit is not used.
- 5 This bit is not used.
- 6 This bit is not used.
- Head select bit on indicates read/write head 01 was 7 selected. If this bit is off, read/write head 00 was selected.

Byte 3

Bit Meaning

- 0 This bit is not used.
- Select unsafe indicates incorrect head selection during a write operation. (The data-unsafe and not-ready status bits are set concurrently.) Correcting the error condition resets the select unsafe bit.
- Write unsafe indicates that one of the following conditions were detected during a write operation: (1) write was selected and not write transitions occurred or (2) write was not selected and write current was on. (The data-unsafe and not-ready bits are set concurrently.) Correcting the error condition resets the write unsafe bit.
- 3 Brake failure indicates that a failure in the disk drive motor brake is detected. (The not-ready status bit is set concurrently.) The system removes power from the disk. Correcting the error condition resets the brake failure bit.
- 4 Servo unsafe indicates that one of the following conditions was detected during a write operation (1) write was selected and the head was off the track, or (2) write was selected and phase lock oscillator was out of sync. (The data-unsafe and not-ready bits are set concurrently.) Correcting the error condition resets the servo-unsafe bit.
- 5 This bit is not used.
- 6 9.1 megabyte drive indicates that a 9.1 megabyte drive is attached.
- 7 This bit is not used.

Status Byte 0

Name and Indicates

- Disk not ready is part of unit-check condition. 0
- 1 Alternate sector process is part of unit-check condition.
- 2 Sector sync check is part of unit-check condition. Equipment check is set concurrently.
- 3 Off track check is part of unit-check condition. Equipment check is set concurrently.
- 4 CRC is part of unit-check condition. Equipment check is set concurrently.
- 5 Parallel parity check is part of unit-check condition. Equipment check is set concurrently.
- 6 Write echo check is part of unit-check condition. Equipment check is set concurrently.
- 7 Channel overrun is part of unit-check condition. Equipment check is set concurrently.

Scan Low or Equa	x	х	x	×	×	x		x
Scan Equal	×	x	×	x	x	x		x
Scan High or Equa	×	x	×	x	x	x		x
Write ID	×			×		x	x	x
Write Data	×	х	×	x		x	x	×
Read Verify	x	x	×	x	x	x		×
Read Diagnostic	x		x	x	×	x		x
Read ID	x			×	×	×		×
Read Data	×	x	x	x	x	×		x
Recalibrate	×			×				
Seek	x			×		x		

Status Byte 1

Bit Name and Indicates

- 0 No operation is part of unit-check condition.
- 1 Data unsafe is part of unit-check condition.
- 2 Invalid seek address is part of unit-check condition.
- 3 Attachment equipment check is part of unit-check condition.
- 4 No record found is part of unit-check condition.
- 5 Scan equal hit.
- Scan not hit.
- 7 Seek check is part of unit-check condition. Equipment check is set concurrently.

Read ID Read Diagnostic Read Verify Read Data х х х х Х х х х х х х х x х х х х х х х х

Figure 6-5 (Part 1 of 2). Disk Operation Ending Conditions and Status

Scan High or Equal Read ID Read Diagnostic Read Verify Recalibrate Read Data Write Data Write ID Status Byte 2 Bit Name and Indicates 0 Serializer-deserializer check is part of unit-check condition. Equipment check is set concurrently. х 1 Write check trigger and equipment check are set concurrently. 2 Channel transfer error is part of unit-check condition. Equipment check is set concurrently. х х x x x x х х $x \mid x$ 3 Not used. 4 Not used. 5 Not used. 6 Not used. 7 Not used. Read ID Read Diagnostic Read Verify Write Data Read Data Write ID Status Byte 3 Bit Name and Indicates 0 This bit is not used but is part of unit-check condition. 1 Select unsafe is part of unit-check condition. х Х х Х х X 2 Write unsafe is part of unit-check condition. х x x x х х х 3 Brake failure is part of unit-check condition. x | x х х х х х Х Х |x|x|x|x|x|x|xServo unsafe is part of unit-check condition. l x l 5 Not used. 6 9.1-megabyte drive. x x x x 7 Not used.

Figure 6-5 (Part 2 of 2). Disk Operation Ending Conditions and Status

DISK OPERATING PROCEDURES

Disk Program Load Procedure

Pressing the LOAD key on the operator's panel initiates program load functions (see *System Controls* in Chapter 2). IMPL and IPL toggle switch settings determine which device reads data during the IMPL and IPL procedures. (If you are using IBM programming support, both switches must be set to DISK.)

A disk IMPL procedure initiates an immediate recalibrate to cylinder 000, track 0 and loads sectors 00 through 15 (2048 words) into contiguous control storage locations from address hex 0000 through 2047. The LOAD light turns off when the system successfully completes an IMPL procedure. The system initiates IPL from the disk immediately after a successful IMPL provided the device select switch for IPL is set to DISK. Prompting on the display screen signals the end of the IPL procedure if IBM system control programming is used.

Alternate Sector Assignment Procedure

The system uses an alternate sector assignment procedure for handling defective disk sectors. If a sector is defective, the system automatically assigns a good alternate sector to replace the defective sector. The system does not perform the procedure for cylinders 000 and 001, which are guaranteed at time of purchase from IBM.

In the alternate assignment procedure, the system:

- 1. Recovers the data portion of the defective sector.
- Seeks the alternate sector cylinder (002) and locates the next available good alternate sector, using a readdisk-ID instruction.
- Writes the ID field of the alternate sector, writing hex 01 in the F-byte to indicate a good alternate sector and writing the address of the defective sector in the CCHS bytes.
- 4. Writes the data recovered from the defective sector into the data field of the alternate sector, and verifies the ID and data portion of the alternate sector by reading it.
- Seeks to the original primary track and changes the ID field of the defective sector, writing hex 02 in the F-byte and the address of the alternate sector in the CCHS bytes.

 Verifies the ID field and, if the ID field cannot be recovered successfully, rewrites the ID field using a write-disk-ID-with-skew instruction. Then the system verifies the ID field using a read-disk-ID-withskew instruction.

Alternate Sector Processing

Whenever an ID mismatch occurs during read-data, readverify, write-data, and scan operations, the system automatically seeks to the track containing the alternate sector, locates the alternate sector, and performs the operation specified. If an ID mismatch occurs on the alternate sector, the system sets the no-record-found and alternate-track status bits in the disk status byte. Otherwise (if the alternate sector is located and the operation performed), the system seeks to the track containing the defective sector at the end of the operation, and processing continues.

Sector Initialization Procedure

The initialization procedures described in this section are for a single sector. A complete track or total surface initialization procedure can be done by single-sector-initialization operations. The initialization objectives are:

- 1. Previously flagged defective sectors are not reinitialized.
- 2. Defective sectors are reassigned alternate sectors.

Note: If the sector has been a previously assigned alternate sector, initialize the alternate sector according to the alternate sector assignment procedure.

However, if the primary sector has no assigned alternate, attempt to initialize the ID of this sector. The initialization procedure is as follows:

- Initialize the ID portion of the sector using the write-ID operation.
- 2. Read ID to verify a successful recovery. If unsuccessful, go to the alternate sector assignment procedure.
- Verify the sector integrity of the data portion by completing two successful executions of a scan-equal operation for a hex DEB6 pattern that is repeated 128 times in the data field. If this is unsuccessful, use the alternate sector assignment procedure to assign an alternate sector.

Error Recovery Procedure

The system performs disk error recovery without special programming. However, if bit 0 of byte 15 in the IOB. is on, the system does not do error recovery; in this case, error recovery is a program function.

All Checks Except Data Unsafe and Seek. For a data or seek operation, the system resets the check and executes the IOB.

Seek Check or No Record Found. For a data operation, the system resets the check, recalibrates, and seeks to the current cylinder, then executes the IOB. For a seek, the program must reset the check, recalibrate and initiate a seek.

Invalid Seek. Any data operation is bypassed (no-op). For a seek, the check is reset and then the disk drive is recalibrated if the operation is a recalibrate. Otherwise, the operation must be retried.

Data Unsafe and Ready. The first time this check occurs for a data or seek operation, the unsafe condition is reset, a recalibrate and seek to the current cylinder is performed, and the instruction is reexecuted. The second time no operation is performed on the instruction and the system sets the no-op status bit. The system must be reloaded to recover from no-op status due to a data-unsafe condition.

Not Data Unsafe and Not Ready. Whenever a data or seek instruction is issued, the system ignores (no-ops) the instruction.

Error Recovery by IBM IOS

If a unit check persists after 16 instruction retries, the specific error recovery depends on the type of check status. If the system determines that the error cannot be recovered, the system error routine assembles an operator message. If the alternate-sector bit is on when the system enters the error routine, the system also enters an alternate sector assignment routine. The system calls this routine during execution of the start-disk instruction if no-record-found occurs during logical address operations. For all other unit check status conditions, the system error routine logs the error data.

Chapter 7. Keyboard/Display Screen Functions

Every IBM System/32 has a keyboard and a display screen on which information can be displayed.

The operator uses the keyboard to control the system and enter data into the system. Data is entered from the keyboard through any of three groups of keys: alphameric, special character, and numeric. Command and function keys control system operations (Figure 7-1).

Alphameric and Special Character Keys

The alphameric and special character keys, which are arranged in a typewriter format, form the main body of the keyboard. Letters, decimal digits and special characters are entered with these keys.

Ten-Key Numeric Keyboard

A 10-key numeric keyboard to the right of the alphabetic keyboard resembles an adding machine keyboard. The 10-key keyboard is used to enter numeric data and the decimal point; two associated keys (ENTER- and ENTER+) control whether a number keyed into the keyboard is entered as a positive or a negative value.

Function Keys

Except for FIELD BKSP, REC ADV, ENTER+ and ENTER-, all function keys are to the left of the alphabetic keyboard.

Command Keys

Command keys redefine the top row of the keyboard so that special tasks can be performed by using this row of keys.

PHYSICAL CHARACTERISTICS

The display screen displays alphameric characters on a screen similar to that of a television set. Up to 240 characters can be displayed at the same time in six 40-character lines. A marker (called a cursor) usually indicates which position the next character entered via the keyboard occupies on the display. However, the cursor can be displayed in any combination of the 240 character positions.

The keyboard supports a 63-character set; the display screen supports the same set and also supports display of the backward slash (\). The display screen has a displayintensity control on the CE panel which controls readability of the information displayed.

The keyboard character set is:

```
A through Z
0 through 9
$ , . + - * / % @ & ' # (48-character commercial set)
( )
= > <
!''? ¢
- I \ :;
Space
```




Figure 7-1. EBCDIC Keyboard Used in U.S.A.

OPERATIONAL CHARACTERISTICS -- KEYBOARD KEY FUNCTIONS

The INQ (inquiry), PAGE/LINE, PRINT/RESET, and ERROR RESET keys can be used any time the system is working, even when the KEYBD RDY (keyboard ready) indicator on the operator's console is off. All other keys are available for use only when KEYBD RDY is on.

The PAGE/LINE and PRINT/RESET keys are printer control keys, and are not used by the program. If the printer is not ready when you press a function key, the function does not occur.

If the printer is ready and not printing when you press the key, the system resets all pending printer checks and performs the keyed functions.

LINE

Pressing LINE moves the form up one line in the printer.

PAGE

Pressing PAGE in continuous-forms mode skips the current form out of the printer and moves the next form into position to print on line 1.

Pressing PAGE in single form/ledger cards mode ejects the current form from the printer. Concurrently, the system loads the forms length from the forms length register into the line counter.

PRINT

Pressing PRINT in continuous-forms mode prints the six lines of data displayed on the display screen in the format displayed.

Pressing PRINT in single form/ledger cards mode causes the system to print lines of data from the display screen, in the format displayed, until the forms length -2 is reached. (That is, printing occurs until the next line to be printed is on the last 1/3 inch of the form.) Then the system ends the print operation.

CAUTIONS

- Altering the data being displayed on the display screen while printing the display screen image may result in incorrect printed data.
- In single form/ledger cards mode, do not press PRINT unless the current line number is 9 or more lines from the bottom of the form.

RESET

Pressing RESET in continuous-forms mode resets the line counter to 1 to indicate that the current print line is line 1. (The form should be adjusted vertically to align print line 1 under the print mechanism. This can be done by adjusting the carriage control knobs.)

Pressing RESET in single form/ledger cards mode resets the line counter to F6 (line 1 minus 10), then initiates any operations on the queue.

ERROR RESET

This key enables the keyboard and turns the KEYBD RDY indicator on after:

- A keyboard overrun occurs.
- An operator error occurs.
- A programmed disable-keyboard, start-IOB, and calloperator operation is performed.

An overrun error occurs if you press a key on an enabled keyboard before the system handles the last key you pressed. An operator error occurs:

- If you try to key data outside the limits of the defined field.
- If you try to key alphabetic data into a numeric field.

INQ (Inquiry)


If your program is running under the system control program provided by IBM, the system displays one of the following inquiry options on the display screen whenever you press INQ:

- Ignore inquiry request and return to the program.
- Indicate that the INQ key has been pressed. (The system communication area address is at location hex 0010 and 0011, at a displacement of hex 12 (NCSCH) into the system communication area. The hex 01 bit is turned on (NCAMIEXC). Your program must check this bit to detect whether or not the INQ key has been pressed.
- Cancel the job. (The end-of-job transit is called, and a controlled cancel indication is passed to the system control program.)

To have complete control over the INQ key:

- Determine the address of the program level communication area.
- At a displacement of hex 33 (NPSCH8) into the program level communication area, turn on bit 02 (NPAMIREQ).
- When the INQ key is pressed, bit 01 (NPAMIHI7) in the same byte is turned on by the system.

CHARACTER DISPLAY FORMAT



Bit 1 of each byte of data in the 240-byte display field determines if the cursor is displayed with that byte. For each EBCDIC character that has bit 1 = 0, a cursor is displayed directly below that character. All valid EBCDIC characters have a 1 in the bit-1 position unless set to 0 by a program. (See Appendix B for the EBCDIC displayable subset.)

Although bits 2-7 in Appendix B show the \ (backward slash) as 101010, the system displays hex 6A as \ in EBCDIC.

Display Screen

The keyboard/display screen uses an IOB to interface with the system. The IOB location and the information in the IOB must be provided and updated by the application program or by the IOB system control program.

IOB Definition and Usage

The keyboard/display screen IOB is an 11-byte field in main storage (Figure 7-2). The first column in the figure is the number of bytes from the IOB starting address; the balance of the table describes the IOB fields.

SHIFT

The SHIFT key is used in conjunction with keys having two meanings. (One meaning is defined by the upper half of the keyface and the other meaning defined by the lower half of the keyface.)

Pressing SHIFT places the keyboard in upper shift mode. In upper shift mode, all the meanings on the upper half of the keyface of two-meaning keys apply.

Releasing SHIFT places the keyboard in lower shift mode. In lower shift mode, all the meanings on the lower half of the keyface of two-meaning keys apply.

The SHIFT key does not affect single-meaning keys, though it always sets the shift bit in the status byte (sense byte 0 – see Figures 7-2 and 7-3).

REP (Repeat)

When you press both the REP key and a character or function key concurrently, the keyboard repeats the keyed character or function about seven times per second until you release one of the keys. Pressing REP alone causes no action.

CMD (Command)

The CMD key operates in conjunction with the top row of keys on the alphabetic keyboard. (The program can assign special meanings and function control for both upper shift and lower shift mode for each of these keys.) Pressing the CMD key as the job is being run causes the next key pressed to specify the special function assigned to it by the program.

Keys 1 through = (lower shift mode) are defined as command keys 1 through 12; keys 1 through = (upper shift mode) are defined as command keys 13 through 24.

Templates (GX21-7638) are available from IBM. The assigned meaning of each key for one job can be printed on the template. At the start of each job, the operator can insert the template above the keyboard; the command keys are then properly identified, by function, for the job to be processed.

Displacement of Leftmost Byte in Hex	IBM Program Label	Length in Bytes	Field Description
0	KBCHN	2	This is the address of the next IOB in the chain (chain pointer).
2	KBCMP	1	This byte contains the completion code: Bit 0 — Not used. Bit 1 — Operation complete. Bits 2-7 — Scan code of key. (This is the code presented to the attachment before the system converts it to EBCDIC.)
3	KBSNS1	1	The system places sense byte 0 of current keystroke into this field when the system is operating in BDE (only function keys are sensed), SDE, or CSDE mode (Figure 7-3).
4	KBSNS2	1	The system places sense byte 1 of current keystroke into the field when the system is operating in BDE (only function keys are sensed), SDE, or CSDE mode (Figure 7-3).
5	KBNCP	1	This is the position of the cursor within display screen buffer. The program must place the hex value of the display screen character position that is to contain the cursor in this field. If no cursor is to be displayed, the field must contain hex 00.
6	KBRSP	1	The record start position contains displacement into the display screen buffer of leftmost byte of record to be moved to or from the buffer.
7	KBLEN	1	The record length contains the maximum length of the current record (1 to 240 decimal characters).
8	KBFLAG	1	The flag byte defines the keyboard/display screen operation to be performed, as follows: Bits 0 and 1 = 00 — Specifies a data-move operation during which data is moved as specified by flag byte bits 3 and 7. 01 — BDE mode. (The keyboard/display screen processes data one record at a time.) 10 — SDE mode. (Keyboard/display screen does no processing, but passes characters to the processor and provides sense bytes.) 11 — CSDE mode. (Keyboard/display screen processes keystrokes, but also passes characters to processor and provides sense bytes.) Bit 2 = 1 — Numeric mode. (Check for numeric key entry (0-9). Bit 3 = 1 — Data is moved from display screen buffer to main storage. Bit 4 = 1 — Display screen buffer contents are rolled up one line. Bit 5 = 1 — Display contents of display screen buffer on display screen. Bit 6 = 1 — Erase display screen and reset. Bit 7 = 1 — Move data from main storage to display screen buffer. Note: The system executes these operations in the following sequence when the flag byte bits specify more than one operation: 1. Enable the keyboard, if specified. 2. Erase the display screen buffer up one limit. 4. Move data either to or from the display screen buffer.
9	KBMS@	2	 Display contents of display screen buffer. Direct address of data in main storage to be moved to or from display screen buffer.

Figure 7-2 . Keyboard/Display Screen IOB Format

Key Pressed	Status Byte—Sense Byte 0 (in hex)	Data Byte—Sense Byte 1 (in hex)						
ERROR RESET (u/c)	28	06						
ERROR RESET (I/c)	20	06						
↑ (u/c)	28	0A						
↓ (u/c)	28	ОВ						
← (I/c)	20	0C						
→ (1/c)	20	0D						
ENTER (u/c)	28	10						
ENTER (I/c)	20	10						
ENTER + (u/c)	28	11						
ENTER + (I/c)	20	11						
ENTER - (u/c)	28	12						
ENTER - (I/c)	20	12						
FIELD ADV (u/c)	28	13						
FIELD ADV (I/c)	20	13						
REC ADV (u/c)	28	14						
REC ADV (I/c)	20	14						
FIELD BKSP (u/c)	28	15						
FIELD BKSP (I/c)	20	15						
REC BKSP (u/c)	28	16						
REC BKSP (I/c)	20	16						
DUP (u/c)	28	17						
DUP (I/c)	20	18						
ROLL↑ (I/c)	20	19						
ROLL↓ (I/c)	20	1A						
←(u/c)	28	1B						
→ (u/c)	28	1C						
CMD (u/c)	28	30						
CMD (I/c)	20	30						
Data keys (u/c)	48	EBCDIC						
Data Reys (u/c/	40	characters						
Data keys (I/c)	40	EBCDIC						
Data Reys (1/C)	40	characters						
Notes: 1. The status byte format is as follows: Bit 0 = not used; always set to 0 Bit 1 = data key (A-Z, 0-9, special characters) Bit 2 = function key (nondata key) Bit 3 = not used; always set to 0 Bit 4 = shift key (shift occurs on current keystroke) Bit 5 = not used; always set to 0 Bit 6 = not used; always set to 0 Bit 7 = not used; always set to 0 2. u/c means uppercase and denotes a SHIFT key operation. 3. I/c means lowercase and denotes no SHIFT key operation.								

Figure 7-3. Contents of Keyboard/Display Screen Sense Bytes for Keys that Cause an Interrupt

KEYBOARD OPERATION

Modes

Regardless of the mode specified in the IOB, the INQ, PAGE/LINE, PRINT/RESET, and ERROR RESET keys are always enabled.

In BDE mode, the system processes:

- The data keys—A-Z, 0-9, and special characters
- The cursor control keys—↑, ↓, → (unshifted),
 and ← (unshifted)

Sense byte information is set up for function keys only, and processing of the user's program continues.

In CSDE mode, all keys generate sense bytes in the IOB; control passes to the program after the system processes the data or cursor keys.

In SDE mode, all keys generate sense bytes in the IOB; control passes to the system control program. The system control program does not alter or affect the display screen buffer with the characters and functions.

In BDE mode, all keys except ERROR RESET, data keys, cursor keys, and printer function keys generate sense bytes in the IOB; control passes to the system control program. The functions are performed in the display screen buffer and the results are displayed.

While the system operates in BDE mode, the display screen logic:

- Accepts the keystroke as it is keyed.
- Passes the keystroke and control to the system if the key is not a data key, a cursor control key, the INQ key, the PAGE/LINE key, the PRINT/RESET key, or the ERROR RESET key.
- Checks the keystroke against the numeric mode bit (bit 2 = 1) of the IOB flag byte (numeric = 0-9).
- Checks addition of the keystroke to the current record to ensure that the result does not cause the record length to exceed the record length in the IOB.
- Updates the display screen buffer and displays the character (or moves the cursor) at the current cursor position.

- Rolls the display screen image up one line if the keyed character is the last (fortieth) character on the last line of the display screen and the record length specified in the IOB is not exceeded. By rolling up the display screen image, the top line of the display is erased from the display screen, blanks are moved into the bottom (sixth) line of the display screen, and the cursor is positioned at the far left position of the bottom line.
- Disallows any keyboard/display screen interrupt requests after the first nonfunction key is pressed until a function key is pressed.

The system disables the keyboard and turns off the KEYBD RDY indicator light whenever the mode of the keyed character is incorrect (not numeric when in numeric mode) or the maximum record length is exceeded. Press the ERROR RESET key to reactivate the keyboard.

Programming Considerations for Keyboard

The system does not execute any keyboard instructions while the keyboard is enabled in BDE mode (that is, from the time the first keystroke is made in a data field while the keyboard is enabled in BDE mode until an interrupting key, such as ENTER, is pressed). The system loops on any keyboard instructions while in BDE enabled mode, and executes them as soon as the enabled condition no longer exists.

When the keyboard is enabled in CSDE or SDE mode, do not issue keyboard instructions. For example, do not issue a start-keyboard/display-screen-IOB instruction to alter the display in the middle of a field; also, do not change the IOB address or interrupt address in the middle of a field.

KEYBOARD HARDWARE CHARACTERISTICS

Keystroke Encoding

The keyboard generates a unique keyboard code on the keyboard input bus for a given key depression. The code, called the scan code, is an 8-bit code; the first bit indicates a shift and the other seven bits identify each key position. All keys except the SHIFT and REPEAT keys encode data. A specific key generates the same basic 7-bit code regardless of keyboard shift.

Data Handling and Interrupts

The program may set the keyboard ready (enabling keystrokes to enter data into the keyboard attachment) or notready. Depressing a key sends the 8-bit code generated by the keyboard to system logic.

Keyboard interrupt request 1 occurs:

- Whenever a key is pressed (other than INQ, PRINTER CONTROL, or ERROR RESET) and the keyboard is in SDE or CSDE mode.
- When a move operation is completed (after execution of a start-keyboard/display-screen-IOB instruction with flag byte bits 0 and 1 = 00 and either bit 3 = 1 or bit 7 = 1).
- When the keyboard is in BDE mode and a key other than one of the following keys is pressed:

Data key
Cursor control key
Printer function key
ERROR RESET key

MANUAL OPERATING PROCEDURES

Data in registers or in main storage can be displayed on the display screen. This data can be altered, or new data can be entered into registers or main storage, by using the keyboard.

Data is displayed on the display screen as shown in the following example,

where:

 $X = register value (44 \times 447 ds)$

N = main storage address

- Y = M (code character identifying the preceding four characters as a main storage address)
 - E (code character identifying the end of an alter or display operation; not required)
- S = actual data stored at the address shown on that line $(\log \chi \log L)$
- G = EBCDIC graphic of the stored value

Йииил	SSSSSSSS	SSSSSSS	*GGGGGGGG*
NNNN	SSSSSSSS	SSSSSSSS	*GGGGGGG&*
NNNN	SSSSSSSS	SSSSSSS	*GGGGGGG6*
NNNN	SSSSSSSS	SSSSSSSS	*GGGGGGGG*
NNNN	SSSSSSSS	SSSSSSSS	*GGGGGGGG*

Displaying Data Stored in Registers and Main Storage

To display data that is stored in an instruction register or in main storage:

- 1. Set the IPL switch on the CE panel to DISKETTE.
- Stop the system by pressing the STOP key on the operator's panel or by reaching a main storage address previously set into the address switches and placing the address compare switch at the STOP position.
- 3. Press the INQ key on the keyboard.

The hex digits representing the values presently stored in the instruction address register, the address recall register, index register 1, index register 2, and the program status register appear on the top line of the display in place of the Xs. The display screen also shows five more lines of data, which is data from main storage, starting with the byte stored at the address set into the four address switches on the CE panel. To display data stored in other storage locations:

- Key in the address of the leftmost byte of the field to be displayed. The new address replaces the old address at the left end of line 2 on the display screen (shown on the example as <u>NNNNY</u>). As you key the hex digits, the cursor (shown as a straight line under the first N) moves right and identifies the location of the next character to be keyed.
- 2. Key an M as the fifth character on line 2. This identifies a main storage display.
- 3. Press ENTER on the keyboard.

The system now displays data stored at the new main storage address. Repeat the preceding three steps to continue displaying the contents of main storage. To end the display of stored data:

- Press START on the operator's console to restart the system
- 2. Set the IPL switch on the CE panel to DISK (down).

Altering Contents of Main Storage

To alter data stored at a specified storage location:

- 1. Display the contents of the specified storage position. (See *Displaying Data Stored in Registers and Main Storage* in this chapter.)
- Use the function keys on the keyboard to move the cursor until it is at the first character (or blank) to be changed.
- Enter the new data. Each new character entered replaces the character previously stored at the storage location. The new character appears on the display screen and the cursor automatically moves to the next higher storage position.

Note: If you press any key except 0 through 9 or A through F, the KEYBD RDY light turns off, indicating that an invalid key was pressed. Press the ERROR RESET key to make the keyboard ready and continue.

- Press ENTER when all the desired changes on the data displayed are made.
- 5. Press START on the operator's console to end the alter-display operation and restart the system.

Altering Contents of Instruction Registers

5/1 100

To alter the contents of instruction registers:

- Display the contents of the instruction registers. (See Displaying Data Stored in Registers and Main Storage in this chapter.)
- Use the function keys on the keyboard to move the cursor to the first character to be altered in the register. (The register contents are displayed on the top line of the display screen, and the stored data follows the register identification and equal sign.)

Note: If you press any key except 0 through 9 or A through F, the KEYBD RDY light will turn off, indicating that an invalid key has been pressed. Press the ERROR RESET key to ready the keyboard and continue.

- Enter the new data. As you key each new character, the system replaces the character previously stored in the register. The new character appears on the display screen; then the cursor moves to the next register data position.
- When you have entered all the required new data, press ENTER.
- Press START on the operator's console to end the alter instruction register procedure and restart the system.

Error Recovery Procedures

Keyboard Recovery Procedures

Pressing the ERROR RESET key initiates recovery from a keyboard overrun or a keying error. The ERROR RESET key restores the keyboard and turns the KEYBD RDY indicator on.

Keyboard overrun occurs when you press two keys on the keyboard and the system does not accept or process either key.

A keying error occurs whenever keyed data causes the cursor to move outside the limits of the record, or when you key alphabetic data in a numeric-only field.

Display Screen Recovery Procedures

If the operator or the system recognizes any display screen irregularities, retry the operation at least once. If the irregularities persist, call the IBM customer engineer. The IBM System/32 diskette drive has a single head for reading and writing. The diskette supports two primary system functions:

- Data interchange, using the IBM diskette for standard data interchange.
- Storing data from the disk to save it for future use, then loading it back into the system at a later time when needed for a job.

PHYSICAL CHARACTERISTICS

Only one side of the diskette is used. The diskette surface is divided into tracks. Each diskette surface contains 77 tracks; track 00 is the outside track and track 76 is the inside track.

Track 00

One Sector

Rotation

Rotation

Rotation

Rotation

Rotation

Rotation

Rotation

Rotation

Of the 77 tracks, only 75 are normally used. Track 00 contains the volume label; tracks 1-74 are primary tracks used to contain data records. Tracks 75 and 76 are available for data storage in the event that one or two of the primary data tracks become defective.

For standard data interchange, each track is divided into 26 sectors (Figure 8-1). Each sector is 128 bytes long, so it is possible to store 242,944 bytes of information on tracks 1-73. Data can be stored on track 74 of a diskette in the standard data interchange format, allowing for the storage of 246,272 bytes of data on the diskette, if the data on track 74 is to be read only by a System/32.

On diskettes in the extended format, track 00 is divided into 26 sectors, but each remaining track is divided into eight 512-byte sectors, making it possible to store 303,104 bytes of information on tracks 1-74.

The data stored in each sector is called a record. Therefore, because the diskette is formatted into tracks and sectors, each record on the diskette has a definite address consisting of a track number and sector number. This address is recorded at the record's physical location on the diskette. Diskettes that contain prerecorded record addresses are known as initialized diskettes; each record consists of an ID field and a data field.

Rotational speed of the diskette drive is $360 \pm 2.5\%$ RPM. The nominal data transfer rate of the diskette drive is 31,250 bytes per second. The diskette drive reads 128-byte records from a diskette and writes 128-byte records to a diskette at the following rates:

	Using Diskettes in the Standard Interchange Format	Using Diskettes in the Extended Format
Reads	Up to 3,400 records per minute	Up to 4,100 records per minute
Writes	Up to 1,800 records per minute	Up to 2,200 records per minute

Figure 8-1. Standard Interchange Diskette Surface Recording Arrangement

RECORD FORMAT

GAP1 SYNC AM1 ID CRC GAP 2 SYNC or or CRC CRC	GAP 1
---	-------

Field Description

- GAP 1 The gap between the data field and the next record. It is variable length and contains all 1's.
- SYNC A 6-byte field of 0's which synchronizes the hardware circuits prior to reading the information from the diskette.
- AM1 A single-byte identifier field address mark which identifies the ID data and contains hex FE.
- ID A 4-byte associate sector address in the format CHRN, where:
 - C = Cylinder address. Valid one-byte binary addresses are:

Decimal = 00-76 Hex = 00-4C

- H = One-byte binary head address. The valid address is X'00'.
- R = One-byte binary record address. Valid addresses are:

Standard
Interchange Extended
Format Format

Decimal 01-26 01-08
Hex X'01'-X'0A' X'01'-X'08'

- N = One-byte record length indicator used in the record length algorithm: 128 x 2^N.
 N is hex 00 for standard 128-byte records, or hex 02 for 512-byte records.
- CRC A 2-byte cyclic redundancy check field which verifies that the ID field and data field were read correctly. The system generates these bytes during a write operation and automatically performs a read-back check to verify their accuracy.
- GAP 2 Interrecord gap between the ID field and the data field. It contains hex FF and is generated by the system during write operations.

Field Description

AM2 or A 1-byte field containing either X'FB' or X'FB'.

AM3 X'FB' is a data field address marker (AM2) that identifies subsequent information as a data field.

X'FB' is a control field address marker (AM3) that indicates that the following field contains control data.

DATA or CONTROL The length of this field is specified by the record length indicator (N) contained in the ID field. The System/32 record length of 128 bytes (N=0) conforms to the specifications of the IBM diskette for standard data interchange.

Displacement of Leftmost Byte in Hex	IBM Program Label	Length in Bytes	Field Description
0	HOBCAN	2	This is the sector address of the last sector accessed.
2	IIOBCMP	1	This is the diskette completion code (in hex). 40 = Successful completion. 41 = Permanent I/O error. 42 = End of volume. 43 = Drawer is opened, but diskette has same volume-ID. 45 = Bad sector not fixed by user. 47 = Stand-alone version of I1IOS or drawer is opened but volume label is invalid or volume ID not the same. 49 = Unsupported control record.
3	IIOBQB	1	This is the Q-byte (in hex). D0 = Seek. D1 = Read data. D2 = Read ID. D4 = Read data/CAM. (D and F control records are not squeezed out as in I1PRD.) D5 = Write data. D6 = Write control address marks. D7 = Write ID.
4	IIOBRB	1	This is the R-byte (in hex). 80 = Seek after. 00 = Null.
5	IIOBSS	2	This is the sector address.
7	IIOBNB	1	This is the number of sectors, minus 1, involved in data transfer.
8	IIOBDAT	2	This is the data buffer address.
A	IIOBSNS1	2	Sense bytes 0 and 1. Byte 0 (in hex) 80 = Missing data address mark (two consecutive AMs found). 40 = CRC found in ID field. 20 = CRC found in data field. 10 = Cylinder byte in ID miscompare. 08 = Head byte in ID miscompare. 04 = Record byte in ID miscompare. 05 = Length byte in ID miscompare. 06 = First ID is found (no error).

Figure 8-2 (Part 1 of 2). Diskette IOB Format

Displacement of Leftmost Byte in Hex	IBM Program Label	Length in Bytes	Field Description
			Byte 1 (in hex) 80 = Due to prior condition, no action attempted. 40 = Invalid control record found (not D or F). 20 = Lines to I1 were not set/read correctly. 10 = Control record(s) squeezed out. 08 = Physical cylinder number greater than 76. 04 = Reserved. 02 = Reserved. 01 = Reserved.
С	IIOBSNS2	2	Sense bytes 2 and 3.
			Byte 2 (in hex) 80 = I1 index pulses too close together. 40 = I1 index pulses too far apart. 20 = End-of-cylinder found (not tested). 10 = No IDs on track. 08 = Read overrun. 02 = Write overrun. 01 = Write parity check
			Byte 3 (in hex) 80 = Head loaded. 40 = Low gate current set. 20 = Write gate on. 10 = Erase gate on. 08 = Seek to track 3 or 0 on. 04 = Seek to track 0 or 1 on. 02 = Seek to track 1 or 2 on. 01 = Seek to track 2 or 3 on.
E	HOBERR	1	This is the error retry count.
F	IIOBFLG	1	This is the flag byte. Bit On Meaning O No ERPs attempted. 1 Automatic error display and correction allowed. 2 No error logging. 3 Allow seek past logical cylinder 74 (to 75 or 76). 4 Do not return to user program if ERP completion code is I1COMPER, I1NOTFIX, or I1INVCAM.
10	Reserved	1	Reserved.
11	IIOBEXP	1	This is the sector size.
12	IIOBXR2	2	This is a save area for XR2.
14	IIOBARR	2	This is a save area for the ARR.
16	IIOBDTF	2	This is the DTF address.

Figure 8-2 (Part 2 of 2). Diskette IOB Format

DISKETTE DRIVE OPERATING CHARACTERISTICS

I The program must build a diskette IOB (Figure 8-2) to control diskette operations. Diskettes perform most efficiently if programs use sequential data organization, which is normally used for data interchange and data file save/restore functions. The system performs seek, read, and write which are typical direct access storage device functions. Diskette input and output operations cannot be overlapped with any other system function.

Diskette Control Fields and Data Fields

Before issuing a seek, read, or write instruction, the program usually must initialize the diskette control fields and data fields. These fields, which can be located anywhere in main storage, are addressed by the control address register (CAR) and data address register (DAR), respectively.

Control Field

The 5-byte control field (CHRNX) is used to specify:

- For a seek operation, the destination track address (00-76 or hex FF); the cylinder address of hex FF specifies a recalibrate operation. H, R, N, and X are not used for a seek operation.
- For a seek, read-data-and-control-record, write-date, or write-control-address-mark-operation:

C is the destination cylinder for the automatic seek. R is the starting record number.

N is the number of bytes per record (128 x 2^{N}). X+1 is the number of records to be accessed.

Before processing any data field, the system compares the CHRN portion of the control field and the corresponding portion of the identifier field of the record read. This process is called orientation. If orientation cannot be done, the system turns on the no-orient status bit (status byte 2, bit 3).

As instruction execution proceeds, the system modifies the R- and X-bytes of the control field after each record is successfully processed; this maintains a log of instruction execution for error recovery procedures.

The program must load the address of the leftmost byte of the control field into the control address register prior to instruction execution.

The control field (CHRNX) has the following meaning:

C (cylinder number) is a 1-byte address; valid decimal addresses are 0 through 76. Cylinder addressess 77-254 set the invalid cylinder address (byte 1, bit 4); cylinder address 255 specifies recalibrate. This byte is not changed during execution unless a cylinder boundary is crossed during a read-data, write-data, or writecontrol-address-mark operation.

Note: For this device, the term cylinder and track are synonymous.

- H (head number) is a 1-byte address; the only valid decimal address is 0. This byte remains unchanged during command execution.
- R (record number) is a 1-byte binary address that specifies the first record to be processed in a single-record or multiple-record data operation. Decimal record numbers 1 through 26 are valid for standard interchange diskettes, 1 through 8 for extended format diskettes; invalid record numbers set the record-mismatch status bit (byte 0, bit 5). The system increments the record number by 1 after each record is processed if a not-ready/unit-check condition is not detected.
- N (record length indicator) is a 1-byte binary number that indicates the physical record length. N must be 0 for 128-byte records, 2 for 512-byte records. This byte remains unchanged during command execution.
- X (number of records) is a 1-byte binary number plus 1 that specifies the number of records to be processed; the system decrements this byte by 1 after each record is processed if a not-ready/unit-check condition is not detected. If the system does not find a control record during a read-data operation, this byte is not decremented.

Data Field

The system transfers data to the data field during read operations, and from the data field during write operations. The data field is addressed by the leftmost byte and can be located arbitrarily in main storage. Prior to instruction execution, the program must load the data field address into the data address register. For a read-data, read-dataand-control-record, write-data, or write-control-addressmark operation, the record length indicator and the number of records to be processed determine the data field length as follows:

Data field length = $(X + 1) 128 \times 2^{N}$ where X and N come from the control field CHRNX.

Control Address Register

This 2-byte field in control storage contains the address of the leftmost byte of the control field. The control address register must be initialized by load-diskette-control-field-address-register instruction, and is not modified during command execution.

Data Address Register

This 2-byte field in control storage contains the address of the data byte following the last data field byte accessed. It is initalized to the address of the leftmost byte of the data field before the data field is used to execute an instruction. The data address register changes after a record is transferred and no errors are found.

DISKETTE OPERATIONS

Diskette Seek

During a control seek, the access mechanism is moved so that the read/write head is at the track address specified in the control field. The R-byte of the seek instruction has no significance. A recalibration to cylinder 00 is performed by specifying FF in the cylinder address bytes (CC) of the control field.

The seek operation does not check for an invalid address prior to seek verification. Instead, the system detects an invalid address or a seek failure when it compares the control field and record ID field during the next read or write operation.

A single-track seek has some unique functional characteristics that improve save/restore performance. A single-track seek command requires a maximum of 170.83 ms to execute and considerably decreases the time required to handle the following diskette read or write instruction.

A seek beyond a single track seek requires a maximum of 106 + 53 ms SD. Where SD equals seek displacement in tracks. Recalibrate time is 4,346 seconds maximum.

Read Data

This operation initiates an automatic seek to the logical track address specified in the control field and then, beginning at the record number specified in the control field, reads X+1 records into contiguous positions of the data field addressed by the data address register. When a flagged track is encountered, an automatic seek to the next record is executed. A maximum of three automatic seeks are attempted before the operation is terminated.

If the end of a cylinder is encountered before X+1 records have been accessed, an automatic seek to record 1 of the next track occurs and execution continues.

Read Data and Control Record

This operation is very similar to the read-data operation. It initiates an automatic seek to the logical track address specified in the control field, and then reads X+1 records into contiguous positions of the data field addressed by the data address register. The system reads the records beginning at the record number specified within the control field. Whenever the system encounters a flagged track, it seeks the next record. The system tries a maximum of three automatic seeks before termination of the operation.

If the system encounters the end of cylinder before X+1 records have been accessed, it executes an automatic seek to record 1 of the next track and continues with the operation.

There is one difference between this operation and the read-data operation. In this command, if a control address mark is detected, the system sets control-address-mark status (byte 1, bit 3) (this bit cannot be tested by a TIO) and reads the control record data field into the data field in main storage regardless of the control character in the first position of the record data field.

For multiple record operations, the system alters the control field when each record is read. The record number (R) is incremented by 1 and the number of records to be accessed (X) is decremented by 1. If a cylinder boundary is crossed, the cylinder number is increased by one and the record number is reset to 1.

The record number (R) is incremented by 1 and number of records to be accessed (X) is decremented by 1 as each record is read. If a cylinder boundary is crossed, the cylinder number (C) also increases by 1 and the record number is reset to 1. The rest of the control field does not change.

Note: If a control address mark (hex F8), is detected and the first character in the data field is not hex C4 or C6 (alpha D or F), the system posts invalid control record status (byte 1, bit 1) and control address mark (byte 1, bit 3) and ends the read operation. If an alphabetic D or F is in the first position of the data field, the system ignores that record and reads subsequent records.

Read ID (Identifier)

This operation initiates the recovery of a single 4-byte identifier field, CHRN, from the current selected track. The system places the first identifier read without error in the data field at the address specified in the data address register. If no ID on the current track can be read successfully, the system posts the no-orient status (byte 2, bit 3).

No automatic seek occurs, and the control field remains unchanged.

Note: If a defect appears in an ID field, your program can delete the entire track by writing a defective track identifier in all records on that track. This ID is CHRN = hex FFFFFFF. All track information, including ID fields, must be put on the next-higher-numbered track.

Write/Verify Data

This operation initiates an automatic seek to the logical track address specified in the control field and writes X+1 records obtained from contiguous positions of the data field addressed by the data address register. Records are written beginning at the record number specified within the control field. Whenever the system encounters a flagged track, it automatically seeks the next track. A maximum of three automatic seeks are attempted before the operation is terminated. Each record is 128 or 512 bytes long and is written in accordance with the record format described in *Diskette Control Fields and Data Fields* in this chapter. At the same time, the system writes a data address mark (hex FB) in the byte immediately preceding the data field in the record.

Data verification automatically occurs during the next diskette revolution.

If the system encounters the end of cylinder before X+1 records have been accessed, an automatic seek to record 1 of the next track occurs and execution continues.

The system increments by 1 and decrements the number of records to be accessed by 1 as each record is written. If a cylinder boundary is crossed, the system also increments the cylinder number by 1 and sets the record number to 01. The system does not change the rest of the control field.

Write/Verify Control Address Mark

This operation is very similar to a write-data operation. It initiates an automatic seek to the logical track address specified in the control field and then writes X+1 records obtained from contiguous positions of the data field addressed by the data address register. Records are written, beginning at the record number specified within the control field. The only difference between this operation and the write-data operation is that a control address mark (hex F8) is written in the byte immediately preceding the data field in the record. The data field of each record written is 128 or 512 bytes long and is written in accordance with the record format reference. When the system encounters a flagged track, an automatic seek to the next track occurs. The system attempts a maximum of three automatic seeks before ending the operation.

Data verification occurs during the next diskette revolution.

If the end of a cylinder is encountered before X+1 records have been accessed, an automatic seek to record 1 of the next track occurs and execution continues.

The control field remains unchanged except for the record number and number of records to be accessed during multiple record operations; these values are incremented by 1 and decremented by 1, respectively, as each record is written. If a cylinder boundary is crossed, the system adds 1 to both the cylinder number and sets the record number to 01.

Write/Verify ID (Identifier)

The write-ID/verify operation initiates the writing of a full track of data in accordance with the record format described in *Diskette Control Fields and Data Fields* in this chapter.

The system forces the record number in the control field to 1 so that the first record written after the index point is record 1. The system generates subsequent record numbers by incrementing the record number byte by 1 as each record is written. Data for each record data field is obtained from the same 128-byte or 512-byte data field in main storage. The system writes an entire 128-byte or 512-byte data field from storage for each disk record written.

Data verification automatically occurs during the next diskette revolution.

The record number is the only byte in the control field that changes; it is decimal 26 or 8 at the end of the operation.

Note: Write ID is intended to be used for track initialization procedures. If the cylinder portion of the CHRN field is specified as hex FF, the record number portion is not incremented during write-ID execution. This writes a defective track identifier field equal to hex FFFFFFF. During automatic data verification, length-mismatch, and no-orient status are set. ID verification should be performed by the read-ID instruction.

CHECK CONDITION AND STATUS INFORMATION

Refer to Figure 8-3 for a summary of diskette operations, diskette indicators set, and suggested restart procedures.

Status Byte 0

Bit Description

- 0 Missing data address mark indicates that a data address marker is not detected after an ID field. The next diskette operation or system reset operation resets this bit.
- 1 ID CRC indicates a cyclic redundancy check noncompare in an ID field:
 - When the searching for an ID field and orientation can not be achieved
 - After initial orientation, when a subsequent ID CRC is detected.

The next diskette operation or system reset operation resets this bit.

- 2 Data CRC indicates a cyclic redundancy check noncompare in the data field after initial record orientation. The next diskette operation or system reset operation resets this bit.
- 3 Cylinder mismatch indicates a mismatch between the cylinder address portion of the ID field and the control field during an ID search. This bit is reset prior to diskette I/O instruction execution or by a system reset operation.

Status Byte 0 (Continued)

Bit Description

- 4 Head mismatch indicates a mismatch between the head address portion of the ID field and the control field during an ID search. This bit is reset prior to the next diskette operation or by the next system reset operation.
- 5 Record mismatch indicates that no match between the record address portion of any ID field and the control field occurred during an ID search.

 This bit is reset prior to the next diskette operation or by the next system reset operation.
- 6 Length mismatch indicates a mismatch between the record length portion of the ID field and the control field during an ID search. This bit is reset prior to the next diskette operation or by the next system reset operation.
- 7 This bit is reserved.

Status Byte 1

Bit Description

- No operation indicates that a diskette I/O instruction cannot be executed because of an outstanding not-ready status. This bit is reset by the next diskette I/O instruction or by a system reset operation.
- 1 Invalid control record indicates that the leftmost byte of a control record data field contains other than an F or D control graphic. This bit is reset by a diskette I/O instruction or by system reset.
- Control error indicates that a low write current existed during a diskette write operation or write or erase gate selection was made during any diskette I/O operation except write. This bit is reset prior to a diskette I/O operation or by a system reset operation.
- 3 Control address mark record found indicates that a control address mark was found. This record was skipped and the next one was processed in its place if the operation was read-data and the leftmost byte of the data field contained hex D or F. This condition is not tested by a test instruction. The next diskette read, write, or seek operation resets the control-address-mark-record-found bit.

Status Byte 1 (Continued)

Bit Description

- 4 Cylinder address invalid indicates that the logical cylinder number in the control field exceeds 76. This bit is reset prior to a start diskette command or by a system reset operation.
- Write error indicates that either a write overrun (status byte 2, bit 6) or a write parity check (byte 2, bit 7) was detected during a write operation.
 This bit is reset by the next diskette I/O instruction or by a system reset operation.
- 6 This bit is used by the system.
- 7 This bit is used by the system.

Status Byte 2

Bit Description

- Diskette fast indicates that the diskette rotates faster than the maximum specified rate of 369 RPM, or 162.50 ms per revolution. This bit is reset prior to the next diskette operation or by a system reset operation.
- 1 Not ready indicates that:

The diskette is not inserted, or The door is not closed, or The diskette is inserted backwards, or The diskette unit is malfunctioning.

Ready is conditioned by a recalibrate operation if the diskette is up to proper speed. This is the only way this bit can be reset.

- 2 This bit is unassigned.
- 3 No orient indicates that a record specified by the record address in the control field of a data operation could not be found. This bit is reset prior to the next diskette operation or by a system reset operation.
- 4 Read overrun indicates that the minimum data transfer rate was not maintained during a data transfer operation from the diskette to main storage. This bit is reset prior to the next diskette operation or by a system reset operation.

Status Byte 2 (Continued)

Bit Description

- 5 This bit is unassigned.
- 6 Write overrun is similar to a read overrun except that the minimum data transfer rate is not maintained during data transfer from main storage to the diskette. The next diskette read, write, or seek operation or system reset operation resets this bit.

Note: This status bit can be sensed by the program for a write-ID operation only. Write-error status (byte 1, bit 5) is set simultaneously; the program can sense this bit.

Write parity check indicates that a mismatch between data-bus-out parity and system generared serial-write-data parity was detected during a write operation. The next diskette read, write, or seek operation or system reset operation resets this bit.

Note: This status bit can be sensed by the program for a write-ID operation only. Write-error status (byte 1, bit 5) is set simultaneously; the program can sense this bit.

Status Byte 3

7

The status bits in this byte cannot be sensed by your program. Bits 0 and 4-7 may be on if a 1-track seek preceded the I/O operation bits 1, 2, and 3 will be off.

Bit	Description
0	The head is loaded.
1	The low write current to diskette is set.
2	The write gate to diskette is on.
3	The erase gate to diskette is on.
4	Seek to track 3 or 0 is on.
5	Seek to track 0 or 1 is on.
6	Seek to track 1 or 2 is on.

Seek to track 2 or 3 is on.

IMPL (Initial Microprogram Load) and IPL (Initial Program Load)

IMPL and IPL are selected by toggle switches located on the CE panel and are initiated by pressing the LOAD key located on the operator's panel.

A diskette IMPL initiates the transfer of the 4096-byte IMPL record located on track 00, record 01 into storage. This 4096-byte record is a special record used by the system; it is never used by the programmer.

The IPL from the diskette is not the normal mode and is used primarily for installing a new supervisor. IPL from diskette is initiated by the system immediately following a successful IMPL if the DEVICE SELECT switch is set to select IPL from the diskette.

Suggested Diskette Error Recovery Procedures

The recovery procedures presented in Figure 8-3 can be used to restore system operation. The type of action necessary is determined by performing a sense-diskette operation, then testing to determine which diskette status bits are on.

Status E Bit	3yte 0 Name	Condition Set By:	Seek Q-Byte D0	Read Data O-Byte D1	. Read ID Q-Byte D2	. Read Data and Control Data Q-Byte D4	Data (Write Cycle) (. Write Data (Verify Cycle) Q-Byte D5	. Write Control (Write Cycle) Q-Byte D6	Write Control (Verify Cycle) Q-Byte D6	Write ID (Write Cycle) Q-Byte D7	Write ID (Verify Cycle) Q-Byte D7	Suggested Action ¹
0	Missing data address mark		x	x		x	١	x		\times		х	3
1	ID CRC			x	x	x	x	x	x	x		х	3
2	Data CRC			х		×		\times		x		x	3
3	Cylinder mismatch			x		×	x	\times	x	x		х	3
4	Head mismatch			х		x	x	x	x	х		х	3
. 5	Record mismatch			х		х	\times	×	х	х		х	3
6	Length mismatch			Х		x	×	×	×	x		Х	3
7	Not used												3
Status I	Byte 1 Name												Suggested Action ¹
0	No op		2	x	x	×	x	x	Х	×	x	х	3
1	Invalid control record			×		х							4
2	Control error		x	x	х	×	х	x	Х	x	x	х	3
3	Control address mark record found		3	3	3	3	3	3	3	3	3	3	
4	Cylinder address invalid		x	x		×	x	x	х	×			2
5	Write error						3	3	3	3	3	3	
6	Not used												
7	Not used												

Figure 8-3 (Part 1 of 3). Diskette Operation Ending Conditions, Status, and Suggested Restart

Actions are described in Part 3 of this figure.
 No-op is set by all operations except recalibrate.
 This condition is not tested for error recovery procedure.

Read Data and Control Data O-Byte D4 Nrite Data (Write Cycle) O-Byte D5 Nrite Data (Verify Cycle) O-Byte D5 Nrite Control (Write Cycle) O-Byte D6 Nrite Control (Verify Cycle) O-Byte D6 ite ID (Write Cycle) Q-Byte D7 ite ID (Verify Cycle) Q-Byte D7 ad Data Q-Byte D1 ad ID Q-Byte D2 ndition Set By: ek Q-Byte D0 ed

Status Byte 2

		ខិ	See	Re	Re	Re	Š	×	×	Š	Š	Š	Suggested
Bit	Name												Action ¹
0	Diskette fast		×	х	х	х	х	х	х	х	х	x	3
1	Not ready		x	х	×	x	x	x	X	Х	×	х	1
2	Not used												
3	No orient			Х	×	x		х		х		х	3
4	Read overrun			Х	х	x		x		X		Х	3
5	Not used												
6	Write overrun						x		x		х		3
7	Write parity check						х		х		Х		3

Figure 8-3 (Part 2 of 3). Diskette Operation Ending Conditions, Status, and Suggested Restart

 $^{^1}$ Actions are described in Part 3 of this figure. 2 No-op is set by all operations except recalibrate. 3 This condition is not tested for error recovery procedure.

Suggested Action						
Number	Desc	ription				
1	1.	Recalibrate.				
	2.	Read volume label.				
	3.	Check volume 1 standard and volume identification for validity. (If not valid issue message				
		to insert correct diskette.)				
	4.	Repeat until valid diskette is inserted or until job is canceled.				
	5.	Post possible wrong-diskette-inserted return code.				
	6.	Return.				
2	1.	Post end-of-volume return-code.				
	2.	Return.				
3	1.	Retry three times or until successful.				
		 a. If not successful, seek forward and backward one cylinder three times or until successful. b. If step 1a is not successful, and if the system is executing a read data operation, evoke an automatic sector rebuild. If the system is not executing a read data operation, post the permanent-error return. 				
	2.	Log the diskette error.				
	3.	Return.				
4	1.	Post invalid-control-record-read return code.				
	2.	Return.				

Figure 8-3 (Part 3 of 3). Diskette Operation Ending Conditions, Status, and Suggested Restart

Initialization Procedures

Diskette initialization procedures described below guarantee a serviceable diskette. Basic initialization objectives are that:

- Track 00 must be free of defects.
- Diskettes are initialized in accordance with the basic interchange record format defined in this chapter under Diskette Control Fields and Data Fields.
- Defective tracks are flagged defective and the ERMAP is updated.

To initialize the diskette:

- 1. Reinitialize track 00.
 - a. Write ID/verify with 128 bytes of hex E5 in the data field. If unsuccessful, retry a maximum of two times, and if still unsuccessful, go to step 3.
 - b. Write data/verify with 128 bytes of hex 40 in the data field. If unsuccessful, retry a maximum of two times, and if still unsuccessful, go to step 3.
- Continue to sequentially reinitialize the remainder of the diskette by repeating step 1. (Be sure to reinitialize sectors of the appropriate length — 128 bytes each or 512 bytes each.)
- If track 00 cannot be successfully initialized, discard the diskette. If track 00 is successfully initialized and some other track is found defective, use the surface defect procedures, flag the defective track, and update the ERMAP.

Surface Defect Procedures

The track must be flagged as defective and the ERMAP label must be updated during a reformatting operation if less than two tracks have been previously flagged.

The diskette must be discarded if track 0 is defective, or if two tracks have been flagged as defective and an additional track is found defective. The binary synchronous communications adapter is a special feature for System/32. It provides the system with the ability to function as a point-to-point or multipoint processor terminal. Operation is half-duplex, synchronous, and serially by bit, serially by character over either switched voice grade 2-wire facilities, or nonswitched 2- or 4-wire condition lines.

Operation of the BSCA is fully controlled by a combination of System/32 stored program instructions and BSCA logical responses to line control characters. With the feature installed, the system can both transmit and receive during a single communication, although half-duplex operation prevents simultaneous transmission and reception of data.

Point-to-Point Communications Networks

The BSCA functions in either a switched or nonswitched point-to-point network. Normally, contention cannot occur because the called station must be made ready to receive before a call can be completed. However, a 2second timeout can be programmed to resolve any contention situations that may occur.

In a point-to-point network, System/32 can be designated, by programming, as either the calling (transmitting) or called (receiving) station.

Multipoint Communications Networks

System/32 can be used on a multipoint network as a tributary station. Support required to operate System/32 as a control station is not provided.

System/32 polling and addressing characters are shown in Appendix F.

Data Rates

The communications adapter can operate at various data rates between 600 and 7200 BPS (bits per second). The customer selects the data rate to be used based on his modem type, and his communications adapter is equipped with an appropriate line interface. Interconnected units must operate at the same data rate.

Modems

The modem receives the data serially by bit and serially by character from the communications line during receive operations and presents the bits to the communications adapter. During transmit operations the communications adapter receives characters from storage serially by character, then makes them available serially by bit, serially by character to the modem. The modem places each bit on the communications line as soon as it receives the bit from the communications adapter.

Transmission Rate Control

A timing device, called a clock, controls the rate at which data is transmitted and received. Clocking is furnished either by a special feature for the communications adapter or by the modem, depending on which type of modem is selected. Connected units must use the same clocking source (modem or business machine).

Transmission Codes

Data can be transferred in either of two codes, EBCDIC (extended binary coded decimal interchange code) or ASCII (the IBM version of the American National Standard Code for Information Interchange). In each job that uses the BSCA, the customer must specify once which code is being used in the job. Only units using the same code can communicate with each other.

EBCDIC is the standard, 8-bit plus parity, internal binary code of System/32 (this code is illustrated in Appendix B). The parity bit, used for internal checking, is not transmitted over the communications network.

ASCII is a 7-bit plus parity code. It is illustrated in Appendix F. Unlike EBCDIC, which numbers its bits 0 through 7 starting at the high-order bit, ASCII numbers its bits 1 through 7 starting at the low-order bit (Figure 9-1).

All characters are transmitted over the line low-order bit first. For ASCII, the high-order bit must be a zero bit from main storage on transmit. If the adapter does not receive a high-order zero from main storage, it will generate and send out a wrong parity (P) bit. In addition, the invalid ASCII character status bit will be set on causing a unit check condition.

On receive, the first bit received is transferred into loworder main storage position and so on. For ASCII, the adapter fills a zero into the high-order bit position in main storage except when the character has a VRC error.

EBCDIC and ASCII have different coding structures to represent characters. When ASCII is used with the communications adapter, the program must translate data from EBCDIC before transmission and to EBCDIC after reception. This translation is not performed by the communications adapter.

	First Hex	Second Hex			
	High	Low			
Transmission	8 7 6 5	4 3 2 1			
EBCDIC	0 1 2 3	4 5 6 7			
ASCII	P 7 6 5	4 3 2 1			

Note: The complete EBCDIC coded character set is shown in Appendix B. The ASCII coded character set is shown in Appendix F.

Figure 9-1. Bit Positions and Significance

STANDARD BSCA CAPABILITIES

The following capabilities are standard with each BSCA for System/32.

Transmission Code Selection. Each BSCA can transmit and receive both EBCDIC and ASCII data (only units using the same transmission code can communicate with each other). The transmission code used can be varied from job to job according to the particular requirements of each job.

Autoanswer. The autoanswer capability (switched network only) enables the communications adapter to respond to a telephone request for data communications automatically without operator intervention (manual answer) if the modem has unattended answer capability.

Intermediate Block Checking. The intermediate block checking capability allows the reception of checking (ITB) characters for checking the accuracy of communication without interrupting the steady flow of information from the transmitting station to the receiving station.

Full Transparent Text Mode. The full transparent text mode capability (EBCDIC only) allows all the 256 possible bit combinations available in EBCDIC to be transmitted as data. Thus, with this capability the EBCDIC character combinations designated as line control characters can, as required, be transmitted as data.

Rate Select. The rate select capability allows programs to select a transmission rate of half the normal speed, provided that the system is equipped with a modem that can operate at either rate.

SPECIAL FEATURES

The following special communications adapter features are available on System/32.

EIA Interface

The EIA (Electronics Industry Association) Interface feature provides a cable and interface for attaching the communications adapter to a stand-alone IBM modem or a non-IBM modem. The EIA Interface may require the Internal Clock feature (described in the following paragraph) if the external modem does not provide its own clocking. The EIA Interface cannot be installed with the IBM 1200 BPS Integrated Modem or the IBM 2400 BPS Integrated Modem, both of which are special features described in following paragraphs.

Internal Clock

This feature provides an internal clocking system in the communication adapter to allow operation with modems that do not provide clocking to the adapter. The Internal Clock feature provides the following transmission rates:

600 bits per second 1200 bits per second

The Internal Clock feature requires either the EIA Interface or the IBM 1200 BPS Integrated Modem. It cannot be installed with the IBM 2400 BPS Integrated Modem.

IBM 1200 BPS Integrated Modem

This feature permits the communications adapter to operate at a data transmission rate of 1200 bits per second over nonswitched facilities or in a switched network. The device communicating with System/32 must also be equipped with an IBM 1200 BPS Integrated Modem.

This feature comes in two versions:

- The nonswitched version attaches to 2- or 4-wire facilities by means of an IBM-provided cable directly to the line (facility D5, type 3002).
- The switched with autoanswer version attaches to a switched network by means of an IBM-provided cable to a common carrier arrangement (type CBS or equivalent).

The IBM 1200 BPS Integrated Modem requires the Internal Clock. It cannot be installed with the EIA Interface or the IBM 2400 BPS Integrated Modem.

IBM 2400 BPS Integrated Modem

This feature permits the communications adapter to operate at a data transmission rate of 2400 bits per second over non-switched facilities or in a switched network. The device communicating with System/32 must also be equipped with an IBM 2400 BPS Integrated Modem or with an IBM 3872 Modem.

This feature comes in three versions:

- The nonswitched point-to-point and nonswitched multipoint tributary versions attach to 2- or 4-wire facilities by means of an IBM-provided cable directly to the line (facility D7, type 3002).
- The switched with autoanswer version attaches to a switched network by means of an IBM-provided cable to a common carrier arrangement (type CBS or equivalent).

The IBM 2400 BPS Integrated Modem requires the Processing Unit Expansion feature, upon which the modem is mounted. The IBM 2400 BPS Integrated Modem cannot be installed with the EIA Interface or the IBM 1200 BPS Integrated Modem.

Switched Network Backup

This feature provides for backup attachment of System/32 to the public switched network if the primary System/32 facility is the IBM 2400 BPS Integrated Modem on a nonswitched line. This feature permits communication with another IBM 2400 BPS Integrated Modem equipped with the switched network capability and permits communication with an IBM 3872 Modem equipped with the switched network capability. Attachment to the switched network is by means of a common carrier arrangement (type CDT or equivalent).

Selection at a given time of the primary facility or the Switched Network Backup is made by System/32 system control programming. Calls must be made and answered manually if the backup is selected.

This feature requires the IBM 2400 BPS Integrated Modem and the Processing Unit Expansion feature. It cannot be installed with the Switched Network Backup with Autoanswer feature, which is described in the following paragraph.

Switched Network Backup with Autoanswer

This feature is the same as the Switched Network Backup, described in the preceding paragraphs, except that it automatically answers incoming calls when attached to a common carrier arrangement (type CBS or equivalent).

This feature requires the IBM 2400 BPS Integrated Modem and the Processing Unit Expansion feature. It cannot be installed with the Switched Network Backup feature.

CONTROL STORAGE REGISTERS USED BY COMMUNICATIONS ADAPTER

Four control storage registers are provided for the communications adapter: the current address register, the transition address register, the stop address register, and the unit definition table register.

Current Address Register

The current address register contains the address of the next byte to be operated on. When data is being transmitted, this register is used to address storage for each byte that is to be transmitted. When data is being received, this register is used to address storage for storing each byte as it is received from the line. The address is incremented by +1 under control of the adapter each time a character is stored in or fetched from main storage.

Transition Address Register

The transition address register contains the address at which a reversal is desired between transmitting and receiving in a transmit-and-receive operation. When the address in the current address register equals the address in the transition address register, the adapter stops taking data from storage and begins to store the characters received from the communications line.

If System/32 is a multipoint tributary, the transition address register is used during the receive initial operation to store the system's assigned address.

Stop Address Register

The stop address register contains the address at which the communications adapter I/O operation must stop. When the address in the current address register equals the address in the stop address register, the communications adapter ends its operation and generates an interruption request.

Unit Definition Table Register

The unit definition table register contains the communications adapter unit definition table. The unit definition table is a 2-byte field that describes the configuration of the communications adapter feature. The BSCA unit definition table contains:

Byte 1

Byte 2

Bit 0 on = Half rate

Not used

Bit 1 on = Internal clock

Bit 2 on = IBM modem

Bit 3 on = Answer tone

Bit 4 on = Switched network backup

Bit 5 on = Multipoint tributary

Bit 6 on = Switched network¹

Bit 7 on = Point-to-point network¹

BSCA TERMINAL CONTROL

Adapter controls are called into action at each station by:

- Starting codes, to enter certain modes and to begin to accumulate BCC
- Modifiers, sync characters, and data link escape functions (ITB, SYN, DLE)
- Ending codes, to terminate blocks and activate checking functions

Control Characters and Sequences

When transmitting, the adapter prepares to receive when the current address register is equal to the transition address register. The program must ensure that the last character of the change-of-direction sequence is at a location one less than the transition address. When receiving, any change-of-direction character or sequence causes the adapter to terminate the receive operation and issue an op-end interrupt.

BSCA control characters and sequences are described in the following paragraphs and listed in Figure 9-2.

- SOH or STX resets control state mode and sets the adapter to data mode. The first SOH or STX after line turnaround resets the BCC buffer and BCC accumulation commences with the following character.
- ETB or ETX resets data mode in the adapter and is the last character included in the BCC accumulation. At the master station, the adapter transmits the BCC and the pad character. At the slave station, the adapter compares its BCC accumulation with the BCC(s) received following the ETB or ETX.
- EOT indicates the end of a transmission, which may contain more than one message, and resets all stations on the line to control mode. EOT is also transmitted as a negative response to a polling sequence. EOT cannot be immediately preceded by any character other than SYN. To be recognized as a control character, EOT must be followed by four contiguous 1's. They are stored in the four low-order bit positions of the main storage location following the EOT. The four high-order bit positions of this byte should be ignored. When transmitting, the adapter automatically generates the four 1's by sending the trailing PAD character.
- ENQ resets data mode in the adapter.

¹ Bits 6 and 7 on together = Switched CDSTL (connect data set to line). Switched CDSTL is available only from World Trade Corporation.

Name	Mnemonic	EBCDIC	ASCII
Start of heading	SOH	SOH	SOH
Start of text	STX	STX	STX
End of transmission block ¹	ETB	ETB	ETB
End of text ¹	ETX	ETX	ETX
End of transmission ¹	EOT	EOT	EOT
Enquiry ¹	ENQ	ENQ	ENQ
Negative acknowledge ¹	NAK , .	NAK	NAK
Synchronous idle	SYN	SYN	SYN
Data link escape	DLE	DLE	DLE
Intermediate block character	ITB	IUS	US
Even acknowledge ¹	ACK 0	DLE (70)	DLE 0
Odd acknowledge ¹	ACK 1	DLE/	DLE 1
Wait before transmit—pos. ack.1	WACK	DLE,	DLE;
Mandatory disconnect ¹	DISC	DLE EOT	DLE EOT
Reverse interrupt ¹	RVI	DLE@	DLE <
Temporary text delay ¹	TTD	STX ENQ	STX ENQ
Transparent start of text	XSTX	DLE STX	
Transparent intermediate block	XITB	DLETUS	
Transparent end of text ¹	XETX	DLE ETX	
Transparent end of trans. block ¹	XETB	DLE ETB	
Transparent synchronous idle	XSYN	DLE SYN	
Transparent block cancel ¹	XENQ	DLE ENQ	
Transparent TTD ¹	XTTD	DLE STX DLE ENQ	
Data DLE in transparent mode	XDLE	DLE DLE	

¹Change of direction character

Figure 9-2. Control Characters and Sequences

- NAK indicates that the previous transmission block was in error and the receiver is ready to accept a retransmission of the block. NAK is also the not-ready reply to multipoint station selection sequences and point-to-point initialization sequences. NAK must be followed by four contiguous 1's to be recognized as a control character. The 1's are stored in the four low-order bit positions of the main storage location following the NAK. The four high-order bit positions of this byte should be ignored. When transmitting, the adapter automatically generates the four 1's by sending the trailing PAD character.
- SYN is generated and transmitted automatically by the adapter to establish and maintain synchronism. SYN does not enter BCC or main storage. A SYN from main storage at the transmitting station is transmitted, but does not enter main storage at the receiving station nor BCC accumulation at either station.

- SYN SYN is the sync pattern in nontransparent mode.
 Two contiguous SYN characters are always transmitted immediately following an ITB or XITB, BCC sequence.
 SYN is also used as a time fill character for a transmit only instruction terminated by ITB or XITB until the next transmit and receive instruction is issued.
- DLE alerts the adapter to test the following character for a defined control sequence. In nontransparent data mode, DLE is treated as data.
- ITB is included in the BCC and causes the BCC (s) to be sent or compared. Both adapters continue in data mode with the new BCC accumulation starting with the first non-SYN character.

- ACK 0 and ACK 1 are positive acknowledgements by the receiving station that the previous even-numbered (ACK 0) or odd-numbered (ACK 1) transmission block was received. In data mode, ACK indicates that the last block check character received matched the block check character generated by the adapter. In control mode, ACK indicates that the adapter is ready to receive. ACK always requires a response from the station that receives it. ACK causes the receiving adapter to issue an op-end interrupt request.
- WACK signals that the last data block was received correctly but the receiving station is not able to continue receiving. During line initialization, a received WACK means that the remote station is temporarily unable to receive but will be able to receive in a short time. Receiving WACK from the remote station causes the adapter to generate an op-end interrupt.
- DISC is transmitted (switched point-to-point networks only) to signal the remote station that the transmitting station is going to disconnect from the line. DISC causes the receiving adapter to generate an op-end interrupt.
- RVI is transmitted by a slave station to request that the
 master station end its transmission and allow the slave
 to transmit. RVI is transmitted in place of ACK. Successive RVIs can be transmitted only in response to
 ENQ. RVI causes the receiving adapter to generate an
 op-end interrupt.
- TTD is transmitted by a master to a slave station to inform the slave station that (1) there will be a delay exceeding two seconds in transmitting the next data block, or (2) the master station wishes to cancel the transmission in progress. The slave responds to TTD by transmitting NAK. TTD causes the receiving adapter to generate an op-end interrupt.
- XSTX resets control state and sets the adapter to data mode and transparent mode. Unless preceded by SOH —, XSTX resets the BCC register and BCC accumulation commences with the following character. In transparent mode, the first DLE in each 2-character DLE sequence does not enter BCC or main storage; the second character does, if it is not SYN. Also, the transmitting adapter inserts a DLE for each DLE received from main storage.
- XITB causes the same adapter action as ITB and, in addition, resets transparent mode.
- XETX or XETB causes the same adapter action as ETX or ETB and, in addition, resets transparent mode.

- XSYN is the sync pattern for maintaining synchronism in transparent mode. It does not enter BCC or main storage.
- XENQ resets data mode and transparent mode in the adapter.
- XTTD serves the function of TTD in transparent mode.
- XDLE is interpreted in transparent mode as a valid data byte — hex 10.

Pad Characters

The BSCA generates and sends one PAD character for each change-of-direction character transmitted. If the change-of-direction sequence calls for a BCC character, the PAD character follows the BCC character; otherwise, the PAD character follows the change-of-direction character in the message being transmitted. This PAD character is hex FF.

The BSCA also generates and transmits a hex FF (PAD) character as the second character of the NAK and EOT control character sequences.

When transmission starts, the adapter automatically generates and inserts a PAD character (in this case, a hex 55) ahead of the initial synchronizing sequence. No leading or trailing PAD character (except a PAD character immediately following either EOT or NAK) is stored during receive operations.

BSCA Synchronization

The BSCA receives timing pulses externally from the modem which, in this case, establishes and maintains bit synchronism. The adapter starting to transmit automatically sends two SYNs required for establishing character synchronism at the receiving adapter. The receiving adapter establishes character synchronism by decoding two consecutive SYNs.

An adapter with Internal Clock feature establishes and maintains bit synchronism on its own. For this purpose, the BSCA automatically sends two additional hex 55s preceding the character synchronism pattern.

To maintain character synchronism, the transmitting adapter (master) inserts a synchronization pattern, SYN SYN, at every transmit timeout. The synchronization pattern does not enter BCC or main storage. In transparent mode, the transparent synchronous idle (DLE SYN) is used.

If a transmit only operation is terminated with ITB or XITB, the synchronization pattern, SYN SYN, is transmitted immediately following the BCC(s).

FRAMING THE MESSAGE

The program at the transmitting station must frame the data to be sent with appropriate line control characters. These characters are stored at the receiving station, so the program must allow space for them in storage. When transmitting, the BSCA automatically generates and transmits SYN, PAD, and CRC characters as required for establishing and maintaining synchronism with the remote station and for error checking. When receiving, the BSCA removes all SYN and CRC characters and some PAD characters received from the data being sent to storage. The PAD character following an NAK or EOT is not removed by the adapter.

Response characters (ACK 0, ACK 1, WACK, and NAK) are inserted by the stored program, not the transmitting BSCA. They are not stripped by the receiving BSCA. The program must store these characters in a known location so that the program can test them to determine what action to take next.

OP-END INTERRUPT

If enabled, an op-end interrupt occurs at the end of the following BSCA operations:

- Transmit and receive
- Receive initial
- Receive
- Two-second timeout (The BSCA need not be enabled to complete the 2-second timeout operation with an op-end interrupt.)

In a receive type operation, an op-end interrupt is generated when a change-of-direction character is decoded, when the current address equals the stop address, or when a receive timeout occurs.

In a transmit only operation, the interrupt is generated when the current address, transition address, and stop address are all equal.

On a start 2-second timeout operation, an op-end interrupt is generated at the end of the 2-second period.

BSCA OPERATIONS

All operations on the communications line are controlled through a combination of instructions in the system processor and the automatic controls initiated by line control characters and sequences. Figure 9-3 is a basic flowchart of a suggested generalized routine to place the BSCA in operation.

Enable/Disable BSCA

Enable BSCA sets on the data terminal ready line to the modem; disable BSCA sets off the data terminal ready line and resets the BSCA. Power on reset, system reset, or IPL also sets off the data terminal ready line and resets the BSCA.


Since data terminal ready controls switching the modem to the communications channel, enable BSCA is a prerequisite to establish a switched network connection. Disable BSCA is used to disconnect from a switched network. Sufficient time must be allowed for the modem to disconnect from the switched network before the program again enables BSCA. The 2-second timeout may be used to ensure this.

Initialization Sequences

Initialization sequences are defined in *General Information Binary Synchronous Communications*, GA27-3004, and are transmitted by the transmit and receive instructions. Receive initial instruction is defined for receiving initial sequences. The receive initial operation depends on the data link (point-to-point nonswitched, point-to-point switched, or multipoint) selected by the customer.

Receive Initial Operation (Point-to-Point Nonswitched)

On a nonswitched network, receive initial causes the BSCA to hunt for sync. When character sync is established, the adapter sets busy; receive timeout then becomes effective; and the following sequence (starting with the first non-SYN character) is stored in the main storage area specified by the current address register. The stop address register should be loaded with the initial current address plus the maximum number of characters received plus 1. The operation is terminated and an interrupt generated when a change-of-direction character is received, the current address and stop address become equal, or a receive timeout occurs.



Receive Initial Operation (Point-to-Point Switched)

On a switched network, receive initial conditions the BSCA to set *busy* as soon as *data set ready* comes up with the call. Receive timeout becomes effective and the BSCA attempts to establish sync.

When character sync is established, the following sequence of received characters (starting with the first non-SYN character) is stored in the main storage area specified by the current address register. The stop address register should be loaded with the initial current address plus one more than the maximum number of characters to be received. As above, the operation is terminated and an interrupt generated when a change-of-direction character is received, the current address and the stop address become equal, or a receive timeout occurs. In the case of a receive timeout, the receive only instruction.

Receive Initial Operation (Multipoint Tributary)

Receive initial is used to receive polling and selection sequences on a multipoint network. The stop address register should be loaded with the initial current address plus one less than the maximum number of characters in the polling/selection sequence. A 2-character station address is used. For this operation, the low-order (rightmost) byte of the transition address register must be loaded with the station address. The EBCDIC 2-bit or the ASCII 6-bit of the first station address character received is disregarded; however, both characters of the address received must be identical.

For example, assuming EBCDIC code, if the transition address register is loaded with either XB or XS, the adapter recognizes either BB or SS as the station address. The high-order byte in the transition address register is not used.

The basic mode of BSCA is monitor mode for this operation. In this mode, the BSCA hunts for sync. With character sync established, it monitors the line. All line control characters are decoded and the respective functions are executed, but data is not stored. When a valid EOT sequence is received, control mode is set.

In control mode, the BSCA monitors for its station address. If it is not detected, the BSCA continues monitoring the line. A decoded SOH or STX drops control mode and puts the BSCA back into monitor mode. If the station address is decoded as the first non-SYN characters after establishing character sync in control mode, the BSCA immediately enters addressed mode and transfers the sequence, starting

with the second station address character, into the main storage area specified by the current address register. The operation is terminated and an interrupt is generated when a change-of-direction character is received, current address and stop address are equal, or a receive timeout occurs.

Transmit and Receive Operation

The transmit and receive instruction is used for any type of transmission; that is, for control sequences or text data. It sets the BSCA to transmit mode, then takes characters from main storage and transmits them onto the line. BCC accumulation, data mode, and transparent mode are set, depending on the type of line control characters fetched from storage. Transmission proceeds until the current address register equals the transition address register, which turns the adapter around to receive mode under the same instruction.

In receive mode, the BSCA hunts for sync, then stores the characters received into main storage. As in transmit, the detail function on receive depends on the particular line control characters received.

The operation is terminated and an interrupt generated when a change-of-direction sequence is received, the current address register equals the stop address register, or a receive timeout occurs. At this time the status bits can be interrogated.

The reason for this combined transmit and receive instruction is the required fast response between the two operations. The effect of the current address, transition address, and stop address on the control sequences or text data is shown in Figure 9-4.




Figure 9-4. I/O Area and Address Register Contents at Start of Transmit and Receive Operation

The transmit and receive instruction is used by both the control and the tributary; that is, to send data and receive the reply, and to send the reply and receive data.

The current address specifies the beginning of the combined transmit-receive field. A +1 is added to the current address each time a character is fetched or stored. The transition address register specifies the beginning of the receive field and must be loaded with the initial current address plus the number of characters to be transmitted. The stop address register specifies the end of the transmit and receive field and should be loaded with the transition address plus one more than the number of characters to be received.

The current, transition, and stop addresses are unrestricted 2-byte addresses, except that a zero-length transmit field is not permitted. There is no maximum restriction in block length; that is, current, transition, and stop addresses. Each is a 16-bit address. If the stop address is equal to the transition address, the instruction becomes a transmit only operation.

At the start of the transmit and receive operation, the adapter sends hex 55 (two additional hex 55s if the Internal Clock feature is installed), and two SYN characters. During transmit, the BSCA inserts the sync pattern, SYN SYN, at every transmit timeout. SYN is not accumulated in the BCC and does not enter main storage. BCC compare takes place when an ITB, ETB, or ETX is received.

If the adapter entered data mode by receiving an STX or SOH, then only ETB, ETX, and ENQ are considered valid change-of-direction sequences. Outside of data mode, all turnaround sequences are considered valid change-of-direction sequences and will terminate the operation.

Busy stays on with the transmit and receive instruction throughout both sections of the operation until interrupt occurs. Interrupt occurs before the stop address is reached if a change-of-direction sequence is received.

ITB Operation

The IUS/US character is interpreted as the ITB control character to activate the ITB function. The master sends the BCC after the ITB, the slave receives and compares it; both stations continue transferring more data immediately thereafter with no line turnaround.

For nontransparent data, the master can (1) transmit all ITB blocks in a single transmit and receive instruction or (2) transmit each ITB block in a transmit only instruction as described for transparent ITBs in the next section.

When the slave receives an ITB character, the adapter remains busy and proceeds to receive the next ITB block. This continues until a change-of-direction character is recognized. When the ending sequence — ETB, ETX, or ENQ — is received, it is stored and an op-end interrupt occurs. At this time, the program checks the status bits to determine the appropriate reply.

Transparent Operation

In transmitting and receiving data, transparent mode is set by the contiguous sequence DLE STX. In transparency, the transmitting adapter automatically inserts a second DLE preceding each DLE from storage (except DLE STX), which is stripped by the receiving BSCA. The additional DLE does not enter BCC accumulation.

Either ETB, ETX, ITB, or ENQ ends transparent mode at the master if it is at a location one less then the transition address. Due to this coincidence, the master BSCA inserts a DLE so that the single DLE followed by ETB, ETX, ITB, or ENQ tells the slave to leave transparent mode. This DLE is stripped by the slave and is not included in the BCC at either station.

The use of the transition address to point to the control ETB, ETX, or ENQ allows replies to transparent data to consist of any number of characters. Limited conversational operation is possible in transparent, as well as nontransparent mode.

Each ITB block of transparent data must be transmitted with its own transmit instruction. No turnaround takes place after the ITB, and the adapter inserts at least two SYN characters (more, if necessary) until the next instruction is issued. During this period the adapter is not busy. Every ITB block must start out with DLE STX to again set transparent mode.

Disconnect Operation

The program can perform a disconnect operation on a switched network by giving a disable BSCA instruction, which drops the *data terminal ready* line to the modem. It should previously transmit a DLE EOT sequence with a transmit instruction to inform the other station that it is going *on-hook*. A received DLE EOT sequence should cause the slave station program to perform a disconnect operation.

Sufficient time must be allowed for the disconnect to occur before the program again enables BSCA. The 2-second timeout may be used to ensure this.

Receive Operation

The receive instruction is defined for use when it is necessary to perform a receive operation after termination of the previous instruction, such as when a receive timeout has occurred. The operation is the same as the receive part of the transmit and receive operation. The BSCA is busy for the entire operation.

This instruction must be used as a result of a receive timeout during a receive initial operation on a switched network.

Two-Second Timeout

This control code function is provided to obtain a 2-second delay before transmitting a TTD or WACK. The start 2-second timeout must be given only with the control instruction. When the timeout is completed, the BSCA generates an interrupt. The BSCA is not busy when doing a 2-second timeout. It can be terminated by issuing any BSCA SIO. Start 2-second timeout must not be issued if the adapter is busy.

The BSCA does not need to be enabled to perform the 2-second timeout operation.

Loading the Registers

Load instructions are used to load the unit definition table register, interrupt address register, current address register, transition address register, and stop address register.

Sensing

Sense instructions are used to store the current address register and BSCA status bytes. Figure 9-5 describes the BSCA status bytes. Byte 1 is stored in the location addressed by the operand address of the sense BSCA status instruction. Byte 2 is stored in the next lower storage location.

Data Checking

As the remote station transmits messages, it generates block check characters from the data bits transmitted. As these bits are received at the local communications adapter, the adapter generates a similar block check character from the data bits it receives. Each time the remote station transmits an ITB, ETB, or ETX character, it also transmits its block check characters. The local communications adapter compares these block check characters that it receives from the line with the block check characters that it generated from the data bits it received from the line. If the block check characters generated by the local communications adapter do not match the block check characters received from the line, the CRC/LRC/VRC status bit is set. While servicing the interrupt resulting from an ETB or ETX character, the program must sample the status bits and determine if a block check has occurred.

Byte	Bit	Meaning When On	Reset Off By
1	0-5	Not assigned.	
1	6	Data set ready. This indicates that the modem is ready to operate and that the BSCA has been enabled.	Modem losing its ready state or BSCA being disabled
1	7	Not assigned.	
2	0	Timeout status. A receive timeout (3.25 seconds) occurred during a receive operation.	Any noncontrol BSCA SIO
2	1	Data check during receive operation. a. A CRC compare check occurred (EBCDIC). b. A VRC check occurred (ASCII). Note: Characters having VRC checks are distinguished by a high-order bit in main storage. These characters are never recognized as control characters by the BSCA.	Any noncontrol BSCA SIO
2	2	Not assigned.	

Figure 9-5. (Part 1 of 2) BSCA Status Indications

Byte	Bit	Meaning When On	Reset Off By
2	3	Overrun. BSCA did not move a character to or from main storage before the next character had to be moved to accommodate the line. An overrun does not terminate the operation.	Any noncontrol BSCA SIO
2	4	Invalid ASCII. BSCA found leftmost bit in ASCII byte on during transmit operation.	Any noncontrol BSCA SIO
2	5	Abortive disconnect. Indicates BSCA on switched network was enabled, then the modem became ready, then not ready. This indicates the connection has been released and causes data terminal ready to turn off. The program must allow enough time for a forced disconnect (BSCA-controlled) to occur. The program can use the 2-second time-out to ensure this.	Disable BSCA
2	6	Adapter busy.	Op-end interrupt
2	7	Not assigned.	

Figure 9-5. (Part 2 of 2) BSCA Status Indications

If the interruption is the result of an ETB or ETX character, the result of the block check compare determines which response character should be sent. The positive acknowledgement characters alternate; ACK 0 is transmitted in response to even-numbered blocks and ACK 1 is transmitted in response to odd-numbered blocks. The program is responsible for transmitting the correct positive acknowledgement. The first block of text transmitted is always considered an odd-numbered block. If the wrong acknowledgement character is returned, the master station assumes that a block of data or heading was missed and initiates an error recovery procedure.

When block checking is initiated by ITB, the result of the block check compare is not transmitted immediately. Instead, if the block check compare is equal, the communications adapter continues to receive and store characters. If the block check is incorrect, the VRC/LRC/CRC status bit is set on to indicate that a block check noncompare occurred. When the next ETB or ETX character is received, it is stored and an interruption is generated. The status bits are sensed and tested to determine if all data was received correctly. An ENQ character also terminates the receive operation.

The lost data check is a program function. When the current address equals the stop address, a lost data error is indicated.

Suggested Error Recovery Procedures

At the end of every transmit and/or receive operation, the program should sense the BSCA status bytes. Test the status bits and perform the procedures for recovering from the error in the order given in Figure 9-6. The program must check for lost data and analyze the last two characters received to detect an abnormal response error.

Status		tus	Error	Error Recovery Procedure		
Priority	Byte	Bit	Condition	(Recommended Program Action)		
1	2	4	Invalid ASCII character	All cases—Action 1		
2	2	5	Abortive disconnect	All cases—Action 1		
3	2	3	Overrun	Control mode—Action 5 Slave—Action 4 Master—Action 3		
4	2	0	Receive timeout	Receive initial (switched)—Action 8 Control mode—Action 5 Slave—Action 4 Master—Action 3		
5	2 Progra detect error	ed	CRC/LRC/VRC Lost data (CAR=SAR on receive)	Control mode—Action 5 Slave—Action 2 Master—Action 3		
6	6 Program detected error ¹		detected		Abnormal response	Control mode—Action 5 Slave: Absence of initial STX or terminal ETB/ETX—Action 4 Master: Improper ACK immediately preceded by timeout—Action 6 Master: Any response other than proper ACK or EOT—Action 7

¹ The program should provide lost data detection.

Action Table

- 1. Permanent error occurred — operator must restart.
- 2. NAK was transmitted and received - retransmit data.
- 3. ENQ was transmitted and received — retransmit last response N times.
- 4. Issue receive portion of previous operation N times.
- 5. Retry last operation M times.
- T&R last text. This is an intermediate action within a recovery procedure; it is taken by the master each time it transmits text, times out on receive, transmits ENQ, and receives the improper ACK. A system hangup will not occur because of the limitation on action 3.
- 7. T&R ENQ once. If response is NAK, do action 6 N times. If invalid response reoccurs, do action 1.
- 8. Issue SIO receive instruction.

The value M should be equal to or greater than N.

The value N should be a minimum of 7.

When M or N is reached (permanent error), the program should cancel the job and tell the operator the nature of the error condition by some means (such as an error message). Operator intervention is then required and the procedure is either to completely restart the job or to continue with the next job.

Note: A processor check stop causes an immediate cancel.

System and Error Statistics


The user program should accumulate the following information for BSCA as a diagnostic aid. This data should be logged to disk storage at close time.


Transmission Statistics

- A count of data blocks transmitted successfully, as proven by the receipt of valid affirmative responses.
- A count of data blocks that result in a negative response from the slave.
- A count of invalid or no-response replies to transmitted data blocks and to following ENQ control characters.
- 4. A count of slave station terminations (EOT in lieu of normal response to text).
- 5. A count of overrun checks on transmit operations.

Reception Statistics

- 1. A count of data blocks received correctly.
- A count of data blocks received with BCC (or VRC) errors.
- A count of ENQ characters received in message transfer state as a request from the master station to transmit the last response. ENQ as reponse to a transmitted WACK should not be included.
- A count of master station forward terminations (TTD/ NAK/EOT sequences).
- 5. A count of overrun checks on receive operations.





Op Code	Туре					
C0	Direct					
C1	OP Q Address					
C2	4 bytes ———					
D0	Indexed					
D1	OP Q D2 +XR1					
D2	3 bytes—					
E0	Indexed					
E1	OP Q D2 +XR2					
E2	3 bytes					
F0						
F1						
F2	OP Q R					
F3						
F4	→ 3 bytes →					

Below are definitions of the column headings used in the following table.

Hex Value. The internal EBCDIC code used by the system, expressed as a hexadecimal notation.

Binary Value. The internal EBCDIC code expressed as a binary notation.

Printer Graphic. The graphic printed by this system for the EBCDIC code shown. For example, graphics printed for the EBCDIC code stored in the print data field (the field specified by the printer IOB as data to be printed) correspond to the binary values shown in the chart. Hence, a main storage value of hex 6C is printed as %.

Related Keyboard Key. This column specifies the key that must be pressed to send the associated EBCDIC code to the keyboard/display screen IOB as a data byte. For example, pressing the ENTER key on the keyboard stores hex 10 in the keyboard/display screen IOB data byte.

Display Screen Graphic. This column shows the graphic that is displayed on the display screen for the associated main storage EBCDIC code shown in the binary value column. For example, if the program issues a start-keyboard/display-screen IOB instruction, and if the IOB specifies that a a field in main storage be transferred to the keyboard/display screen buffer and subsequently displayed, the characters displayed for the EBCDIC binary values in the bytes moved from main storage correspond to the associated graphics shown in the display screen graphic column. A main storage value of hex 50 is displayed as &.

Communications Character. The system may display data entered from a diskette prepared on a 3741 with a communications feature. In such cases, the communications characters shown in this column correspond to the EBCDIC binary value on the table. For example, SYN is displayed as graphic 2, but is not printed (hex 32 has no printable graphic).

			Related	Display	
Hex	Binary	Printer	Keyboard	Screen	Communications
Value	Value	Graphic	Key	Graphic	Character
00	00000000				
01	00000001		INQ	Δ	SOH
02	0000001		11402	Ω R	STX
03	00000010			<u> </u>	ETX
04	0000011			<u> </u>	LIX
05	00000100			5	
06	00000101		ERROR RESET	<u> </u>	
07	00000110		EIIIIOII IIEGET	<u> </u>	
08	0000111			AIB C DI EI FI GI H — 등	
09	00001000			1 1	
0A	00001001		↑	<u>'</u>	
OB	00001010		į į		
OC OB	00001011		+	<u></u> ≤	
0D	00001100		→	<u> </u>	
OE	00001101		ŕ	<u>(</u> ± 	
OF	00001110			<u> </u>	
10	00011111		ENTER		DLE
11	00010000		ENTER +	Г К Я	DLL
12	00010001		ENTER -	۲ 2	
13	00010010		FIELD ADV	1	
14	00010011		REC ADV	<u> </u>	
15	00010100		FIELD BKSP		
16	00010101		REC BKSP	20	
17	00010111		DUP (SHIFT)) P	
18	00011000		DUP DUP	<u> </u>	
19	00011001		ROLL↑	E R	
1A	00011011		ROLL↓	1	
1B	00011010		← (SHIFT)	<u>:</u>	
1C	00011011		→ (SHIFT)	<u>Ψ</u>	
1D	00011101		\OHIT I/	<u>, </u>	
1E	00011101			<u>/</u>	
1F	00011110			NOPQR!!\$	ITB
20	00100000				110
21	001000001			7	
22	00100001			<u>′</u>	
23	00100010			≚ T	
24	00100011				
25	00100100			v V	
26	00100101			w.	ETB
27	00100111			<u></u> Х	
28	00101000		***		
29	00101001			Ź	
2A	00101010				
2B	00101011			<u>.</u>	
2C	00101100			<u>~</u>	
2D	00101101			<u></u>	ENQ
				_	-114

			Daladad	5: 1	
_U	D:	D	Related	Display	
Hex Value	Binary Value	Printer	Keyboard	Screen	Communications
		Graphic	Key	Graphic	Character
2E	00101110			<u> </u>	
2F	00101111				
30	00110000		CMD	0 1 2 3	
31	00110001			1 1	
32	00110010			<u>2</u>	SYN
33	00110011				
34	00110100			4 5 6 7	
35	00110101			<u>5</u>	
36	00110110	:		<u>6</u>	
37	00110111				EOT
38	00111000			8 9 :. #	
39	00111001			9	
3A	00111010			<u>:</u>	
3B	00111011			<u>#</u>	
3C	00111100			@ ,	
3D	00111101			<u>'</u>	NAK
3E	00111110			= -	
3F	00111111			"_	
40	01000000	Blank	Space	Blank	Blank
41	01000001			Α	
42	01000010			В	
43	01000011			С	
44	01000100			D	
45	01000101			E	
46	01000110			F	
47	01000111			G	
48	01001000			Н	
49	01001001			1	
4A	01001010	¢	¢	¢	¢
4B	01001011				
4C	01001100	<	<	<	<
4D	0100110	('	(((
4E	01001110	+	+	+	+
4F	01001111	ı	I		
50	01010000	&	&	&	&
51	01010001			J	
52	01010010			К	
53	01010011			- L	
54	01010100			М	
55	01010101			N	
56	01010110			0	
57	01010111	ŀ		P	
58	01011000			Q	
59	01011001			R	İ
5A	01011010	!	!	!	!
5B	01011011	\$	\$	\$	\$

Hex	Binary	Printer	Related Keyboard	Display Screen Graphic	Communications Character
Value	Value	Graphic	Key *	*	*
5C	01011100	Ţ	,		,
5D	01011101)))	,
5E	01011110	;	;	-	, -
5F	01011111	<u> </u>	<u> </u>	- I	
60	01100000	_ /	_ /	_ /	/
61	01100001	/	/	s '	/
62	01100010				
63	01100011	- 18. **		T U	
64	01100100			V	
65	01100101			l :	
66	01100110			W	
67	01100111			X	
68	01101000				
69	01101001			Z	
6A	01101010		,	,	,
6B	01101011	,	l		
6C	01101100	%	%	%	%
6D	01101101			_	- >
6E	01101110	>	- > ?	>	
6F	01101111	?	?	?	?
70	01110000			0	(70)
71	01110001			1	
72	01110010			2	
73	01110011			3	
74	01110100			4	
75	01110101			5	
76	01110110			6	
77	01110111			7	
78	01111000			8	
79	01111001	1		9	
7A	01111010	:	:	:	;
7B	01111011	#	#	#	#
7C	01111100	@	@	@	@
7D	01111101	,	′	,	•
7E	01111110	=	=	=	=
7F	01111111	"	"	"	"
80	10000000			_	
81	10000001	1000		<u>A</u>	
82	10000010			<u>B</u>	
83	10000011			<u>C</u>	
84	10000100			A B C D E F G	
85	10000101			<u>E</u>	
86	10000110			<u> </u>	
87	10000111			<u>G</u>	

Hoy Diname		T				
Value Value Graphic Key Graphic Graphic Character Communications Character 88 10001001 # I I I I I I I I I I I I I I I I I I I	Llow	Dim au		Related		
Section Sect					i i	Communications
S9		 	Graphic	Key	Graphic	
SE		B			Н	
SE					i	
SE		10001010			<u>.</u>	
SD					<u> </u>	
SE 10001111		1			-	
SE 10001111			j		\vec{l}	
90			•		+	1
91					Ī	
94	1				<u> </u>	
94	•			1	j	į.
94	•				K	
95				1	Ì	Í
95 10010101 96 10010101 97 10010111 98 10011000 99 10011010 98 10011010 99 10011010 98 10011010 98 10011010 98 10011010 99 10011101 90 10011101 90 10011111 90 10011111 90 1001000 100000 100000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 10000000 10000000 10000000 10000000 10000000 10000000 10000000 10000000 10000000 10000000 10000000 100000000					M	
98			j			
98		1			ō	
98					P	
99						
9D 10011101 9E 10011110 9F 10011111 A0 10100000 A1 10100001 A2 10100010 A3 10100011 A4 10100100 A5 10100101 A6 10100110 A7 10100111 A8 10101000 A9 10101001 AA 10101010 AA 10101010 AB 10101011 AC 10101101 AB 10101101 AC 10101101 AB 10101111 AE 10101111 AE 10101111 BO 10110000 B1 10110000 B1 10110010 B2 10110010 B3 10110011 B2 10110011 B3 10110011 B3 10110011	1					
9D 10011101 9E 10011110 9F 10011111 A0 10100000 A1 10100001 A2 10100010 A3 10100011 A4 10100100 A5 10100101 A6 10100110 A7 10100111 A8 10101000 A9 10101001 AA 10101010 AA 10101010 AB 10101011 AC 10101101 AB 10101101 AC 10101101 AB 10101111 AE 10101111 AE 10101111 BO 10110000 B1 10110000 B1 10110010 B2 10110010 B3 10110011 B2 10110011 B3 10110011 B3 10110011					Ī	
9D 10011101 9E 10011110 9F 10011111 A0 10100000 A1 10100001 A2 10100010 A3 10100011 A4 10100100 A5 10100101 A6 10100110 A7 10100111 A8 10101000 A9 10101001 AA 10101010 AA 10101010 AB 10101011 AC 10101101 AB 10101101 AC 10101101 AB 10101111 AE 10101111 AE 10101111 BO 10110000 B1 10110000 B1 10110010 B2 10110010 B3 10110011 B2 10110011 B3 10110011 B3 10110011					\$	
9E 10011110 Image: Control of the c	1				*	
A4 10100100 U A5 10100101 W A6 10100110 W A7 10100111 X A8 10101000 Y A9 10101010 Y AA 10101010 Y AB 10101101 Y AC 10101100 Y AD 10101101 Y AE 10101110 Y AF 10101111 Y B0 10110000 0 B1 10110001 0 B2 10110010 0 B3 10110011 3	1)	
A4 10100100 U A5 10100101 W A6 10100110 W A7 10100111 X A8 10101000 Y A9 10101010 Y AA 10101010 Y AB 10101101 Y AC 10101100 Y AD 10101101 Y AE 10101110 Y AF 10101111 Y B0 10110000 0 B1 10110001 0 B2 10110010 0 B3 10110011 3] :	
A4 10100100 U A5 10100101 W A6 10100110 W A7 10100111 X A8 10101000 Y A9 10101010 Y AA 10101010 Y AB 10101101 Y AC 10101100 Y AD 10101101 Y AE 10101110 Y AF 10101111 Y B0 10110000 0 B1 10110001 0 B2 10110010 0 B3 10110011 3			İ] 7	
A4 10100100 U A5 10100101 W A6 10100110 W A7 10100111 X A8 10101000 Y A9 10101010 Y AA 10101010 Y AB 10101101 Y AC 10101100 Y AD 10101101 Y AE 10101110 Y AF 10101111 Y B0 10110000 0 B1 10110001 0 B2 10110010 0 B3 10110011 3						
A4 10100100 U A5 10100101 W A6 10100110 W A7 10100111 X A8 10101000 Y A9 10101010 Y AA 10101010 Y AB 10101101 Y AC 10101100 Y AD 10101101 Y AE 10101110 Y AF 10101111 Y B0 10110000 0 B1 10110001 0 B2 10110010 0 B3 10110011 3		1	1	Ì	Ī 7	
A4 10100100 U A5 10100101 W A6 10100110 W A7 10100111 X A8 10101000 Y A9 10101010 Y AA 10101010 Y AB 10101101 Y AC 10101100 Y AD 10101101 Y AE 10101110 Y AF 10101111 Y B0 10110000 0 B1 10110001 0 B2 10110010 0 B3 10110011 3		1			s	
A4 10100100 U A5 10100101 W A6 10100110 W A7 10100111 X A8 10101000 Y A9 10101010 Y AA 10101010 Y AB 10101101 Y AC 10101100 Y AD 10101101 Y AE 10101110 Y AF 10101111 Y B0 10110000 0 B1 10110001 0 B2 10110010 0 B3 10110011 3						
A9						
A9	i i		ļ		V	
A9					l w	
A9					x	
A9					Y	
AB 10101011 AC 10101100 AD 10101101 AE 10101110 AF 10101111 BO 10110000 B1 10110001 B2 10110010 B3 10110011 B3 10110011 B3 3			Ì			
AB 10101011 AC 10101100 AD 10101101 AE 10101110 AF 10101111 BO 10110000 B1 10110001 B2 10110010 B3 10110011 B3 10110011 B3 3					\ \	
B0						
B0					<u>~</u>	
B0					=	
B0			! !		≥	
B0 10110000 B1 10110001 B2 10110010 B3 10110011					<u>7</u>	
B1 10110001 B2 10110010 B3 10110011 B4 10110100 B5 10110101						
B2 10110010 B3 10110011 B4 10110100 B5 10110101					<u> </u>	
B3 10110011 B4 10110100 B5 10110101				,	<u>2</u>	j
B5 10110101				·	<u>3</u>	ľ
B5 10110101 <u>5</u>			Ī	-	4	
	RP	10110101			<u>5</u>	İ

			Related	Display	
Hex	Binary	Printer	Keyboard	Screen	Communications
Value	Value	Graphic	Key	Graphic	Character
	10110110				
B6	10110110			<u>6</u> 7	
B7	101111000				
B8				9	
B9	10111001			<u>.</u>	
BA	10111010 10111011			<u>.</u>	
BB	10111011			80 90l# <u> </u> @1, ;	
BC	10111100			<u>.</u>	
BD	1			_	
BE	10111110	İ		-	
BF	10111111			 Blank	
C0	11000000		,	A	Α
C1	11000001	A	A		. В
C2	11000010	В	В	В	C
C3	11000011	С	С	С	D
C4	11000100	D	D	D	
C5	11000101	E	E	E	E
C6	11000110	F	F	F	F
C7	11000111	G	G	G	G
C8	11001000	Н	Н	Н	Н
C9	11001001	I	1	Ι, ,	<u> </u>
CA	11001010			¢	¢
СВ	11001011			•	
CC	11001100			< ,	<
CD	11001101			((
CE	11001110			+	+
CF	11001111			l	
D0	11010000			&	
D1	11010001	J	J	J	J
D2	11010010	K	K	K	К
D3	11010011	L	L	L	L
D4	11010100	М	M	M	M
D5	11010101	N	N	N	N
D6	11010110	0	0	0	0
D7	11010111	Р	P	Р	Р
D8	11011000	Q	Q	Q	Q
D9	11011001	R	R	R	R
DA	11011010			!	
DB	11011011			\$	
DC	11011100			*	
DD	11011101	1)	
DE	11011110			;	
DF	11011111				
E0	11100000		\	_	
E1	11100001			/	
E2	11100010	s	S	S	s
E3	11100011	T	T	Т	Т Т

Hex Value	Binary Value	Printer Graphic	Related Keyboard Key	Display Screen Graphic	Communications Character
E4	11100100	U	U	U	U
E5	11100101	V	l v	V	V
E6	11100110	w	l w	w	W
E7	11100111	×	X	X	X
E8	11101000	Y	Υ	Y	Υ
E9	11101001	z	Z	z	z
EA	11101010			1	
EB	11101011			,	
EC	11101100			%	
ED	11101101			_	
EE	11101110			>	
EF	11101111			?	
F0	11110000	0	0	0	0
F1	11110001	1	1	1	1
F2	11110010	2	2	2	2
F3	11110011	3	3	3	3
F4	11110100	4	4	4	4
F5	11110101	5	5	5	5
F6	11110110	6	6	6	6
F7	11110111	7	7	7	7
F8	11111000	8	8	8	8
F9	11111001	9	9	9	9
FA	11111010			:	
FB	11111011			#	
FC	11111100			@	
FD	11111101			,	
FE	11111110			=	
FF	11111111			"	


Appendix C. Powers of Two Table


```
2^n
                           2-n
                      n
               1
                      0
                           1.0
              2
                      1
                           0.5
               4
                      2
                           0.25
              8
                      3
                           0.125
                           0.062 5
             16
                      4
             32
                      5
                           0.031 25
             64
                           0.015 625
            128
                           0.007 812 5
                      7
            256
                      8
                           0.003 906 25
            512
                      9
                           0.001 953 125
          1 024
                     10
                           0.000 976 562 5
          2 048
                    11
                           0.000 488 281 25
          4 096
                    12
                           0.000 244 140 625
          8 192
                    13
                           0.000 122 070 312 5
         16 384
                           0.000 061 035 156 25
                    14
         32 768
                    15
                           0.000 030 517 578 125
         65 536
                    16
                           0.000 015 258 789 062 5
        131 072
                           0.000 007 629 394 531 25
                    17
        262 144
                    18
                           0.000 003 814 697 265 625
        524 288
                    19
                           0.000 001 907 348 632 812 5
      1 048 576
                    20
                           0.000 000 953 674 316 406 25
      2 097 152
                    21
                           0.000 000 476 837 158 203 125
      4 194 304
                    22
                           0.000 000 238 418 579 101 562 5
      8 388 608
                    23
                           0.000 000 119 209 289 550 781 25
     16 777 216
                    24
                           0.000 000 059 604 644 775 390 625
     33 554 432
                    25
                           0,000 000 029 802 322 387 695 312 5
     67 108 864
                    26
                           0,000 000 014 901 161 193 847 656 25
    134 217 728
                    27
                          0.000 000 007 450 580 596 923 828 125
    268 435 456
                    28
                          0.000 000 003 725 290 298 461 914 062 5
    536 870 912
                    29
                          0.000 000 001 862 645 149 230 957 031 25
  1 073 741 824
                    30
                          0.000 000 000 931 322 574 615 478 515 625
  2 147 483 648
                          0.000 000 000 465 661 287 307 739 257 812 5
                    31
  4 294 967 296
                    32
                          0.000 000 000 232 830 643 653 869 628 906 25
                          0.000 000 000 116 415 321 826 934 814 453 125
  8 589 934 592
                    33
                          0.000 000 000 058 207 660 913 467 407 226 562 5
 17 179 869 184
                    34
 34 359 738 368
                          0.000 000 000 029 103 830 456 733 703 613 281 25
                    35
68 719 476 736
                    36
                          0.000 000 000 014 551 915 228 366 851 806 640 625
137 438 953 472
                          0.000 000 000 007 275 957 614 183 425 903 320 312 5
                    37
274 877 906 944
                    38
                          0.000 000 000 003 637 978 807 091 712 951 660 156 25
549 755 813 888
                    39
                          0.000 000 000 001 818 989 403 545 856 475 830 078 125
```

BINARY NUMBER NOTATION

A binary number system uses a base of two. A base-of-two number system can be compared with the base-of-ten (decimal) number system.

Decimal Number	Binary Number Equivalent
0	0
1	1
2	10
3	11
4	100
5	101
6	110
7	111
8	1000
9	1001





The decimal number sytem allows counting to 10 in each position, from units to tens to hundreds to thousands, etc. The binary system allows counting to two in each position. CE panel displays are in binary form: a bit light on is indicated by a 1; a bit light off is indicated by a zero.

HEXADECIMAL NUMBER SYSTEM

It has been noted that binary numbers require about three times as many positions as decimal numbers to express the equivalent number. This is not much of a problem to the computer; however, in talking and writing or in communicating with the computer, these binary numbers are bulky. A long string of 1's and 0's cannot be effectively transmitted from one individual to another. Some shorthand method is necessary.

The hexadecimal number system fills this need. Because of the simple relationship of hex to binary, numbers can be converted from one system to another by inspection. The base or radix of the hexadecimal system is 16. This means there are 16 symbols: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, and F. The letters A, B, C, D, E, and F represent the 10-base system values of 10, 11, 12, 13, 14, and 15, respectively.

Four binary positions are equivalent to one hex position. The following table shows the comparable values of the three number systems:

Decimal	Binary	Hex
0	0000	0
1	0001	1
2	0010	2
3	0011	3
4	0100	4
5	0101	5
6	0110	6
7	0111	7
8	1000	8
9	1001	9
10	1010	Α
11	1011	В
12	1100	С
13	1101	D
14	1110	E
15	1111	F

At this point all 16 symbols have been used, and a carry to the next higher position of the number is necessary. For example:

Decimal	Binary	Hex
16	0001 0000	10
17	0001 0001	11
18	0001 0010	12
19	0001 0011	13
20	0001 0100	14
21	0001 0101	15
etc	etc	etc

Remember that the computer deals only with binary. However, an operator can look at a series of lights on the computer console showing binary 1's and 0's (for example: 0001 1110 0001 0011) and say that the lights represent the hex value of 1E13. This is easier to state than the string of 1's and 0's.

The tables in this appendix provide direct conversion of decimal and hexadecimal numbers in these ranges:

Hex	Decimal
000 to FFF	0000 to 4095

For numbers outside the range of the tables, add the following values to the table figures:

Hex	Decimal
1000	4096
2000	8192
3000	12288
4000	16384
5000	20480
6000	24576
7000	28672
8000	32768

Three-position hex values composed of the numerals listed at the side and top of the tables convert to the decimal values listed inside the tables. Decimal values inside the tables convert to hex values composed of the coordinate numerals at the side and top of the tables.

Ц	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
00 * 01 02 03	0000 0016 0032 0048	0001 0017 0033 0049	0002 0018 0034 0050	0003 0019 0035 0051	0004 0020 0036 0052	0005 0021 0037 0053	0006 0022 0038 0054	0007 0023 0039 0055	0008 0024 0040 0056	0009 0025 0041 0057	0010 0026 0042 0058	0011 0027 0043 0059	0012 0028 0044 0060	0013 0029 0045 0061	0014 0030 0046 0062	0015 0031 0047 0063
04 05 06 07		0065 0081 0097 0113	0066 0082 0098 0114	0067 0083 0099 0115	0068 0084 0100 0116	0069 0085 0101 0117	0070 0086 0102 0118	0071 0087 0103 0119	0072 0088 0104 0120	0073 0089 0105 0121	0074 0090 0106 0122	0091 0107	0076 0092 0108 0124	0077 0093 0109 0125	0078 0094 0110 0126	0079 0095 0111 0127
08 09 0A 0B	0160	0129 0145 0161 0177	0130 0146 0162 0178	0147	0132 0148 0164 0180	0133 0149 0165 0181	0134 0150 0166 0182	0151 0167	0136 0152 0168 0184	0137 0153 0169 0185	0138 0154 0170 0186		0140 0156 0172 0188	0157	0142 0158 0174 0190	0159 0175
0C 0D 0E 0F	0224	0193 0209 0225 0241	0194 0210 0226 0242	0211 0227	0196 0212 0228 0244	0197 0213 0229 0245	0198 0214 0230 0246	0199 0215 0231 0247	0200 0216 0232 0248	0201 0217 0233 0249	0202 0218 0234 0250	0203 0219 0235 0251	0204 0220 0236 0252	0205 0221 0237 0253	0206 0222 0238 0254	0207 0223 0239 0255
10 11 12 13	0256 0272 0288 0304	0257 0273 0289 0305	0258 0274 0290 0306		0260 0276 0292 0308	0261 0277 0293 0309	0262 0278 0294 0310	0263 0279 0295 0311	0264 0280 0296 0312	0265 0281 0297 0313	0266 0282 0298 0314		0268 0284 0300 0316	0285 0301	0270 0286 0302 0318	0271 0287 0303 0319
14 15 16 17	0320 0336 0352 0368	0321 0337 0353 0369			0324 0340 0356 0372	0325 0341 0357 0373	0326 0342 0358 0374	0327 0343 0359 0375	0328 0344 0360 0376	0329 0345 0361 0377	0330 0346 0362 0378	0331 0347 0363 0379	0332 0348 0364 0380	0333 0349 0365 0381	0334 0350 0366 0382	0335 0351 0367 0383
18 19 1A 1B	0384 0400 0416 0432	0385 0401 0417 0433	0386 0402 0418 0434	0435	0388 0404 0420 0436	0389 0405 0421 0437	0390 0406 0422 0438	0391 0407 0423 0439	0392 0408 0424 0440	0393 0409 0425 0441	0394 0410 0426 0442	0395 0411 0427 0443	0396 0412 0428 0444	0413 0429 0445	0398 0414 0430 0446 0462	0399 0415 0431 0447 0463
1C 1D 1E 1F	0448 0464 0480 0496	0449 0465 0481 0497	0450 0466 0482 0498	0467 0483	0452 0468 0484 0500	0453 0469 0485 0501	0454 0470 0486 0502	0455 0471 0487 0503	0456 0472 0488 0504	0457 0473 0489 0505	0458 0474 0490 0506	0459 0475 0491 0507	0460 0476 0492 0508	0477 0493	0462 0478 0494 0510	0479 0495

_[0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
20 ± 21 22 23	0512 0528 0544 0560	0513 0529 0545 0561	0514 0530 0546 0562	0515 0531 0547 0563	0516 0532 0548 0564	0517 0533 0549 0565	0518 0534 0550 0566	0519 0535 0551 0567	0520 0536 0552 0568	0521 0537 0553 0569	0522 0538 0554 0570	0523 0539 0555 0571	0524 0540 0556 0572	0525 0541 0557 0573	0526 0542 0558 0574	0527 0543 0559 0575
24 - 25 26 27	0576 0592 0608 0624	0577 0593 0609 0625	0578 0594 0610 0626	0579 0595 0611 0627	0580 0596 0612 0628	0581 0597 0613 0629	0582 0598 0614 0630	0583 0599 0615 0631	0584 0600 0616 0632	0585 0601 0617 0633	0586 0602 0618 0634	0587 0603 0619 0635	0588 0604 0620 0636	0589 0605 0621 0637	0590 0606 0622 0638	0591 0607 0623 0639
28 29 2A 2B	0640 0656 0672 0688	0641 0657 0673 0689	0642 0658 0674 0690	0643 0659 0675 0691	0644 0660 0676 0692	0645 0661 0677 0693	0646 0662 0678 0694	0647 0663 0679 0695	0648 0664 0680 0696	0649 0665 0681 0697	0650 0666 0682 0698	0651 0667 0683 0699	0652 0668 0684 0700	0653 0669 0685 0701	0654 0670 0686 0702	
2C 2D 2E 2F	0704 0720 0736 0752	0705 0721 0737 0753	0706 0722 0738 0754	0707 0723 0739 0755	0708 0724 0740 0756	0709 0725 0741 0757	0710 0726 0742 0758	0711 0727 0743 0759	0712 0728 0744 0760	0713 0729 0745 0761	0714 0730 0746 0762	0715 0731 0747 0763	0716 0732 0748 0764	0733 0749 0765		0735 0751 0767
30 31 32 33	0768 0784 0800 0816	0769 0785 0801 0817	0770 0786 0802 0818	0771 0787 0803 0819	0772 0788 0804 0820	0773 0789 0805 0821	0774 0790 0806 0822	0775 0791 0807 0823	0776 0792 0808 0824	0777 0793 0809 0825	0778 0794 0810 0826	0779 0795 0811 0827	0780 0796 0812 0828	0797 0813	0782 0798 0814 0830	0799 0815 0831
34 35 36 37	0832 0848 0864 0880	0833 0849 0865 0881	0834 0850 0866 0882	0835 0851 0867 0883	0836 0852 0868 0884	0837 0853 0869 0885	0838 0854 0870 0886	0839 0855 0871 0887	0840 0856 0872 0888	0841 0857 0873 0889	0842 0858 0874 0890	0843 0859 0875 0891	0844 0860 0876 0892		0846 0862 0878 0894	0879
38 39 3A 3B	0896 0912 0928 0944	0897 0913 0929 0945	0898 0914 0930 0946	0899 0915 0931 0947	0900 0916 0932 0948	0901 0917 0933 0949	0902 0918 0934 0950	0903 0919 0935 0951	0904 0920 0936 0952	0905 0921 0937 0953	0906 0922 0938 0954	0907 0923 0939 0955	0908 0924 0940 0956	0925 0941 0957	0910 0926 0942 0958	0927 0943 0959
3C 3D 3E 3F	0960 0976 0992 1008	0961 0977 0993 1009	0962 0978 0994 1010	0963 0979 0995 1011	0964 0980 0996 1012	0965 0981 0997 1013	0966 0982 0998 1014	0967 0983 0999 1015	0968 0984 1000 1016	0969 0985 1001 1017	0970 0986 1002 1018	0971 0987 1003 1019	0972 0988 1004 1020	0989	0974 0990 1006 1022	0991 1007

Г	F ₀	1	2	3	4	5	6	7		8	9	Α	В	С	D	E	F
40 41 42 43	1024 1040 1056 1072	1025 1041 1057 1073	1026 1042 1058 1074	1027 1043 1059 1075	1028 1044 1060 1076	1029 1045 1061 1077	1030 1046 1062 1078	1031 1047 1063 1079	:	1032 1048 1064 1080	1033 1049 1065 1081	1034 1050 1066 1082	1035 1051 1067 1083	1036 1052 1068 1084	1037 1053 1069 1085	1038 1054 1070 1086	1039 1055 1071 1087
44 45 46 47	1088 1104 1120 1136	1121	1106	1091 1107 1123 1139	1092 1108 1124 1140	1093 1109 1125 1141	1094 1110 1126 1142	1095 1111 1127 1143		1096 1112 1128 1144	1097 1113 1129 1145		1099 1115 1131 1147	1100 1116 1132 1148	1101 1117 1133 1149	1102 1118 1134 1150	1103 1119 1135 1151
48 49 4A 4B	1152 1168 1184 1200	1169 1185	1154 1170 1186 1202	1171 1187	1156 1172 1188 1204	1157 1173 1189 1205	1158 1174 1190 1206	1159 1175 1191 1207		1160 1176 1192 1208	1161 1177 1193 1209	1162 1178 1194 1210	1179	1164 1180 1196 1212		1166 1182 1198 1214	1167 1183 1199 1215
4C 4D 4E 4F	1232 1248	1217 1233 1249 1265	1234 1250	1235 1251	1220 1236 1252 1268	1221 1237 1253 1269	1222 1238 1254 1270	1223 1239 1255 1271		1240 1256	1225 1241 1257 1273		1227 1243 1259 1275	1228 1244 1260 1276	1245 1261	1230 1246 1262 1278	1231 1247 1263 1279
50 51 52 53	1280 1296 1312 1328	1297 1313	1282 1298 1314 1330	1315	1284 1300 1316 1332	1285 1301 1317 1333	1286 1302 1318 1334	1287 1303 1319 1335		1288 1304 1320 1336	1289 1305 1321 1337	1290 1306 1322 1338	1291 1307 1323 1339	1292 1308 1324 1340	1309 1325	1294 1310 1326 1342	1295 1311 1327 1343
54 55 56 57	1360 1376	1345 1361 1377 1393		1363 1379	1348 1364 1380 1396	1349 1365 1381 1397	1350 1366 1382 1398	1351 1367 1383 1399		1352 1368 1384 1400	1353 1369 1385 1401		1355 1371 1387 1403	1356 1372 1388 1404	1389	1358 1374 1390 1406	1359 1375 1391 1407
58 59 5A 5B	1424 1440	1409 1425 1441 1457	1410 1426 1442 1458		1412 1428 1444 1460	1413 1429 1445 1461	1414 1430 1446 1462	1415 1431 1447 1463		1416 1432 1448 1464	1417 1433 1449 1465	1418 1434 1450 1466	1419 1435 1451 1467	1420 1436 1452 1468	1437 1453	1422 1438 1454 1470	1423 1439 1455 1471
5C 5D 5E 5F	1472 1488 1504 1520	1473 1489 1505 1521	1490	1475 1491 1507 1523	1476 1492 1508 1524	1477 1493 1509 1525	1478 1494 1510 1526	1479 1495 1511 1527		1480 1496 1512 1528	1481 1497 1513 1529	1482 1498 1514 1530	1515	1484 1500 1516 1532	1501 1517	1486 1502 1518 1534	1487 1503 1519 1535

	0	1	2	3	4	5	6	7		8	9	Α	В	С	D	E	F
61	1536 1552 1568 1584	1537 1553 1569 1585	1538 1554 1570 1586	1555	1540 1556 1572 1588	1541 1557 1573 1589	1558	1543 1559 1575 1591	1	544 560 576 592	1545 1561 1577 1593	1546 1562 1578 1594	1547 1563 1579 1595	1548 1564 1580 1596	1549 1565 1581 1597	1550 1566 1582 1598	1551 1567 1583 1599
64 65 66 67	1600 1616 1632 1648	1601 1617 1633 1649	1602 1618 1634 1650	1619	1604 1620 1636 1652	1605 1621 1637 1653	1606 1622 1638 1654	1607 1623 1639 1655	1	608 624 640 656	1609 1625 1641 1657	1610 1626 1642 1658	1611 1627 1643 1659	1612 1628 1644 1660	1613 1629 1645 1661	1614 1630 1646 1662	1615 1631 1647 1663
69 6A	1664 1680 1696 1712	1681 1697	1666 1682 1698 1714	1699	1668 1684 1700 1716	1669 1685 1701 1717	1670 1686 1702 1718	1671 1687 1703 1719	1	672 688 704 720	1673 1689 1705 1721	1674 1690 1706 1722	1675 1691 1707 1723	1676 1692 1708 1724	1677 1693 1709 1725	1678 1694 1710 1726	1679 1695 1711 1727
6D 6E	1728 1744 1760 1776	1745 1761		1763	1732 1748 1764 1780	1749	1734 1750 1766 1782	1751 1767	1	736 752 768 784	1737 1753 1769 1785	1738 1754 1770 1786	1739 1755 1771 1787	1740 1756 1772 1788	1741 1757 1773 1789	1742 1758 1774 1790	1743 1759 1775 1791
71 72	1792 1808 1824 1840	1809 1825	1794 1810 1826 1842	1811 1827	1812 1828	1797 1813 1829 1845	1798 1814 1830 1846	1799 1815 1831 1847	1 1	800 816 832 848	1801 1817 1833 1849	1802 1818 1834 1850	1803 1819 1835 1851	1804 1820 1836 1852	1805 1821 1837 1853	1806 1822 1838 1854	1807 1823 1839 1855
75 76	1856 1872 1888 1904	1873 1889	1874 1890	1859 1875 1891 1907	1860 1876 1892 1908	1861 1877 1893 1909	1862 1878 1894 1910	1863 1879 1895 1911	1: 1:	864 880 896 912	1865 1881 1897 1913	1866 1882 1898 1914	1867 1883 1899 1915	1868 1884 1900 1916	1869 1885 1901 1917	1870 1886 1902 1918	1871 1887 1903 1919
79 <i></i> 7A				1923 1939 1955 1971	1924 1940 1956 1972	1925 1941 1957 1973	1926 1942 1958 1974	1927 1943 1959 1975	1:	928 944 960 976	1929 1945 1961 1977	1930 1946 1962 1978	1931 1947 1963 1979	1932 1948 1964 1980	1933 1949 1965 1981	1934 1950 1966 1982	1935 1951 1967 1983
7C 7D 7E 7F	1984 2000 2016 2032	2001 2017	1986 2002 2018 2034	2019	1988 2004 2020 2036	1989 2005 2021 2037	1990 2006 2022 2038	1991 2007 2023 2039	20	992 008 024 040	1993 2009 2025 2041	1994 2010 2026 2042	1995 2011 2027 2043	1996 2012 2028 2044	1997 2013 2029 2045	1998 2014 2030 2046	1999 2015 2031 2047

ŗ	F ₀	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
80 81 82 83	2048 2064 2080 2096	2049 2065 2081 2097	2050 2066 2082 2098	2051 2067 2083 2099	2052 2068 2084 2100	2053 2069 2085 2101	2054 2070 2086 2102	2055 2071 2087 2103	2056 2072 2088 2104	2057 2073 2089 2105	2058 2074 2090 2106	2059 2075 2091 2107	2060 2076 2092 2108	2061 2077 2093 2109	2062 2078 2094 2110	2063 2079 2095 2111
85	2112 2128 2144 2160	2129 2145	2114 2130 2146 2162	2131 2147	2116 2132 2148 2164	2117 2133 2149 2165	2118 2134 2150 2166	2119 2135 2151 2167		2121 2137 2153 2169	2122 2138 2154 2170	2139 2155	2124 2140 2156 2172	2125 2141 2157 2173	2126 2142 2158 2174	2127 2143 2159 2175
88 89 8A 8B	2176 2192 2208 2224		2178 2194 2210 2226	2195	2180 2196 2212 2228	2181 2197 2213 2229	2182 2198 2214 2230	2183 2199 2215 2231	2184 2200 2216 2232	2185 2201 2217 2233	2186 2202 2218 2234	2219	2188 2204 2220 2236	2189 2205 2221 2237	2190 2206 2222 2238	2191 2207 2223 2239
8C 8D 8E 8F	2240 2256 2272 2288	2241 2257 2273 2289	2242 2258 2274 2290	2243 2259 2275 2291	2244 2260 2276 2292	2245 2261 2277 2293	2246 2262 2278 2294	2247 2263 2279 2295	2248 2264 2280 2296	2249 2265 2281 2297	2250 2266 2282 2298	2251 2267 2283 2299	2252 2268 2284 2300	2253 2269 2285 2301	2254 2270 2286 2302	2255 2271 2287 2303
90 91 92 93	2304 2320 2336 2352	2321 2337	2306 2322 2338 2354	2307 2323 2339 2355	2308 2324 2340 2356	2309 2325 2341 2357	2310 2326 2342 2358	2311 2327 2343 2359	2312 2328 2344 2360	2313 2329 2345 2361	2314 2330 2346 2362	2315 2331 2347 2363	2316 2332 2348 2364	2317 2333 2349 2365	2318 2334 2350 2366	
94 95 96 97	2368 2384 2400 2416	2385 2401	2370 2386 2402 2418	2387 2403	2372 2388 2404 2420	2373 2389 2405 2421	2374 2390 2406 2422	2375 2391 2407 2423	2376 2392 2408 2424	2377 2393 2409 2425	2378 2394 2410 2426	2379 2395 2411 2427	2380 2396 2412 2428	2381 2397 2413 2429	2382 2398 2414 2430	2383 2399 2415 2431
9A	2432 2448 2464 2480	2449	2434 2450 2466 2482	2435 2451 2467 2483	2436 2452 2468 2484	2437 2453 2469 2485	2438 2454 2470 2486	2439 2455 2471 2487	2440 2456 2472 2488	2441 2457 2473 2489	2442 2458 2474 2490	2459	2444 2460 2476 2492	2461 2477	2446 2462 2478 2494	2447 2463 2479 2495
9C 9D 9E 9F	2496 2512 2528 2544	2497 2513 2529 2545	2498 2514 2530 2546	2499 2515 2531 2547	2500 2516 2532 2548	2501 2517 2533 2549	2502 2518 2534 2550	2503 2519 2535 2551	2504 2520 2536 2552	2505 2521 2537 2553	2506 2522 2538 2554	2507 2523 2539 2555	2508 2524 2540 2556	2509 2525 2541 2557	2510 2526 2542 2558	2511 2527 2543 2559

Г	Fo	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
A0 A1 A2 A3	2560 2576 2592 2608	2561 2577 2593 2609	2562 2578 2594 2610	2563 2579 2595 2611	2564 2580 2596 2612	2565 2581 2597 2613	2566 2582 2598 2614	2567 2583 2599 2615	2568 2584 2600 2616	2569 2585 2601 2617	2570 2586 2602 2618	2571 2587 2603 2619	2572 2588 2604 2620	2573 2589 2605 2621	2574 2590 2606 2622	2575 2591 2607 2623
A6	2624 2640 2656 2672	2625 2641 2657 2673	2626 2642 2658 2674	2627 2643 2659 2675	2628 2644 2660 2676	2629 2645 2661 2677	2630 2646 2662 2678	2631 2647 2663 2679	2632 2648 2664 2680	2633 2649 2665 2681	2634 2650 2666 2682	2635 2651 2667 2683	2636 2652 2668 2684	2637 2653 2669 2685	2638 2654 2670 2686	2639 2655 2671 2687
		2689 2705 2721 2737	2690 2706 2722 2738	2691 2707 2723 2739	2692 2708 2724 2740	2693 2709 2725 2741	2694 2710 2726 2742	2695 2711 2727 2743	2696 2712 2728 2744	2697 2713 2729 2745	2698 2714 2730 2746		2700 2716 2732 2748	2701 2717 2733 2749	2718	2719 2735
AD AE	2752 2768 2784 2800	2769 2785	2754 2770 2786 2802	2771 2787	2756 2772 2788 2804	2757 2773 2789 2805	2758 2774 2790 2806	2759 2775 2791 2807	2760 2776 2792 2808	2761 2777 2793 2809	2762 2778 2794 2810	2763 2779 2795 2811	2764 2780 2796 2812		2766 2782 2798 2814	2799
B1 B2	2816 2832 2848 2864	2817 2833 2849 2865	2818 2834 2850 2866	2819 2835 2851 2867	2820 2836 2852 2868	2821 2837 2853 2869	2822 2838 2854 2870	2823 2839 2855 2871	2824 2840 2856 2872	2825 2841 2857 2873	2826 2842 2858 2874	2827 2843 2859 2875	2828 2844 2860 2876	2829 2845 2861 2877	2830 2846 2862 2878	2831 2847 2863 2879
B4 B5 B6 B7	2880 2896 2912 2928	2881 2897 2913 2929	2882 2898 2914 2930	2883 2899 2915 2931	2884 2900 2916 2932	2885 2901 2917 2933	2886 2902 2918 2934	2887 2903 2919 2935	2888 2904 2920 2936	2889 2905 2921 2937	2890 2906 2922 2938	2891 2907 2923 2939	2892 2908 2924 2940	2893 2909 2925 2941	2894 2910 2926 2942	2895 2911 2927 2943
	2944 2960 2976 2992	2945 2961 2977 2993	2946 2962 2978 2994	2947 2963 2979 2995	2948 2964 2980 2996	2949 2965 2981 2997	2950 2966 2982 2998	2951 2967 2983 2999	2952 2968 2984 3000	2953 2969 2985 3001	2954 2970 2986 3002	2955 2971 2987 3003	2956 2972 2988 3004	2957 2973 2989 3005	2958 2974 2990 3006	2959 2975 2991 3007
BC BD BE BF	3008 3024 3040 3056	3009 3025 3041 3057	3010 3026 3042 3058	3027 3043	3012 3028 3044 3060	3013 3029 3045 3061	3014 3030 3046 3062	3015 3031 3047 3063	3016 3032 3048 3064	3017 3033 3049 3065	3018 3034 3050 3066	3019 3035 3051 3067	3020 3036 3052 3068	3037 3053	3022 3038 3054 3070	3039 3055

	F0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
C0 C1 C2 C3	3104	3105	3090 3106	3075 3091 3107 3123	3076 3092 3108 3124		3094 3110	3079 3095 3111 3127	3080 3096 3112 3128	3097	3098 3114	3083 3099 3115 3131	3100 3116		3102 3118	3119
C4 C5 C6 C7	3152 3168 3184	3153 3169 3185			3172	3141 3157 3173 3189	3174	3159 3175	3144 3160 3176 3192	3145 3161 3177 3193	3146 3162 3178 3194				3150 3166 3182 3198	3151 3167
CA CB	3200 3216 3232 3248	3217 3233	3202 3218 3234 3250	3235		3205 3221 3237 3253	3206 3222 3238 3254	3207 3223 3239 3255	3208 3224 3240 3256	3209 3225 3241 3257	3210 3226 3242 3258	3211 3227 3243 3259	3212 3228 3244 3260	3229	3214 3230 3246 3262	3231 3247
CD CE CF	3264 3280 3296 3312	3281 3297 3313	3266 3282 3298 3314	3283	3268 3284 3300 3316	3269 3285 3301 3317	3270 3286 3302 3318	3271 3287 3303 3319	3272 3288 3304 3320	3273 3289 3305 3321	3274 3290 3306 3322	3275 3291 3307 3323		3277 3293 3309 3325	3278 3294 3310 3326	
D1 D2 D3	3328 3344 3360 3376	3345 3361 3377	3330 3346 3362 3378	3347	3332 3348 3364 3380	3333 3349 3365 3381	3334 3350 3366 3382	3335 3351 3367 3383	3336 3352 3368 3384	3337 3353 3369 3385		3339 3355 3371 3387	3340 3356 3372 3388	3341 3357 3373 3389	3342 3358 3374 3390	3343 3359 3375 3391
D5 D6	3392 3408 3424 3440		3394 3410 3426 3442	3411 3427	3412 3428	3397 3413 3429 3445	3398 3414 3430 3446	3399 3415 3431 3447	3400 3416 3432 3448	3401 3417 3433 3449	3402 3418 3434 3450	3403 3419 3435 3451	3404 3420 3436 3452	3405 3421 3437 3453	3406 3422 3438 3454	3407 3423 3439 3455
D9 DA	3456 3472 3488 3504	3473 3489	3458 3474 3490 3506	3475	3476 3492	3461 3477 3493 3509	3462 3478 3494 3510	3463 3479 3495 3511	3464 3480 3496 3512	3465 3481 3497 3513	3498	3467 3483 3499 3515	3468 3484 3500 3516	3469 3485 3501 3517	3470 3486 3502 3518	3471 3487 3503 3519
DD DE	3520 3536 3552 3568	3537 3553	3538	3523 3539 3555 3571	3540 3556	3541 3557	3542	3527 3543 3559 3575	3544 3560	3545 35 6 1	3530 3546 3562 3578	3547	3548 3564	3565		3535 3551 3567 3583

	<u> </u>	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
E0 E1 E2 E3	3584 3600 3616 3632	3585 3601 3617 3633	3602 3618	3603 3619	3588 3604 3620 3636	3589 3605 3621 3637	3590 3606 3622 3638	3591 3607 3623 3639	3592 3608 3624 3640	3593 3609 3625 3641	3594 3610 3626 3642	3627	3596 3612 3628 3644	3613 3629	3598 3614 3630 3646	3615
E4 E5 E6 E7	3648 3664 3680 3696	3649 3665 3681 3697	3650 3666 3682 3698	3651 3667 3683 3699	3652 3668 3684 3700	3653 3669 3685 3701	3654 3670 3686 3702	3655 3671 3687 3703	3656 3672 3688 3704	3657 3673 3689 3705	3658 3674 3690 3706	3659 3675 3691 3707	3660 3676 3692 3708	3661 3677 3693 3709	3662 3678 3694 3710	3663 3679 3695 3711
E8 E9 EA EB	3728 3744 3760	3729 3745 3761	3730 3746 3762	3731 3747	3716 3732 3748 3764	3717 3733 3749 3765	3718 3734 3750 3766	3719 3735 3751 3767	3720 3736 3752 3768	3721 3737 3753 3769	3722 3738 3754 3770	3723 3739 3755 3771	3724 3740 3756 3772	3725 3741 3757 3773	3726 3742 3758 3774	3759
EC ED EE EF	3776 3792 3808 3824	3777 3793 3809 3825	3778 3794 3810 3826	3779 3795 3811 3827	3780 3796 3812 3828	3781 3797 3813 3829	3782 3798 3814 3830	3783 3799 3815 3831	3784 3800 3816 3832	3785 3801 3817 3833	3786 3802 3818 3834	3787 3803 3819 3835	3788 3804 3820 3836	3789 3805 3821 3837	3790 3806 3822 3838	3791 3807 3823 3839
F0 F1 F2 F3	3840 3856 3872 3888	3841 3857 3873 3889	3842 3858 3874 3890	3843 3859 3875 3891	3844 3860 3876 3892	3845 3861 3877 3893	3846 3862 3878 3894	3847 3863 3879 3895	3848 3864 3880 3896	3849 3865 3881 3897	3850 3866 3882 3898	3851 3867 3883 3899	3852 3868 3884 3900	3853 3869 3885 3901	3854 3870 3886 3902	3855 3871 3887 3903
F4 F5 F6 F7	3904 3920 3936 3952	3905 3921 3937 3953	3906 3922 3938 3954	3907 3923 3939 3955	3908 3924 3940 3956	3909 3925 3941 3957	3910 3926 3942 3958	3911 3927 3943 3959	3912 3928 3944 3960	3913 3929 3945 3961	3914 3930 3946 3962	3915 3931 3947 3963	3916 3932 3948 3964	3917 3933 3949 3965	3918 3934 3950 3966	3819 3935 3951 3967
F8 F9 FA FB	4000	3969 3985 4001 4017		3971 3987 4003 4019	3972 3988 4004 4020	3973 3989 4005 4021	3974 3990 4006 4022	3975 3991 4007 4023	3976 3992 4008 4024	3977 3993 4009 4025	3978 3994 4010 4026	3979 3995 4011 4027	3980 3996 4012 4028	3981 3997 4013 4029	3982 3998 4014 4030	3983 3999 4015 4031
FC FD FE FF	4048 4064	4033 4049 4065 4081	4050 4066	4035 4051 4067 4083	4036 4052 4068 4084	4037 4053 4069 4085	4038 4054 4070 4086	4039 4055 4071 4087	4040 4056 4072 4088	4041 4057 4073 4089	4042 4058 4074 4090	4043 4059 4075 4091	4044 4060 4076 4092	4045 4061 4077 4093	4046 4062 4078 4094	4047 4063 4079 4095

Polling and addressing characters must be used together in certain pairs: that is, once a polling character is selected, the complementary addressing character is determined; once an addressing character is selected, the complementary polling character is determined.

The pairs of valid polling and addressing characters for both EBCDIC and ASCII code are as follows:

EBCDIC Code

Polling Character	Hexadecimal Representation	Addressing Character	Hexadecimal Representation
ВВ	C2C2	SS	E2E2
CC	C3C3	TT	E3E3
DD	C4C4	UU	E4E4
EE	C5C5	VV	E5E5
FF	C6C6	ww	E6E6
GG	C7C7	XX	E7E7
HH	C8C8	YY	E8E8
H	C9C9	ZZ	E9E9
IJ	D1D1	11	F1F1
KK	D2D2	22	F2F2
LL	D3D3	33	F3F3
MM	D4D4	44	F4F4
NN	D5D5	55	F5F5
00	D6D6	66	F6F6
PP	D7D7	77	F7F7
QQ	D8D8	88	F8F8
RR	D9D9	99	F9F9

ASCII Code

Polling Character	Hexadecimal Representation	Addressing Character	Hexadecimal Representation
AA	4141	aa	6161
BB	4242	bb	6262
CC	4343	CC	6363
DD	4444	dd	6464
EE	4545	ee	6565
FF	4646	ff	6666
GG	4747	gg	6767
HH	4848	hh	6868
Н	4949	ii	6969
JJ	4A4A	ij	6A6A
KK	4B4B	kk	6B6B
LL	4C4C	II	6C6C
MM	4D4D	mm	6D6D
NN	4E4E	nn	6E6E
00	4F4F	00	6F6F
PP	5050	рр	7070
QQ	5151	qq	7171
RR	5252	rr	7272
SS	5353	SS	7373
TT	5454	tt	7474
υU	5555	uu	7575
VV	5656	vv	7676
ww	5757	ww	7777
xx	5858	xx	7878
YY	5959	уу	7979
ZZ	5A5A	ZZ	7A7A

To specify polling or addressing characters in the ADDR-nn parameter of the SETR utility control statement or the OVERRIDE command statement format, give the hex representation of one of the addressing characters. It will be duplicated by the system to provide two characters. At the same time, the corresponding polling characters will be determined.

For example, ADDR-E7 is given to specify the EBCDIC addressing characters XX and the corresponding polling characters GG. ADDR-70 is given to specify the ASCII addressing characters pp and the corresponding polling characters PP.

The ASCII coded character set is shown in the following chart (the EBCDIC coded character set is described in Appendix B). The data link control characters recognized by System/32 are listed in Chapter 9.

ASCII Codes

							Main	Stora	ge Bit P	osition	s 0, 1,	2, 3					
Main Storage Bit Positions		0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
4, 5, 6, 7	Hex	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
0000	0	NUL	DLE	SP	0	@	Р	`	р								
0001	1	son	DC1	!	1	Α	a	а	q								
0010	2	sтх	DC2	,,	2	В	R	b	r								
0011	3	ETX	DC3	#	3	С	S	С	s								
0100	4	EOT	DC4	\$	4	D	Т	d	t								
0101	5	ENQ	NAK	%	5	E	U	е	u								
0110	6	ACK	SYN	&	6	F	٧	f	>								
0111	7	BEL	ЕТВ	,	7	G	W	g	v								
1000	8	BS	CAN	(8	Н	х	h	х								
1001	9	нт	EM)	9	ı	Υ	i	У								
1010	Α	LF	SUB	*	:	J	Z	j	z								
1011	В	VT	ESC	+		к	[k	{								
1100	С	FF	FS	,	<	اد	\	ı									
1101	D	CR	GS	-	11	М]	m	}								
1110	E	so	RS	·	^	Ν		n	~								
1111	F	SI	us	/	?	0		o	DEL								

actual sector addresses, disk addressing 6-3 add logical characters instruction 3-8 add to register instruction 3-12 add zoned decimal instruction 3-4 additional main storage capacity feature 1-2 address control register diskette 8-6 address data register diskette 8-6 printer 2-2 address recall register 2-1 address register, instruction 2-1 address/data switches 2-5 addressing base displacement 1-4, 1-5 direct 1-4, 1-5 advance program level instruction 3-73 alphabetic keys 1-2 alphameric and special character keys 7-1 altering contents of main storage 7-8 alternate sector assignment procedure, disk 6-17 alternate sector processing, disk 6-17 arithmetic instructions 3-2 ASCII mode, initialize BSCA for 3-71 ASCII transmission code 9-1, F-1 auto answer, BSCA 9-2, 9-3 average seek time, disk drive 6-1

backup, switched network 9-3 base displacement addressing 1-4, 1-5 BDE mode 7-6 binary and hexadecimal number notations D-1 binary format 1-3 binary integer unsigned 1-3 binary synchronous communications adapter (see BSCA) binary value B-1 bits, zone and digit 1-2 branch on condition instruction 3-34 BSCA (binary synchronous communications adapter) ASCII mode, initialize for 3-71 auto answer 9-2 basic flowchart of operations 9-8 control characters 9-4 control mode 9-4, 9-9 control register contents at start of transmit and receive operation 9-9 conversational operation 9-10 current address register 9-3 current address register, load current address, sense 3-68 data checking 9-11

BSCA (continued) disable instruction 3-63 disable/enable operation 9-7 disconnect operation 9-10 EBCDIC mode, initialize for 3-70 enable instruction 3-63 enable/disable operation 9-7 framing messages for 9-7 functions 9-1 initialization sequences 9-7 initialize for ASCII mode instruction 3-71 initialize for EBCDIC mode instruction 3-70 intermediate block checking 9-2 internal clock feature 9-6, 9-10 interrupt 2-1 interrupt address register, load 3-67 introduction 1-2, 2-1-2-2 IOB, queue/dequeue 3-72 ITB operation 9-10 load current address register instruction 3-66 load interrupt address register instruction 3-67 load stop address register instruction 3-67 load transition address register instruction 3-68 load unit definition table register instruction 3-66 monitor mode 9-9 op-end interrupt 9-7 operations 9-7 pad characters 9-6 queue/dequeue IOB 3-72 rate select 9-2 receive initial operation (multipoint tributary) 9-9 receive initial operation (point-to-point nonswitched) 9-7 receive initial operation (point-to-point switched) 9-9 receive initial, start instruction 3-64 receive only, start instruction 3-64 receive operation 9-11 reception statistics 9-14 registers, loading 9-11 sense current address instruction 3-68 sense status instruction 3-69 sensing 9-11 standard capabilities 9-2 start receive initial instruction 3-64 start receive only instruction 3-64 start transmit and receive instruction 3-65 status indications 9-11 status, sense 3-69 stop address register 9-4 stop address register, load 3-67 suggested error recovery procedures 9-12 synchronization 9-6 system and error statistics 9-14 terminal control 9-4

transition address register 9-4

BSCA (continued) transition address register, load 3-68 transmission code selection 9-2 transmission statistics 9-14 transmit and receive operation 9-9 transmit and receive, start instruction 3-65 transparent operation 9-10	control station 9-1 control storage 1-1 control storage registers used by communications adapter 9 controls, system 2-2 conversational operation, BSCA 9-10 CSDE mode 7-6 current address register, BSCA 9-3	9-3
transparent text mode 9-2 two-second timeout 9-7, 9-11 two-second timeout instruction 3-63 uint definition table register 9-4	current address register, load BSCA 3-66 current address, sense BSCA 3-68 cyclic redundancy check field 8-2 cylinder address 8-2	
unit definition table register, load 3-66 buffer, print 5-2	cylinder number 8-2	
	data address register	
C (cylinder number/cylinder address) 8-2 capacity	diskette 8-6 printer 2-2	
disk storage 1-1	data checking, BSCA 9-11	
main storage 1-1	data field, diskette 8-2	
CE panel 2-4	data formats 1-2	
character	data handling and interrupts, keyboard 7-7	
communications B-1	data handling instructions 3-14	
display format 7-3	data logical 1-3	
format 1-3	data rates, communications adapter 9-1	
keyboard 7-1	decimal-hexadecimal conversion tables D-1	
character sets, printer 5-1, 5-2	digit bits 1-2	
character-set size register 2-2, 5-2	direct addressing 1-4, 1-5	
check condition and status information	disable BSCA instruction 3-63	
disk 6-12	disable BSCA, keyboard, and inquiry interrupts	
diskette 8-8	instruction 3-57	
clocking, telecommunications 9-1	disable keyboard instruction 3-42	
code	disable keyboard, start IOB, and call operator	
ASCII 9-1, F-1	instruction 3-43	
EBCDIC 9-1, B-1	disable start light instruction 3-74	
hex 1-3	disable/enable BSCA 9-7	
command keys 7-1	disconnect operation, BSCA 9-10	
command type instructions 1-5	disk	
communications adapter control storage registers 9-3	error recovery by IBM IOS 6-18	
communications adapter special features 9-2	error recovery procedures 6-18	
communications character B-1	file organization 6-1	
communications display switch (COMM DPLY) 2-5	initiating an operation 6-3	
communications network	IOB format 6-5	
multipoint 9-1	operating procedures 6-17 operation ending conditions and status 6-12	
point-to-point 9-1	operational characteristics 6-3	
compare logical characters instruction 3-29 compare logical immediate instruction 3-31	operations 2-2, 6-10	
compare logical immediate instruction 3-31 conditioning the program status register 4-2	program load procedure 6-17	
considerations, programming 4-1, 7-6	read data diagnostic operation 6-10	
console display indicators 2-5	read data operation 6-10	
console, operator's 2-2, 2-3	read ID (identifier) operation 6-10	
contents, altering of main storage 7-8	read verify operation 6-11	
continuous-forms mode, forms control 5-2	scan operation 6-12	
control address register, diskette 8-6	storage 1-1, 1-2	
control BSCA instruction 3-63	write data operation 6-11	
control character 1-3	write ID (identifier) operation 6-12	
control characters, BSCA 9-4	disk addressing	
control mode, BSCA 9-4, 9-9	actual sector addresses 6-3	
control recalibrate disk operation 6-10	relative sector address 6-3	
control register contents at start of transmit and receive	disk check conditions and status 6-12	
operation, BSCA 9-9	disk control recalibrate operation 6-10	
control seek disk operation 6-10	disk control seek operation 6-10	

disk drive average seek time 6-1	encoding, keystroke 7-6 end-of-operation interrupts
functions 1-2, 6-1	BSCA 9-7
physical characteristics 6-1	printer 5-2
diskette	ending disk operation conditions and status 6-15
check condition and status information 8-8	error and system statisitics for BSCA 9-14
control address register 8-6	error recovery by IBM IOS, disk 6-18
data address register 8-6	error recovery procedures
data field 8-2	disk 6-18
drive 1-2	diskette 8-10
drive functions 8-1	keyboard/display screen 7-8
drive operating characteristics 8-5	suggested BSCA 9-12
drive physical characteristics 8-1	extended format diskette 8-1, 8-2
error recovery procedures 8-10	
initialization procedures 8-14	
IOB format 8-2	
operations 2-2, 8-6 read data and control record operation 8-6	
read data operation 8-6	file organization, disk 6-1
read ID (identifier) operation 8-7	flowchart of BSCA operations 9-8
record format 8-2	format
seek operation 8-6	ASCII data 9-1, F-1
surface defect procedures 8-14	binary data 1-3, D-1 BSCA status bytes 9-11, 9-12
surface recording arrangement 8-1	character 1-3
write/verify control address mark operation 8-7	character 1-3
write/verify data operation 8-7	data 1-2
write/verify ID (identifier) operation 8-7	disk drive status bytes 6-12
diskettes	disk I/O Q- and R-bytes 6-9
extended format 8-1, 8-2	disk IOB 6-5
standard interchange 1-2, 8-1	disk surface 6-1, 6-2
displacement addressing, base 1-5	diskette drive status bytes 8-8
display character format 7-3	diskette IOB 8-3
display indicators, console 2-5	diskette record 8-2
display intensity control 2-5	diskette surface 8-1
display screen 1-2, 7-3	EBCDIC data 1-2, 9-1, B-1
display screen graphics B-1	hex 1-3, D-1
display screen recovery procedures 7-8	instruction 1-5, A-1
displaying data stored in registers and main storage 7-7	keyboard/display screen IOB 7-4
drive, disk (see disk drive)	keyboard/display screen status and sense bytes 7-5
drive, diskette (see diskette drive)	printer IOB 5-8
dump medium 1-1	printer status bytes 5-6
	printer switch byte (NCPODSW) 5-8
	forms control 5-2
	forms design 5-1
EBCDIC 1-2	framing messages for the BSCA 9-7 function keys 1-2, 7-1, 7-2
, EBCDIC code meaning 9-1, B-1	function keys 1-2, 7-1, 7-2 function keys, printer 5-3
EBCDIC mode, initialize BSCA for 3-70	functions 5-3
EBCDIC transmission code 9-1	communications adapter 9-1
EBCDIC transparent text mode, BSCA 9-2	disk drive 6-1
edit instruction 3-20	diskette drive 8-1
EIA interface, communications adapter 9-2	keyboard/display screen 7-1
elements of the system 1-2	printer 5-1
enable BSCA instruction 3-63	·
enable BSCA, keyboard, and inquiry interrupts	
instruction 3-59 enable start light instruction 3-73	
enable/disable BSCA 9-7	
	graphics 1-3, B-1

H (head address and head number) 8-2 load BSCA interrupt address register 3-67 halt program level instruction 3-28 load BSCA stop address register 3-67 head address (H) 8-2 load BSCA transition address register 3-68 head number (H) 8-2 load BSCA unit definition table register 3-66 hex code 1-3 load character set size register 3-38 hex value B-1 load diskette control field address register 3-45 hexadecimal and binary number notations D-1 load diskette data field address register 3-45 hexadecimal-decimal conversion tables D-1 load forms length and current line number 3-39 load index register 3-28 load keyboard/display screen interrupt handler address 3-44 I/O operations 2-2 load keyboard/display screen IOB address 3-43 load print belt image register 3-38 IBM 1200 BPS integrated modem 9-3 load printer data address register 3-39 IBM 2400 BPS integrated modem 9-3 load register 3-27 IBM 3741 data stations 1-2 move characters 3-16 image, line printer-set and size 5-2 move hexadecimal character 3-14 IMPL (initial microprogram load) and IPL (initial move inverse 3-18 program load) 8-10 move logical immediate 3-24 index register 1-6, 2-1 queue/dequeue BSCA IOB 3-72 indicators queue/dequeue keyboard/display screen IOB 3-62 CE panel 2-5 queue/dequeue printer IOB 3-61 console display 2-5 read diskette data 3-51 initial microprogram load (IMPL) and initial program read diskette data and control record 3-47 load (IPL) 8-10 read diskette ID 3-50 initialization procedures reset interrupt 3-55 disk sector 6-17 seek diskette track of recalibrate diskette 3-46 diskette 8-14 sense address/data switches 3-44 initialization sequences, BSCA 9-7 sense BSCA current address 3-68 initialize BSCA for ASCII mode instruction 3-71 sense BSCA status 3-69 initialize BSCA for EBCDIC mode instruction 3-70 sense current line number 3-41 initialize diskette drive instruction 3-60 sense diskette control field address register 3-54 initiating a disk operation 6-3 sense diskette data address register 3-54 input/output blocks (see IOB) sense diskette status 3-53 input/output handling instructions 3-38 sense forms length and current line number 3-41 insert and test characters instruction 3-22 sense printer status 3-41 instruction set bits off masked 3-25 add logical characters 3-8 set bits on masked 3-24 add to register 3-12 start BSCA receive initial 3-64 add zoned decimal 3-4 start BSCA receive only 3-64 address register 2-1 start BSCA transmit and receive 3-65 advance program level 3-73 start disk IOB 3-58 branch on condition 3-34 start keyboard/display screen IOB 3-42 compare logical characters 3-29 start printer IOB 3-40 compare logical immediate 3-31 control BSCA 3-63 store register 3-26 disable BSCA, keyboard, and inquiry interrupts 3-57 subtract logical characters 3-10 subtract zoned decimal 3-6 disable keyboard 3-42 supervisor call 3-28 disable keyboard, start IOB, and call operator 3-43 test bits off masked 3-33 disable start light 3-74 test bits on masked 3-32 test diskette drive and branch 3-53 enable BSCA, keyboard, and inquiry interrupts 3-59 timings 4-1 enable start light 3-73 wait for IOB 3-56 formats 1-5 write and verify diskette control address marker 3-49 halt program level 3-28 write and verify diskette data 3-48 initialize BSCA for ASCII mode 3-71 write and verify diskette record ID 3-52 initialize BSCA for EBCDIC mode 3-70 zero and add zoned 3-2 initialize diskette drive 3-60 insert and test characters jump on condition 3-36

instruction (continued)

load BSCA current address register 3-66

instructions	keys
arithmetic 3-2	alphabetic 1-2
command type 1-5	alphameric and special character 7-1
data handling 3-14	command 7-1
input/output handling 3-38	function 1-2, 7-1, 7-2
logical 3-29	operator console 2-3
one address 1-5	printer function 5-3
two address 1-6	keystroke encoding 7-6
integer, binary unsigned 1-3	,
integrated modem	
1200 BPS 9-3	
2400 BPS 9-3	
interchange medium 1-1	lamp test switch 2-5
intermediate block checking, BSCA 9-2	lights, operator console 2-3, 2-4
internal clock feature, BSCA 9-6, 9-10	line printer
internal clock, communications adapter 9-2	•
	character-set image and size 5-2
interrupt address register, load BSCA 3-67	functions 1-2, 5-1
interrupts and data handling, keyboard 7-7	speed 1-1, 1-2
interrupts, end-of-operation	load
BSCA 9-7	BSCA current address register instruction 3-66
printer 5-2	BSCA interrupt address register instruction 3-67
IOB	BSCA stop address register instruction 3-67
disk 6-5	BSCA transition address register instruction 3-68
diskette 8-3	BSCA unit definition table register instruction 3-66
general 2-2	character set size register instruction 3-38
keyboard/display screen 7-3	diskette control field address register instruction 3-45
printer 5-8	diskette data field address register instruction 3-45
IOB, queue/dequeue BSCA 3-72	forms length and current line number
IPL (initial program load) and IMPL (initial microprogram	instruction 3-39
load) 8-10	index register instruction 3-28
ITB operation, BSCA 9-10	keyboard/display screen interrupt handler address
	instruction 3-44
	keyboard/display screen IOB address instruction 3-43
	medium 1-1
	print belt image register instruction 3-38
jump on condition instruction 3-36	printer data address register instruction 3-39
	register instruction 3-27
	loading BSCA registers 9-11
	loading line printer character-set size and image 5-2
	logical data 1-3
	logical instructions 3-29
keyboard	region methations of 25
character 7-1	
hardware characteristics 7-6	
interrupts and data handling 7-7	
	main storage additional canacity feature 1-2
key functions 7-2	main storage additional capacity feature 1-2
operation 1-2, 7-6	main storage capacity 1-1, 1-2
operation modes 7-6	main storage processor 1-2
programming considerations 7-6	main storage, altering contents of 7-8
recovery procedures 7-8	manual operating procedures, keyboard/display screen 7-7
ten key numeric 7-1	microprocessor 1-1
keyboard/display screen	mode selector switch 2-5
functions 7-1	mode, keyboard operation
IOB definition and usage 7-3	BDE 7-6
manual operating procedures 7-7	CSDE 7-6
operational characteristics 7-2, 7-7	SDE 7-6
operations 2-2, 7-2	mode, single form/ledger cards 5-3
physical characteristics 7-1	models, system 1-1
sense bytes 7-5	modem
keylock power switch feature 1-2	1200 BPS integrated 9-3
	2400 BPS integrated 9-3

modems 9-1 monitor mode, BSCA 9-9	power on/off switch 2-3 power switch feature, keylock 1-2
move	powers of two table C-1
characters instruction 3-16	print belt image register 2-2, 5-2
hexadecimal character instruction 3-14	print buffer 5-2
inverse instruction 3-18	print data area 5-1
logical immediate instruction 3-24	printer
multipoint communications network 9-1	character sets 5-1
	character-set image and size 5-2
	data address register 2-2
	end-of-operation interrupts 5-2
	function keys 5-3
N (record length indicator) 8-2	functions 5-1
NCPODSW (printer switch) 5-8	graphics B-1
negative number 1-3	IOB and NCPODSW 5-8
number of records (X) 8-2	line 1-2, 5-1
numeric ten-key keyboard 7-1	operational characteristics 5-1, 5-3
	operations 2-2, 5-2, 5-3
	serial 1-2, 5-1
	speed 1-1, 5-1
	status byte 5-3
one address instructions 1-5	switch (NCPODSW) 5-8
op code function 1-4	procedures
op-end interrupt	alternate disk sector assignment 6-17
BSCA 9-7	disk error recovery 6-18
printer 5-2	disk operating 6-17
operating procedures	disk program load 6-17
disk drive 6-17	disk sector initialization 6-17
diskette drive 8-5	diskette error recovery 8-10
keyboard/display screen 7-7	diskette initialization 8-14
printer 5-3	diskette surface defect 8-14
operational characteristics	display screen recovery 7-8
disk drive 6-3	keyboard recovery 7-8
diskette drive 8-5	keyboard/display screen manual operating 7-7
keyboard/display screen 7-2, 7-7	processing alternate disk sector 6-17
printer 5-1, 5-3	processor, main storage 1-1, 1-3
operations	program status register, conditioning the 4-2
BSCA 9-7	programming considerations 4-1, 7-6
disk 2-2, 6-10	
diskette 2-2, 8-6	
1/O 2-2	
keyboard/display screen 2-2, 7-2	
overlapped 1-1	queue/dequeue
printer 2-2, 5-2, 5-3	BSCA IOB instruction 3-72
operator's console 2-2, 2-3	keyboard/display screen IOB instruction 3-62
overlapped operations 1-1	printer IOB instruction 3-61
L t	
pad characters, BSCA 9-6	R (record address/record number) 8-2
parity 1-3	rate select, BSCA 9-2
physical characteristics	read
disk drive 6-1	data and control record operation, diskette 8-6
diskette drive 8-1	data diagnostic operation, disk 6-11
keyboard/display screen 7-1	data operation, disk 6-10
printer 5-1	data operation, diskette 8-6
point-to-point communications network 9-1	diskette data and control record instruction 3-47
polling and addressing characters for System/32	diskette data instruction 3-51
I tributary stations F-1	diskette ID instruction 3-50
positive number 1-3	ID (identifier) operation, disk 6-10
	ID (identifier) operation, diskette 8-7
	verify operation, disk 6-11

recalibrate diskette or seek diskette track instruction 3-46 receive initial operation multipoint tributary, BSCA 9-9 point-to-point nonswitched, BSCA 9-7 point-to-point switched, BSCA 9-9 receive initial, start BSCA 3-64 receive only, start BSCA 3-64 receive operation, BSCA 9-11 reception statistics, BSCA 9-14 record format disk 6-2	sensing BSCA 9-11 serial printer 1-2, 5-1 set bits off masked instruction 3-25 set bits on masked instruction 3-24 single form/ledger cards mode 5-2, 5-3 special and alphameric character keys 7-1 special features, communications adapter 9-2 standard BSCA capabilities 9-2 standard interchange diskettes 1-2, 8-1 start BSCA receive initial instruction 3-64 BSCA receive only instruction 3-64
diskette 8-2	BSCA transmit and receive instruction 3-65
recovery procedures	disk IOB instruction 3-58
disk 6-18	key/light 2-3
diskette 8-10 keyboard/display screen 7-8	keyboard/display screen IOB instruction 3-42 printer IOB instruction 3-40
suggested BSCA 9-12	statistics, BSCA 9-14
register	status and disk check condition 6-12
(see also instruction for instructions that load and sense	status and diskette check condition 8-8
registers)	status bytes
address recall 2-1	BSCA 9-11
BSCA current address 9-3	disk drive 6-12
BSCA stop address 9-4	diskette drive 8-8
BSCA transition address 9-4	keyboard/display screen 7-5
BSCA unit definition table 9-4	printer 5-3 status, sense BSCA 3-69
character-set size 2-2, 5-2 conditioning the program status 4-2	stop address register, BSCA 9-4
diskette control address 8-6	stop address register, load BSCA 3-67
diskette data address 8-6	storage capacity
index 1-6, 2-1	disk 1-1, 1-2
instruction address 2-1	main 1-1
print belt image 2-2, 5-2	storage, control 1-1
printer data address 2-2	store register instruction 3-26
reset interrupt instruction 3-55	subtract logical characters instruction 3-10 subtract zoned decimal instruction 3-6
	supervisor call
	instruction 3-28
	instruction time 4-1
scan operation, disk 6-12	surface defect procedures, diskette 8-14
SDE mode 7-6	switch
SDLC (synchronous data link control) 1-2	keylock power 1-2
sector initialization procedure, disk 6-17	lamp test 2-5 mode selector 2-5
sector, alternate assignment procedure, disk 6-17 sector, alternate processing, disk 6-17	power on/off 2-3
seek check 6-18	, printer (NCPODSW) 5-8
seek diskette track or recalibrate diskette	switched network backup 9-3
instruction 3-46	switches
seek operation	address/data 2-5
disk control 6-10	CE panel toggle 2-5 synchronization, BSCA 9-6
diskette 8-6	1 '
seek time, disk drive 6-1 selector mode switch 2-5	' system controls 2-2
sense	elements 1-2
address/data switches instruction 3-44	models 1-1
BSCA current address instruction 3-68	program 1-1
BSCA status instruction 3-69	system and error statistics for BSCA 9-14
bytes, keyboard/display screen 7-5	
diskette control field address register instruction 3-54	
diskette data address register instruction 3-54	
diskette status instruction 3-53 forms length and current line number instruction 3-41	
Torms longer and current line number instruction 3.41	

printer status instruction 3-41

telecommunications feature 1-2 functions 9-1 ten-key numeric keyboard 7-1 terminal control 9-4 test bits off masked instruction 3-33 test bits on masked instruction 3-32 test diskette drive and branch instruction 3-53 test lamp switch 2-5 timings, instruction 4-1 toggle switches, CE panel 2-5 transition address register, BSCA 9-4 transition address register, load BSCA 3-68 transmission code selection, BSCA 9-2 transmission codes 9-1 transmission rate control 9-1 transmission statistics, BSCA 9-14 transmit and receive operation, BSCA 9-9 transmit and receive, start BSCA 3-65 transparent operation, BSCA 9-10 transparent text mode, BSCA 9-2 tributary station 9-1, 9-4 tributary station polling and addressing characters, System/32 F-1 two address instructions 1-6 two-second timeout, BSCA 9-7, 9-11 two-second timeout, start/cancel BSCA 3-63

unit definition table register, BSCA 9-4 unit definition table register, load BSCA 3-66 unprintable character 5-1 unsigned binary integer 1-3 wait for IOB instruction 3-56
write and verity diskette
control address mark operation 8-7
control address marker instruction 3-49
data instruction 3-48
data operation 8-7
ID (identifier) operation 8-7
record ID instruction 3-52
write disk data operation 6-11
write disk ID (identifier) operation 6-12

X (number of records) 8-2

zero and add zoned instruction 3-2 zone bits 1-3

1200 BPS integrated modem 9-3 2400 BPS integrated modem 9-3 3741 data stations 1-2

Index of Instructions by Machine Code Sequence

```
00 xx
          move inverse
                         3-18
                                                                       30 E0
                                                                                 sense forms length and current line number
                                                                                                                              3-41
04 xx
          zero and add zoned
                                3-2
                                                                       30 E3
                                                                                 sense printer status bytes 0 and 1
06 xx
          add zoned decimal
                                                                       30 E4
                                                                                 sense printer status bytes 2 and 3
07 xx
          subtract zoned decimal
                                                                                 load keyboard/display screen IOB address
                                                                       31 10
xx 80
          move hexadecimal character
                                        3-14
                                                                       31 13
                                                                                 load keyboard/display screen interrupt handler
0A xx
          edit
                3-20
                                                                                  address 3-44
0B xx
          insert and test characters
                                                                       31 81
                                                                                 load BSCA stop address register 3-67
OC xx
          move characters 3-16
                                                                       31 82
                                                                                 load BSCA transition address register 3-68
0D xx
          compare logical characters
                                      3-29
                                                                       31 83
                                                                                 load BSCA interrupt address register 3-67
0E xx
          add logical characters 3-8
                                                                       31 84
                                                                                 load BSCA current address register 3-66
OF xx
          subtract logical characters
                                                                                 load BSCA unit definition table register 3-66
                                                                       31 85
                                                                       31 D0
                                                                                 load diskette control field address register 3-45
                                                                       31 D1
                                                                                 load diskette data field address register 3-45
                                                                       31 E0
                                                                                 load forms length and current line number 3-39
                                                                       31 E2
                                                                                 load character set size register 3-38
                                                                       31 E4
                                                                                 load print belt image register 3-38
10 xx
          move inverse
                                                                       31 E6
                                                                                 load printer data address register
14 xx
         zero and add zoned
                                                                       34 01
                                                                                store index register 1 3-26
16 xx
         add zoned decimal
                                                                       34 02
                                                                                store index register 2 3-26
17 xx
         subtract zoned decimal
                                                                       34 04
                                                                                store program status register
18 xx
          move hexadecimal character
                                        3-14
                                                                       34 08
                                                                                store address recall register 3-26
1A xx
         edit
               3-20
                                                                       34 10
                                                                                store instruction address register
1B xx
         insert and test characters 3-22
                                                                       34 20
                                                                                store instruction address register
1C xx
          move characters 3-16
                                                                       34 40 00 01 enable start light 3-73
1D xx
         compare logical characters
                                                                       35 01
                                                                                load index register 1 3-27
1E xx
         add logical characters 3-8
                                                                       35 02
                                                                                load index register 2 3-27
1F xx
         subtract logical characters
                                     3-10
                                                                       35 04
                                                                                load program status register 3-27
                                                                       35 08
                                                                                load address recall register 3-27
                                                                       35 10
                                                                                load instruction address register
                                                                       35 20
                                                                                load instruction address register
                                                                       35 40 00 01 disable start light 3-74
                                                                       36 01
                                                                                add to index register 1 3-12
20 xx
         move inverse
                        3-18
                                                                                add to index register 2 3-12
                                                                       36 02
24 xx
         zero and add zoned
                               3-2
                                                                       36 04
                                                                                add to program status register 3-12
26 xx
         add zoned decimal
                              3-4
                                                                       36 08
                                                                                add to address recall register 3-12
27 xx
         subtract zoned decimal
                                                                       36 10
                                                                                add to instruction address register
28 xx
         move hexadecimal character
                                       3-14
                                                                                add to instruction address register
                                                                       36 20
2A xx
         edit
                3-20
                                                                       38 xx
                                                                                test bits on masked 3-32
         insert and test characters
2B xx
                                                                       39 xx
                                                                                test bits off masked 3-33
2C xx
         move characters 3-16
                                                                       3A xx
                                                                                set bits on masked 3-24
2D xx
         compare logical characters
                                      3-29
                                                                       3B xx
                                                                                set bits off masked
                                                                                                    3-25
2E xx
         add logical characters 3-8
                                                                       3C xx
                                                                                move logical immediate 3-24
2F xx
         subtract logical characters
                                                                       3D xx
                                                                                compare logical immediate 3-31
30 00
         sense address/data switches
                                                                       40 xx
                                                                                move inverse 3-18
30 83
         sense BSCA status 3-69
                                                                       44 xx
                                                                                zero and add zoned
30 84
         sense BSCA current address
                                      3-68
                                                                       46 xx
                                                                                add zoned decimal 3-4
30 D0
         sense diskette control field address register
                                                     3-54
                                                                       47 xx
                                                                                subtract zoned decimal 3-6
30 D1
                                             3-54
         sense diskette data address register
                                                                       48 xx
                                                                                move hexadecimal character 3-14
30 D2
         sense diskette status bytes 0 and 1
                                              3-53
                                                                       4A xx
                                                                                edit 3-20
30 D3
         sense diskette status bytes 2 and 3
                                             3-53
                                                                       4B xx
                                                                                insert and test characters 3-22
```

4C xx	move characters 3-16	71 E0	load forms length and current line number 3-39
4D xx	compare logical characters 3-29	71 E2	load character set size register 3-38
4E xx	add logical characters 3-8	71 E4	load print belt image register 3-38
4F xx	subtract logical characters 3-10	71 E6	load printer data address register 3-39
		74 01	store index register 1 3-26 store index register 2 3-26
		74 02	store program status register 3-26
	•	74 04	store address recall register 3-26
	•	74 08	
		74 10	
50 xx	move inverse 3-18	74 20 75 01	store instruction address register 3-26 load index register 1 3-27
54 xx	zero and add zoned 3-2		load index register 2 3-27
56 xx	add zoned decimal 3-4	75 02 75 04	load index register 2 3-27 load program status register 3-27
57 xx	subtract zoned decimal 3-6	75 04 75 08	load address recall register 3-27
58 xx	move hexadecimal character 3-14	75 10	load instruction address register 3-27
5A xx	edit 3-20	75 10 75 20	load instruction address register 3-27
5B xx	insert and test characters 3-22	76 01	add to index register 1 3-12
5C xx	move characters 3-16	76 02	add to index register 2 3-12
5D xx	compare logical characters 3-29	76 04	add to maex register 2 3-12
5E xx	add logical characters 3-8	76 08	add to program status register 3-12
5F xx	subtract logical characters 3-10	76 10	add to instruction address register 3-12
		76 10 76 20	add to instruction address register 3-12
		78 xx	test bits on masked 3-32
		78 xx 79 xx	test bits off masked 3-33
		75 XX 7A XX	set bits on masked 3-24
60	move inverse 3-18	7B xx	set bits off masked 3-25
60 xx	zero and add zoned 3-2	7C xx	move logical immediate 3-24
64 xx	add zoned decimal 3-4	70 xx	compare logical immediate 3-31
66 xx 67 xx	subtract zoned decimal 3-6	7 D XX	compare region in instances of the
	move hexadecimal character 3-14		
68 xx 6A xx	edit 3-20		
6B xx	insert and test characters 3-22		
6C xx	move characters 3-16		
6D xx	compare logical characters 3-29	80 xx	move inverse 3-18
6E xx	add logical characters 3-8	84 xx	zero and add zoned 3-2
6F xx	subtract logical characters 3-10	86 xx	add zoned decimal 3-4
OI XX	Subtract logical characters 5 10	87 xx	subtract zoned decimal 3-6
		88 xx	move hexadecimal character 3-14
		8A xx	edit 3-20
		8B xx	insert and test characters 3-22
		8C xx	move characters 3-16
70 00	sense address/data switches 3-44	8D xx	compare logical characters 3-29
70 83	sense BSCA status 3-69	8E xx	add logical characters 3-8
70 84	sense BSCA current address 3-68	8F xx	subtract logical characters 3-10
70 D0	sense diskette control field address register 3-54		•
70 D1	sense diskette data address register 3-54		
70 D2	sense diskette status bytes 0 and 1 3-53		
70 D3	sense diskette status bytes 2 and 3 3-53		
70 E0	sense forms length and current line number 3-41		
70 E3	sense printer status bytes 0 and 1 3-41	90 xx	move inverse 3-18
70 E4	sense printer status bytes 2 and 3 3-41	94 xx	zero and add zoned 3-2
71 10	load keyboard/display screen IOB address 3-43	96 xx	add zoned decimal 3-4
71 13	load keyboard/display screen interrupt handler	97 xx	subtract zoned decimal 3-6
	address 3-44	98 xx	move hexadecimal character 3-14
71 81	load BSCA stop address register 3-67	9A xx	edit 3-20
71 82	load BSCA transition address register 3-68	9B xx	insert and test characters 3-22
71 83	load BSCA interrupt address register 3-67	9C xx	move characters 3-16
71 84	load BSCA current address register 3-66	9D xx	compare logical characters 3-29
71 85	load BSCA unit definition table register 3-66	9E xx	add logical characters 3-8
71 D0	load diskette control field address register 3-45	9F xx	subtract logical characters 3-10
71 D1	load diskette data field address register 3-45		

A0 xx	move inverse 3-18	CO (Q-byte not 87) branch on condition 3-34
A4 xx	zero and add zoned 3-2	CO 87 00 04 01 reset interrupt 3-55
A6 xx	add zoned decimal 3-4	C0 87 00 04 02 wait for IOB 3-56
A7 xx	subtract zoned decimal 3-6	C0 87 00 04 03 start disk IOB 3-58
A8 xx	move hexadecimal character 3-14	C0 87 00 04 09 00 00 01 disable inquiry interrupt 3-57
AA xx	edit 3-20	C0 87 00 04 09 20 00 00 disable keyboard interrupt 3-57
AB xx	insert and test characters 3-22	C0 87 00 04 09 40 00 00 disable BSCA interrupt 3-57
AC xx	move characters 3-16	C0 87 00 04 0A 00 00 01 enable inquiry interrupt 3-59
		C0 87 00 04 0A 00 00 01 enable keyboard interrupt 3-59
AD xx	compare logical characters 3-29	
AE xx	add logical characters 3-8	C0 87 00 04 0A 40 00 00 enable BSCA interrupt 3-59
AF xx	subtract logical characters 3-10	C0 87 00 04 0E 00 02 00 load BSCA IOB at end of system
		IOB queue 3-72
		CO 87 00 04 0E 00 04 00 load keyboard/display screen IOB at
		end of system IOB queue 3-62
		CO 87 00 04 0E 00 06 00 load printer IOB at end of system
		IOB queue 3-61
B0 00	sense address/data switches 3-44	C0 87 00 04 0E 01 02 00 remove BSCA IOB from system
B0 83	sense BSCA status 3-69	IOB queue 3-72
B0 84	sense BSCA current address 3-68	CO 87 00 04 0E 01 04 00 remove keyboard/display screen IOB
B0 D0	sense diskette control field address register 3-54	from system IOB queue 3-62
B0 D1	sense diskette data address register 3-54	C0 87 00 04 0E 01 06 00 remove printer IOB from system
B0 D2	sense diskette status bytes 0 and 1 3-53	IOB queue 3-61
B0 D3	sense diskette status bytes 2 and 3 3-53	CO 87 00 04 0E 10 02 00 load BSCA IOB at front of system
B0 E0	sense forms length and current line number 3-41	IOB queue 3-72
B0 E3	sense printer status bytes 0 and 1 3-41	CO 87 00 04 0E 10 04 00 load keyboard/display screen IOB at
B0 E4	sense printer status bytes 2 and 3 3-41	front of system IOB queue 3-62
B1 10	load keyboard/display screen IOB address 3-43	CO 87 00 04 0E 10 06 00 load printer IOB at front of system
B1 13	load keyboard/display screen interrupt handler	IOB queue 3-61
2	address 3-44	C0 87 00 04 0F 00 01 00 initialize diskette drive 3-60
B1 81	load BSCA stop address register 3-67	C0 87 00 04 0F 00 04 00 initialize BSCA for ASCII mode 3-71
B1 82	load BSCA transition address register 3-68	C0 87 00 04 0F 00 05 00 initialize BSCA for EBCDIC mode 3-70
B1 83	load BSCA interrupt address register 3-67	C1 D0 test diskette drive and branch 3-53
B1 84	load BSCA current address register 3-66	C2 00 load index register 2 3-28
B1 85	load BSCA unit definition table register 3-66	C2 01 load index register 1 3-28
B1 D0	load diskette control field address register 3-45	C2 02 load index register 2 3-28
B1 D1		
	load diskette data field address register 3-45	C2 03 load index register 1 3-28
B1 E0	load forms length and current line number 3-39	
B1 E2	load character set size register 3-38	
B1 E4	load print belt image register 3-38	
B1 E6	load printer data address register 3-39	
B4 01	store index register 1 3-26	0.04
B4 02	store index register 2 3-26	D0 xx branch on condition 3-34
B4 04	store program status register 3-26	D1 D0 test diskette drive and branch 3-53
B4 08	store address recall register 3-26	D2 00 load index register 2 3-28
B4 10	store instruction address register 3-26	D2 01 load index register 1 3-28
B4 20	store instruction address register 3-26	D2 02 load index register 2 3-28
B5 01	load index register 1 3-27	D2 03 load index register 1 3-28
B5 02	load index register 2 3-27	
B5 04	load program status register 3-27	
B5 08	load address recall register 3-27	
B5 10	load instruction address register 3-27	
B5 20	load instruction address register 3-27	
B6 01	add to index register 1 3-12	E0 xx branch on condition 3-34
B6 02	add to index register 2 3-12	E1 D0 test diskette drive and branch 3-53
B6 04	add to program status register 3-12	E2 00 load index register 2 3-28
B6 08	add to address recall register 3-12	E2 01 load index register 1 3-28
B6 10	add to instruction address register 3-12	E2 02 load index register 2 3-28
B6 20	add to instruction address register 3-12	E2 03 load index register 1 3-28
B8 xx	test bits on masked 3-32	
B9 xx	test bits off masked 3-33	
BA xx	set bits on masked 3-24	
BB xx	set bits off masked 3-25	
BC xx	move logical immediate 3-24	
BD xx	compare logical immediate 3-31	
^^		

F0 xx	halt program level 3-28
F1 xx	advance program level 3-73
F2 xx	jump on condition 3-36
F3 10	start keyboard/display screen IOB 3-42
F3 14	disable keyboard 3-42
F3 16	disable keyboard, start IOB, and call operator 3-43
F3 80 00	control BSCA—cancel 2-second timeout 3-63
F3 80 04	control BSCA-start 2-second timeout 3-63
F3 80 80	control BSCA—disable BSCA and cancel
	2-second timeout 3-63
F3 80 84	control BSCA—disable BSCA and start
	2-second timeout 3-63
F3 80 CC	control BSCA—enable BSCA and cancel
	2-second timeout 3-63
F3 80 C4	control BSCA—enable BSCA and start
	2-second timeout 3-63
F3 81 CC	start BSCA receive only 3-64
F3 82 C0	start BSCA transmit and receive 3-65
F3 83 C0	start BSCA receive initial 3-64
F3 90	start printer IOB in single form/ledger cards mode 3-40
F3 D0	seek diskette track or recalibrate diskette 3-46
F3 D1	read diskette data 3-51
F3 D2	read diskette ID 3-50
F3 D4	read diskette data and control record 3-47
F3 D5	write and verify diskette data 3-48
F3 D6	write and verify diskette control address marker 3-49
F3 D7	write and verify diskette record ID 3-52
F3 E0	start printer IOB in continuous forms mode 3-40
F4 xx	supervisor call 3-28

(· · · ·

READER'S COMMENT FORM

IBM System/32 Functions Reference Manual

GA21-9176-1

YOUR COMMENTS, PLEASE . . .

Your comments assist us in improving the usefulness of our publications; they are an important part of the input used in preparing updates to the publications. All comments and suggestions become the property of IBM.

Please do not use this form for technical questions about the system or for requests for additional publications; this only delays the response. Instead, direct your inquiries or requests to your IBM representative or to the IBM branch office serving your locality.

Corrections or clarifications needed:

Page

Address

Comment

check the box below.	per shortage, we will not send a reply to	your comments unless you
would like a reply.		

Thank you for your cooperation. No postage necessary if mailed in the U.S.A.

IBM System/32 Functions Reference (File No. S32-01) Printed in U.S.A. GA21-9176-1

Fold

Fold

Cut Along Line

FIRST CLASS
PERMIT NO. 387
ROCHESTER, MINN.

BUSINESS REPLY MAIL

NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY . . .

IBM Corporation General Systems Division Development Laboratory Publications, Dept. 245 Rochester, Minnesota 55901



Fold

Fold

IBM

International Business Machines Corporation General Systems Division 5775D Glenridge Drive N.E. Atlanta, Georgia 30301 (USA Only)

IBM World Trade Corporation 821 United Nations Plaza, New York, New York 10017 (International)

International Business Machines Corporation General Systems Division 5775D Glenridge Drive N.E. Atlanta, Georgia 30301 (USA Only)

IBM World Trade Corporation 821 United Nations Plaza, New York, New York 10017 (International)