$(I \cdot C \cdot T)$ 

I.C.T. STANDARD INTERFACE SPECIFICATION

111/0020

Sheet O.

SS

12

TECHNICAL SPECIFICATION

OF THE I.C.T.

STANDARD INTERFACE
FOR

PERIPHERAL DEVICES

This specification has been prepared by the Specifications
Project of Engineering Division, Stevenage. The
document has been approved by the Managers of Computer
Systems Division, and Peripherals Division, Stevenage,
Planning Division, Putney; Planning Division, Bracknell;
and Computer Equipment Group, West Gorton.

 $(I \cdot C \cdot T)$ 

# I.C.T STANDARD INTERFACE SPECIFICATION

Sheet 1

1110020

					Control St	reet
ssue Nº	Total Nº of Sheets	Affected Sheets and Alterations	Engineer	Design Commun.	Change Notice	Date
12	96	Revised, retyped and re-issued,	10.60 ld	A		
		sheets 81 - 96 incl. introduced	Villemen	11hm.	2099	7.67.
			-			
				·		
				<i>†</i> ,		
					_	
			Ţ			
					·	
					`	
				•		
						·

PUBLISHED BY DESIGN COMMUNICATION I.C.T. (ENG) LTD.

I.C.T. (ENG.) LTD.

DESIGN COMMUNICATION

8

PUBLISHED

1110020  $(I \cdot C \cdot T)$ I.C.T. STANDARD INTERFACE SPECIFICATION Sheet 3 12 PART I PUBLISHED BY DESIGN COMMUNICATION I.C.T. (ENG.) LTD.

Sheet 4.

155. 12

1.0 INTRODUCTION

#### 1.1 SCOPE

This document defines the Standard Interface to be used by I.C.T. peripherals and processors.

However it is not possible for a peripheral designer to design his equipment to this specification alone. It is necessary that the designers of the processor to which connection is desired to be made be consulted so that data width and preferred mode of operation be catered for. Similarly processor designers should consult peripheral on individual peculiarities of the peripherals it is desired to be used in the complete system.

The range of peripherals which may be connected by this interface is as follows:

Type 1 Single channel, single mechanism

Type 2 Single channel, multi mechanism

Type 3 Multi channel, multi mechanism

Type 4 Data exchange

Type 5 Single channel, multi address

The suffix A or B following the type number denotes the timing characteristics of the peripheral.

A type will operate according to the timing rules currently described in this specification and will have the 'F' line at logic O.

B type will operate according to faster timing rules to be defined later and will have the 'F' line at logic 1.

#### 1.2 DEFINITIONS

The following definitions are given to define the application of the terms 'CHANNEL' and 'MECHANISM' in this specification.

#### 1.2.1 Data Block

A block of data on the interface is a group of characters associated as follows:

<u>.</u>

I.C.T.

Sheet 6.

.C. DESIGN COMMUNICATION æ PUBLISHED

1.C.1

DESIGN COMMUNICATION

8₹

PUBLISHED

.C.1

DESIGN COMMUNICATION

B⊀

PUBLISHED

Sheet 9.

ISS.

12

3.0 FUNCTION OF LINES ACROSS THE INTERFACE

The function of each line will be described in general terms, followed by the mandatory or permissible aspects of the function.

3.1 Do - Data Out.

These lines can be used to transmit either a data character including odd parity, a control character, or a mechanism or channel identifier.

A convention is adopted whereby 2<sup>0</sup> signifies the lines which is equivalent to the least significant binary bit. The mandatory lines are 2<sup>0</sup> through 2<sup>5</sup>. The use of the parity line (2<sup>8</sup>) is optional. Peripherals and processors which include the line must provide a means for ignoring parity errors across the interface. Parity, if used, must be odd parity. Types 2 and 3 peripherals must accept identifiers from Do.

An extension to 7 or 8 bit characters, using lines 2<sup>6</sup>, 2<sup>7</sup> is permissible only for those peripherals whose natural character w width exceeds 6 bits, e.g. 7 hole paper tape, 8 bit magnetic tape. Individual agreed specifications should be consulted regarding the number of lines to be used.

3.2 A - Peripheral Addressed.

This is one line which, when in the logic 1 state, indicates that the interface is active. It exercises over-riding control, such that if A is not present, peripherals must ignore a character on the Do lines ignore C, T, L, No lines and maintain all the Di lines at logic zero.

The use of A is mandatory, If A is present peripherals must continuously present the appropriate character onto the Di lines, and peripherals must be prepared to accept a character from Do when the strobe pulse arrives.

The processor may join the A line to a common bus. (see 10-5)
The conditions under which A is raised to effect a single character
transfer are described under the timing rules section, and figure 2.
No extension of A is permissible.

<u>.</u>

3.3

1110020

Sheet 10.

SS

12

T - Strobe

This is one line used to control transfers in conjunction with line A. It is used to make irreversible changes in the control logic in the peripheral.

The use of T is mandatory.

Processors may join the T line to a common bus (see 10-5). No extension of T is permissible.

3.4 C - Transfer Control

This is one line which, when in the logic 1 state indicates that the character on Do is a control character.

The use of C is mandatory. The processor may join the C line to a common bus. (see 10-5)

No extension of C is permissible.

3.5 No - Identification control out.

This is one line which, when in the logic 1 state indicates:

- (i) When A C = 1 1, the character on Do is a control identifier (e.g. a mechanism or channel address).
- (ii) When A C = 1 0, the peripheral should place on Di the data identifier of a data character for which an 'R' request has been sent.

No is optional for type 5 peripherals. It is mandatory for types 2 and 3 peripherals. It is not used for types 1 and 4. No extension of No is permissible.

3.6 L - Limit

This is one line used to conclude a data block transfer in conjunction with A, T and C.

The L line is optional.

If C = 0, No = 0, coincident with L, the last character of a block of data is being transmitted.

. .

Sheet 11

ISS

12

## L - Limit (Cont/d.)

In any other situation L indicates that the last character has been transferred of the block identified by the identifier being transmitted or last transmitted to the peripheral. The peripherals will suppress the R line for the appropriate channel and will proceed as follows:

If the ERROR status is already set, it will remain set.

If not set, it will take either action (a) or (b) below,

following the transmission of any character read from or written onto
the medium after the receipt of L.

- Either (a) if the detection of errors has no significance as to the validity of data already transferred will cease to record further errors.
- or: (b) if further checks are performed which may effect
  the validity of the data transferred will continue
  to record further errors. The point at which termination
  occurs must be specified in the individual peripheral
  agreed specifications.

The next READ or WRITE control code to the relevant channel will unset the error status.

No extension of L is permissible.

3.7 Di - Data In

These lines can be used to transmit either a data character including odd parity, a status character or a mechanism or channel identifier. A convention is adopted whereby 2° signifies the line which is equivalent to the least significant binary bit. The mandatory lines are 2° through 25. The use of the parity line (2°) is optional. Parity, if used, must be odd parity. Type 2 and 3 peripherals must give a data identifier on Di as appropriate. An extension to 7 or 8 bit characters using lines 26, 27 is permissible only for those peripherals whose natural character width exceeds 6 bits, e.g. 7 hole paper tape, 8 bit magnetic tape. Peripherals and processors presently designed to use 6 bit characters will continue in this mode.

Ġ.

Sheet 12.

. . . COMMUNICATION DESIGN I.C.T. STANDARD INTERFACE SPECIFICATION.

1110020

Sheet 14.

PUBLISHED BY DESIGN COMMUNICATION I.C.

50.

I·C·T

Sheet 15.

ISS

3.17 Cont'd ...

12

data service request R and the data direction indicator J, and is unset either when:

- (i) A C T No Ni = 10111 or:
- (ii) After the processor gives T for transfer of the first data character associated with the new identifier and <u>before</u> the next R interrupt occurs.

Ni will not arise with R and J, if the data character to be transferred is associated with the same data identifier as the previous character.

Processors will normally ask for data identifiers in <u>response to R</u> <u>interrupts</u>. If a data identifier request is made at other times, using T, this may cause Ni to unset prematurely and, therefore, invalidate the state of this line.

For further information on the use on identifiers, the Code of Practice document to the Standard interface may be consulted.

<u>.</u>

Sheet 16.

ISS

12

4.0 CONTROL CONDITIONS AT THE INTERFACE.

This section describes the 'steady state' control conditions
i.e. it is written as if there were zero delay between the
cause and effect conditions on the interface. Timing
considerations are dealt with in the next section.
The actual control conditions are listed in Fig. 2. It can be
seen that the central processor has control of the data lines
in both directions, since the Di lines may only be used subject
to the conditions on the lines A. T. C and No.

The following definitions are assumed:

- (i) Logic 1 is that signal on a line which can be unambiguously recognised as a logic 1 by any allowed receiver working within its specified tolerance. Actual values are given in section 8.
- (ii) Logic O is similarly specified.

  The highway is, in general, controlled by the state of the A and T lines as follows:
- (i) A is used to address the peripheral, so that if A = 0 the peripheral should ignore the information on lines T, C, L, Do and No, (but not G or Ho). It should also maintain zeroes on Di.
- (ii) The condition A T = 1 O is used to allow the peripheral to put non-zero information on Di in response to the information on C, No and Do. However, under this condition the peripheral may not make irreversible changes within itself as a result of the information on C, Do and No. For example:

The peripheral may send status, but not reset it.

It may send a data character, but not change it.

It may send a data identifier.

It may not accept a data character.

It may not accept a command control character, or a control identifier, although it should signify its ability to do so.

. .

Sheet 17.

ISS

12

4.1 Cont/d.

(iii) The condition A T = 1 1 is used to allow the peripheral to make irreversible changes as a result of the information on C, L, Do and No. It may also use the Di highway.

For example:

It may accept a command control character.

It may accept a control identifier.

It may assume that the data character or data identifier it has been sending has now been accepted by the central processor and can therefore be 'thrown away'.

It may accept a data character.

It may reset status.

4.2 Reading Data.

Assuming that the peripheral has a data character available for transfer to the central processor, and the peripheral is being serviced in time (i.e. the data is not lost because the data medium has moved to a new character) the data character should not alter during the period when A T C = 1 0 0. The control condition A T C = 1 1 0 signifies to the peripheral that the data character has been transferred to the central processor and that the data character may be changed at any times from the beginning of the condition A T C = 1 1 0.

4.3 Writing data.

Assuming that the processor has a data character available for transfer to the peripheral. The central processor should not allow this to alter during the time when A T  $C = 1 \cdot 1 \cdot 0$ .

4.4. Status.

The status character responses under the conditions A T C = 1 O 1 and A T C = 1 1 1 are dealt with separately under 'STATUS' (Refer to section 7 and Fig.4.)

4.5 Command control codes.

This is similar to the writing data case, except that C = 1

ב ב

DESIGN COMMUNICATION I.C.T.

₽¥

PUBLISHED

I.C.T. STANDARD INTERFACE SPECIFICATION.

1110020

Sheet 19.

TIMING RULES

#### General

The timing rules for the interface are defined only for the position of the interface at X in Figure 1. i.e. at the physical boundary of the peripheral. For this purpose any connecting cables and the propogation delays arising therefrom are regarded as part of the central processor.

#### 5.1.1 Peripheral turn around time.

When the peripheral changes the information on Di as a result of a change in the state of the lines A. T. C. L. Do. No then the delay between the change becoming steady and the correct response on Di becoming steady will be between the limits

MINIMUM DELAY

0 nSec.

MAXIMUM DELAY

750 nSec. (F = 0)

In the case of reading data transfers a character will be steady

on Di within the limits above and further, when R is not ducked (see 5.2.2.1), subsequent characters will be steady on Di within the limits.

MINIMUM DELAY

0 nSec

MAXIMUM DELAY

1100 nSec

from the leading edge of the T pulse strobing the character just transferred.

Writing peripherals must accept a character from Do with lead and trail times defined in 5.1.2 and 5.1.3 and a T pulse defined in 5.2.1. Further when R is not ducked subsequent characters must be accepted according to 5.2.2.2.

The maximum delay will be less for fast peripherals (When F = 1) This will be defined later.

#### Leading edge skew.

The lines A, C, L, Do, No must be steady for a minimum time before T can be allowed to change from the logic zero state to the logic one state

DESIGN COMMUNICATION

B

PUBLISHED

I.C.T. STANDARD INTERFACE SPECIFICATION.

1110020

... ... DESIGN COMMUNICATION PUBLISHED I·C·T

I.C.T. STANDARD INTERFACE SPECIFICATION Sheet 21.

Thus:

T ⇒T >>2µs

## 5.2.2 Data request (R)

The peripheral will set the R line to logic 1 when it is able to transmit or receive a data character.

The processor will respond by raising the A line to logic 1. The operation of the R line by the peripheral when the A C = 10 condition is detected will depend on the peripheral characteristics and will be as follows:

#### 5.2.2.1 Reading

When F = 0

A peripheral will duck R unless another character can be put on Di in less than 1100 nSec after the leading edge of T and is prepared to accept a T pulse with a minimum duration of 480 nSec. If R does not duck due to the condition previously mentioned, it will continue to remain at logic one until the leading edge of the T pulse strobing the penultimate character of a block, when it will duck within the period 0 - 750 nSec. If A now goes to logic zero, R will go to logic one within the period 0 - 750 nSec. R will be unset by T pulse strobing the final character of a block.

When F = 1

To be defined later.

The timing diagram, fig. 8, illustrates the operation of R, T, J and the characters on Di during a burst mode transfer.

Sheet 22.

ISS

12

## 5.2.2.2 Writing

When F = 0

A peripheral will duck R unless another character can be accepted not later than 2 uSec. after the leading edge of 'T' and is prepared to accept a 'T' pulse of 480 nSec. with lead and trail times of 400 nSec. When F = 1

To be defined later.

## 5.2.3.3 Burst mode

Certain restrictions may be placed on the number of characters that may be transferred in burst mode (i.e. when R does not duck) and when this mode is to be used, designers must check the compatibility of processors and peripherals in this respect.

### 5.2.3 Ni

Ni will occur in conjunction with R and J to indicate that there has been a change in the data identifier. Ni will be steady 400 nSec after the leading edge of R (When F = 0). When ACTNo = 1011, Ni will unset after the leading edge of T between the limits

MIN O nSec.

MAX 750 nSec.

The maximum delay will be less for fast peripherals (When F = 1). This will be defined later.

#### 5.2.4 B Interrupt

The peripheral will set the 'B' line to logic 1 when certain status conditions arise. It will be ducked when AC = 11. It will be unset after the leading edge of T between the limits shown below according to the conditions given Fig. 4.

MIN O nSec.

MAX 750 nSec.

The maximum delay will be less for fast peripherals (When F = 1). This will be defined later.

## 5.2.5 Direction of data transfer (J)

J will occur in conjunction with R and will indicate whether the <u>data</u> character to be transferred is from a reading or to a writing mechanism (J = 0 writing, J = 1 reading) J will be steady 400 nSec. after the leading edge of R (When F = 0).

. :

Sheet 23.

12

ISS

No, J will indicate the direction of the <u>data</u> character which follows. J.may change after the leading edge of T given with AC = 10 between the limits.

MIN OnSec

MAX 750 nSec

In all cases, J will mase to be valid after R unsets. This must not be confused with R ducking.

- 5.2.6 L, Limit
- 5.2.6.1 L will occur in conjunction with A and C and cause the termination of data transfers.
- 5.2.6.2 The change in the peripheral state due to L will be subject to the presence of T as described in 5.1.2 and 5.1.3.
- 5.2.6.3 L may arise simultaneously with a data character on Do or Di, in which case it will envelope the T pulse given by the processor for that data character.
- 5.2.6.4 Alternatively, L may arise when no data transfer is taking place, in which case it is regarded as a control command, with A C T L = 1 1 1 1 and Do = 0 0 0 0 0, the actual change in the peripheral being caused by T.
- 5.2.6.5 In both cases 5.2.6.3 and 5.2.6.4 above, the general rules for leading and trailing edge timing allowance as outlined in 5.1.2 and 5.1.3 apply.
- 5.2.6.6 In the case of a type 2 or 3 peripheral and additionally where type 4 or 5 peripherals use data identifiers, L given as described in 5.2.6.3 will terminate the data transfers associated with the data channel identified by the last data identifier which was transferred on Di.

. .

I.C.T. STANDARD INTERFACE SPECIFICATION

DESIGN COMMUNICATION ₽ I·C·T

Sheet 24.

1110020

Sheet 26

155

12

## 7-0 STATUS CONDITIONS

Information describing the state of the peripheral is sent to the central processor on the Di lines in the form of status characters. These may only be sent in response to control codes of the \*SEND STATUS\* group.

Each status character  $S_n$  is coded such that bits  $2^0...2^4$  each represent a particular status condition and bit  $2^5$  is used as an 'escape' to indicate that at least one bit of  $S_{n+1}$  status is set. The codes for  $S_1$  and  $S_2$  which have so far been defined are shown in figure 4, together with details of setting, resetting or unsetting. The  $S_1$  set is called Q status, and the  $S_2$  set is called P status.

When a 'SEND STATUS  $S_n$ ' control character is sent together with A C T = 1 1 0, the peripheral will respond with the  $S_n$  status character on Di.

When a 'SEND STATUS  $S_n$ ' control character is sent together with A C T = 1 1 1 action will be taken as described in the previous paragraph and in addition, the status of the individual statuses will be changed as defined in figure 4.

To avoid 'race' conditions the peripheral unit must be designed so that certain changes which can occur in the status conditions are held back until the condition A C = 1 1 vanishes. These conditions are indicated in figure 4.

Certain selected status conditions can signal their presence to the central processor on the 'B' line (which is a D.C. level and can signal to the central processor independently of the state of A C T).

These are known as 'interrupting' status.

. .

Sheet 27.

ISS

12

7.1 Some interrupting status can occupy three states, viz:

UNSET = When the status condition is absent.

SET 1 = when the status condition is present and affecting the B line.

SET 2 = when the status condition is present and not affecting the B line.

The SET 1 state of a status may be unset but be immediately set into the SET 2 state. This is referred to simply as a reset. Thus a reset defines a transition from the SET 1 to the SET 2, or SET 2 to the UNSET state of the status, whereas unset merely means the status ceases to exist in its previous SET state. If the SET 2 state is reset, then the status itself is UNSET i.e. absent.

- 7.2 Other interrupting status can occupy two states, viz:
  UNSET = condition absent
  SET 1 = condition present and affecting the B line
- UNSET = condition absent

  SET 2 = condition present but not affecting the B line

  Exemples 7.1 see Fig. 4d; 7.2 see Fig. 4a; 7.3 see Fig. 4g.

  As the status may only occupy two states, it will be appreciated that the SET 2 state can only be replaced by one other state when unset i.e. the UNSET state. Thus reset and unset must mean the same

thing when referring to the SET 2 state or a two state status.

Status which are not interrupting can occupy two states. viz:

50.

7.3

I.C.T. STANDARD INTERFACE SPECIFICATION

I·C·T

DESIGN COMMUNICATION

₽

1110020

Sheet 28.

Sheet 29.

ISS

12

8.2 Standard Signal

The following definitions and parameters will apply to all signals across the interface except Ho and Hi (see Section 8.3.6).

## 8.2.1 Signal Level

- (a) A 'Logic 1' is a current within the range +17mA to +3lmA flowing in Core A of the signal path cable from transmitter to receiver, and a current not greater than † lmA flowing
- in Core B, from transmitter to receiver.
- (b) A 'Logic O' is a current within the range +17mA to +3lmA flowing in Core B of the signal path cable from transmitter to receiver, and a current not greater than \*\frac{t}{2}lmA\$ flowing in Core A, from transmitter to receiver.
- (c) In (a) and (b) above the usual sign convention is assumed, i.e. that a positive current is a current flow from a potential to a more negative potential.

## 8.2.2 Signal Timing

A 'logic 1' is timed at the points in the differential current waveform at which the current in Core A exceeds that in Core B by 14mA. A 'Logic O' is timed at the points in the differential current waveform at which the current in Core B exceeds that in Core A by 14mA.

The logic state will be indeterminate during the transition periods, i.e. when the differential current is less than 14mA.

## 8.2.3 Signal Terminations

The centre tap of the termination resistance of the cable shall be returned to a supply having a potential within the limits of -9 to -7 volts with respect to the receiver earth, and able to deliver at least 31mA for each transmitter connected.

8.3 Transmitter and Receiver Elements

Sheet 30

ISS

12

8.3.1 The transmitter shall be able to transmit the standard signal along the specified cable when component values, power supply lines and ambient conditions in the transmitting equipment are at their worst tolerance and when a maximum difference of ± 4 volts exist between the nominal earth (zero volt) potentials of the two equipments.

The design of the transmitter must also allow, by providing additional voltage rating or by other means, for any ringing induced in the cable by out of balance currents from the transmitter.

As a guide to the amount of ringing which may be present, a simulated worst case test shows the ringing as a 2.2 volts source in series with 12,000 ohms between the transmitter outputs and zero volts.

- 8.3.2 The receiver shall be able to receive the standard signal and interpret it unambiguously when component values, power supply lines and ambient conditions in the receiving equipment are at their worst tolerance, when a maximum difference of ± 4 volts exist between the nominal earth (zero volt) potentials of the equipments and in addition there is a maximum out of balance noise current of ± 2mA induced in either core of the twin cable.
- 8.3.3 The transmitter and receiver elements will provide any level translation or polarity inversion required to match the standard signal to the logic level and polarity required in the particular equipment in which they are situated.
- 8.3.4 For Line G, referred to in Section 3.15, the transmitter may be a simple D.C. current source, provided that the standard signal specification is met in respect of all parameters.
- 8.3.5 Note that for the correct operation of a transmitter/receiver pair it is essential to provide a D.C. connection between the zero volt lines in the two equipments (see Section 8.5.4)

בים.

1110020 Sheet 31

ISS

12

8.3.6 Power present Lines Ho, Hi

For these lines the transmitter will consist of a pair of relay contacts electrically isolated from the equipment in which the relay is situated and unique for every Ho/Hi.

A logic 'l' exists when the contacts are closed, a logic 'O' when the contacts are open.

The current passed through these contacts must not exceed 400mA D.C. and the supply from which this current is derived must not exceed 35v D.C.

The receiver may be any circuit which does not cause the above current and voltage limits to be exceeded.

The connection between the pins in the fixed plug and the relay contacts will be in twisted pair.

- 8.4 Transmission Cable
- 8.4.1 The multi-way transmission cable will consist of 37 twin cables of which up to 34 are required. The Multi-way cable will have an overall screen.
- 8.4.2 Each twin cable will have a nominal characteristic impedance of 93 ohms and, at 50 Mc/s, a nominal dalay of 1.5 nS/ft.

  The detailed electrical specification is given below:

TEST	CONDITION		LIMITS	
		Min.	Max.	<u>Units</u> .
High Voltage	lkv RMS for 5min	_	-	<b>-</b> .
Insulation resistance	500v D.C.	750,000	-	Megohms for 100ft
Conductor resistance	D.C. at 20°C	-	2.8	0hm/100 ft.
Spark test	2Kv RMS	-	-	·
Capacitance	1000 c/s	15	18	pF/ft
Characteristic impedance	50 Mc/s	89	99	Ohms
Velocity ratio	50 Mc/s			
Attenuation constant	50 Mc/s	<b>-</b>	9.0	<b>-</b>
Cross talk attenuation	50 M <b>c/s</b>	25	-	db down for 100 yards.

ë.

I.C.T. STANDARD INTERFACE SPECIFICATION

 $(\mathbf{I} \cdot \mathbf{C} \cdot \mathbf{T})$ 

8.5

Cable Connections

iss L2

50.

.C.

DESIGN COMMUNICATION

ΒY

PUBLISHED

1110020

Sheet 32

1110020 Sheet 33.

12

8.5.5 Cont/d.

ment and the necessary zero volt connection between the units is made externally to the interface cable.

The frame of the Peripheral Equipment will be earthed.

- 8.5.6 The cable overall screen will be connected to the machine frame at the Central Processor end only.
- 8.5.7 Some twin cables may be unused because they are allocated as 'spare', or for use on types 2, 3, 4 and 5 peripherals, or for use on an 8 bit data interface.

  The unused lines should be treated as follows:-

## 8.5.7.1 At the Peripheral:

Any pair of pins on the fixed plug which is allocated to a receiver input (i.e. at the receiving end of any OUT line) but to which no receiver is in fact connected, should be joined together with a 91 ohm CS10 resistor. This resistor will terminate the twisted pair constituting an interface line and will be isolated from OV or any power supply rail.

The 'spare' lines should be terminated with a 91 ohm CS10 resistor and isolated from OV or any power supply rail.

Any pair of pins allocated to a transmitter output but to which no transmitter is connected, will be left open circuit.

#### 8.5.7.2 At the Central Processor:

When they are unused, the Ni or J lines should be terminated by a 91 ohm CS10 resistor. This resistor will terminate the twisted pair constituting an interface line, and will be isolated from OV or any power supply rail. The lines Di 2<sup>6</sup>, Di 2<sup>7</sup>, Di 2<sup>8</sup> and F, when unused will be left open circuit. The 'spare' lines will be left open circuit.

Any pair of pins allocated to a transmitter output but to which no transmitter is connected, will be left open circuit.

8.6 Disconnection of Cable

: :

1.C.1

The transmission cable has the following physical properties.

1110020 Sheet 35.

155

12

## 9.2.1 Cont/d.

## Specification:

37 pair Radio Frequency cable having 7/.0076" Plain Copper Wire Conductors, Polythene insulated to .040" ± .001" dia.

Two such cores twisted to form a pair, 37 pairs laid up, two laps polythene taped, braided with .0076" tinned copper wires and PVC sheathed. black. .045" radial thickness.

Overall Diameter .636" ± .020".

Colour Code.

The colour code for the polythene insulation of the pairs of conductors is as follows:

White

Grey

## Centre Pair

Black

**Orange** 

Diaox	WILL
1st Layer	
Black	Blue
Black	Orange
Black	Green
Black	Brown
Black	Grey
Black	Red
2nd Layer	
White	Blue
White	Orange
White	Green
White	Brown
White	Grey
White3	Red
White	Yellow
White	Violet
Blue	Orange
Blue	Green
Blue	Brown
Blue	Grey
3rd Layer	
Orange	Green
Orange	Brown

. .

BY DESIGN COMMUNICATION I.C.

PUBLISHED

1110020  $I \cdot C \cdot T$ I.C.T. STANDARD INTERFACE SPECIFICATION. Sheet 36. 9.2.1 Cont/d. Rëd Orange Orange Yellow Violet Orange Green Brown Green Grey Green Red Yellow Green Violet Green 3rd Layer Grey · Brown Red Brown Brown Yellow Violet Brown Red Grey Grey Yellow Violet Grey This cable is obtainable from Messrs. British Insulated Callenders Cables Ltd., under their Specification No RPC. 3239B. 9.3 Connector

## 9.3.1 General Description

The connector used should be a 75-way cable mounting socket and panel mounting plug with an overall cable clamp.

## 9.3.2 Connector Details.

The connector specified is a 75 way version of the BICC-Burndy Ltd., type MS HYFEN with size 22 (.040 dia) pins. This connector will be made up with parts to BICC-Burndy reference as follows:-

a) Cable Mounting Parts

ITEM	QTY.	BICC REF.	I.C.T. PT. NO.
Contact (Socket)	75	RC22W-BID29	889571
Moulding and Hood Assy.	1	MS75P-B157	5005491
Guide Socket.	4	MS14P-BIP3	889566

(I·C	<b>T</b>
(	

I.C.T. STANDARD INTERFACE SPECIFICATION

1110020

Sheet 37.

12

9.3.2 Cont/d.

b) Panel Mounting Items.

ITEM	QTY.	BICC REF.	I.C.T. PT. NO.
Contact (Pin) Receptacle	75 1	RM22W-BID29 MS75R-B7T	889570 889568
Guide Pin	4	MS34P-BIP12	889567

# NOTE:

In addition to the above items, a pin extraction tool will be required, BICC ref. RX20/10 and a Hand Crimping Tool BICC ref. M1OS-1 with die set S-10 and locator SL14.

9.4 Cable/Connector Terminations.

. .

PUBLISHED BY DESIGN COMMUNICATION I.C.T.

1110020 I·C·T I.C.T. STANDARD INTERFACE SPECIFICATION. Sheet 38. ISS Termination Details 9.4.1 12 The transmission cable will be terminated as detailed below: Twisted Pin No. & Terminating Wire Function Pair Wire Colour CORE A CORE B Colours Pin Colour Pin Colour Data Out White/Blue 1 White 4 Blue 5 7 2 White/Orange White Orange Data Out White/Green 3 White Green Data Out 8 12 White/Brown White Brown Data Out 13 White/Grev 10 White Grev. Data Out White/Red 11 White 14 Red Data Out Grey/Violet 18 15 Data Out Violet Grey Brown/Grey 16 Grey Brown 20 Data Out Brown/Red 17 Brown 21 Red Transfer Control Brown/Violet 25 Device addressed 22 Brown Violet Orange/Violet 26 23 Orange Violet Data Out -Green/Brown 24 Green 27 Brown Data In Green/Grey 28 Green 31 Grey Data In Green/Red 29 Green 32 Red Limit Brown/Yellow 33 Yellow 30 Brown Identifier In Black/Blue 37 34 Black Blue Timing Signal Black/Orange 35 Black 38 Orange General Reset Black/Green 36 Black 39 Green Power Present at Processor. Black/Brown 40 Black 43 Brown Data In Black/Grey 41 Black 44 Grey Data In Black/Red 42 Black 45 Red Data In 46 49 Grey/Red Red Data In Grey Blue/Orange 47 Orange Blue 50 Data In Blue/Green 51 48 Blue Green Data In Blue/Brown 55 Brown 52 Blue Data In Blue/Grey 53 Blue 56 Grey Identifier out White/Yellow White 57 54 Yellow Request Data Transfer

62

63

64

70

71

72

76

77

78

80

Violet

Green

Brown

Grev

Red

Yellow

Yellow

Violet

Yellow

Black

Break-in

Spare

Spare

Spare

O Volt

0 Volt

SCREEN

Fast Transfer

Power Present at

Direction of Transfer

Peripheral

White

Orange

Orange

Orange

Orange

Orange

Green

Green

Grey

White

Screen

Code

D<sub>0</sub>20

Do22

Do23 Do24 Do25 Do28

Do26 Do2

Do26 Di27 Di27

C

A

L

Ni

 $\mathbf{T}$ 

G

Но

Di21 Di22 Di23 Di23

Di24 Di25 Di28 Di2

No

R

В

J

F

Hi

Zl

**Z2** 

**Z**3

PUBLISHED BY DESIGN COMMUNICATION I.C.T.

White/Violet

Orange/Green

Orange/Brown

Orange/Grey

Orange/Red

Orange/Yellow

Green/Yellow

Green/Violet

Grey/Yellow

White/Black

Screen

58

59

65

66

67

73

74

75

79

82

60 ×

1110020 Sheet 40

SS

12

10-0 USE OF THE INTERFACE

10-1 Multi-Channel/multi mechanism operation (Peripheral types 2 and 3 and possibly 5).

Control identifiers (mechanism or channel addresses), control codes and data characters are multiplexed on Do.

Data identifiers, status and data characters are multiplexed on Di.

The control line C = 1 indicates that the character present or about to be present on Do is a control character or, in conjunction with No, control identifier.

The control conditions A C No = 1 1 1 indicates that the character present, or about to be present on Do is a control identifier.

The control conditions A C No  $\approx$  1 O 1 indicates that the peripheral will put a data identifier on Di.

Ni is used by the peripheral when an 'R' data transfer request is made to indicate that the data identifier has changed since the last data character was transferred.

The control condition A C No = 1 0 0 indicates that the character present or about to be present on Do or Di is a data character.

For more details of control conditions refer to figure 2.

The status information transmitted on Di is of two types, firstly the status of the peripheral control unit which is given as a 'direct response' to the control condition A C = 1 1.

The direct responses are confined to the indication of three states, i.e. operability, ability to accept a control order, rejection of a control order. Secondly, an open ended group of status is available to indicate the state of both the peripheral control unit and the mechanism. These statuses are given by the peripheral on Di in response to 'SEND STATUS' control codes from the processor. Both types of status may be asked for by the processor at any time by putting up the appropriate control lines and/or control codes. Status and direct responses are dealt with in detail in other sections of this document.

A typical example of a processor implementing a command is as follows:

<u>.</u>

PUBLISHED BY DESIGN COMMUNICATION I.C.T.

1110020 Sheet 41

12

### 10.1.1 Initiation

There are several ways in which initiation of a command may be achieved. Since direct response status is available simply by raising A C = 1 1, a processor may examine this type of status before giving every control code or identifier. The direct response will be available after the peripheral turn around from the steady state of the control conditions, or the leading edge of T, as appropriate.

However, this method is not obligatory, and commands may be given more rapidly by the following method. Assuming a  $2 \times n$  magnetic tape system, which ducks R when A arise and has F = 0. The steps shown in the examples which follow are given as the

'steady state' condition. In practice, the timing rules given in section 5 should, of course, be observed.

- 1) A C T No = 1 1 1 1 Do = control identifier )Switch mechanism )(address given by )identifier) to 2) A C T No = 1 1 1 0 Do = control code )channel n (given
- 2) A C T No = 1 1 1 0 Do = control code ) channel n (given by X X X in ) control code)
- 3) A C T No = 0 0 0 0 (processor leaves this interface)
- 4) 'B' interrupt from the peripheral.
- 5) A C T No = 1 1 0 0 Do = control code 'IDENTIFY'
- 6) After peripheral turn around from the steady state of the control conditions, the interrupting identification will be on Di. Processor stores this to use as a control identification later.
- 7) A C T No = 1 1 1 1 Do = Control identifier obtained at step (6)
- 8) A C T No = 1 1 1 0 Do = Control command 'SEND STATUS Q'.
- 9) We will assume that the 2<sup>2</sup>, 2<sup>3</sup> and 2<sup>4</sup> bits of the Q status character are set. The 2<sup>3</sup> and 2<sup>4</sup> bits indicate that the control unit of the peripheral may accept and implement immediately a control command. The 2<sup>2</sup> bit indicates that the tape deck addressed is physically capable of responding to control commands
- 10) A C T No = 1 1 1 0 Do = Control command to be given to connected mechanism.

: :

PUBLISHED BY DESIGN COMMUNICATION I.C.

Sheet 42.

12

# 10.1.1 Cont/d.

The foregoing is a typical sequence used to initiate a control command. For the purpose of this illustration, we will assume that a 'WRITE' command has been given.

#### 10.1.2 Data Transfer

- 11) Peripheral interrupts with R J Ni = 101, processor must allow a minimum of 400 n sec from leading edge of R before examining J Ni.
- 12) A C T No = 1 O 1 l Di = Data identifier: Processor accepts identifier.

  Peripheral must unset Ni after leading edge of T.

  Peripheral will duck R.
- 13) R J Ni = 100
- 14) A C T No = 1 0 1 0 Do = data character Peripheral accepts
  data character
  from processor.

If further data characters from the same data block are to be transmitted. (13) and (14) will be repeated. Ni in this case would be 0.

If a data character of a new block is to be transmitted steps (11) and (12) will occur to identify the new block, followed by steps (13) and ( $U_{+}$ ) as required.

### 10.1.3 Termination

Either the processor or the peripheral may terminate the command. If the processor terminates, it will do this by raising the limit line 'L' to logic 1 during the transmission of the final data character, or after the final data character has been sent. The peripheral will set the 'TERMINATED' status and give a 'B' interrupt when it has done so. Details are given in the 'Function of lines' section. In those peripherals which it is appropriate to include a counting device, the peripheral may terminate as follows:

15) B interrupt

Processor makes steps (5), (6), (7) followed by:

<u>1</u>20

PUBLISHED BY DESIGN COMMUNICATION I.C.T.

LTD.

DESIGN COMMUNICATION

B

PUBLISHED

1110020

Sheet 44

ISS.

12

10-4 Cont'd

be a status request.

Conventionally the Q status is examined first as the bits assigned to this character indicate statuses which are expected during normal operation. The  $2^5$  bit of Q status is assigned to indicate that there are status bits set in the  $P_n$  status groups. Similarly each P status group has an escape bit, thus the P status groups are 'open ended'.

10-5

Bussing

Certain control lines may be joined to a common bus in the processor, providing the processor deals with one interface character at a time.

These are the GACTNoL Do sets. However, it is not possible to bus all these groups; at least A or T must be retained as unique lines to each interface. R, B, Ni, J & F must not be bussed. The data line Di may also be joined to a common bus providing the A lines are unique.

ADDRESS ALL CHANGE REQUESTS VIA DESIGN COMMUNICATION

DESIGN CONTINUNICATION, ICT. (ENG. LTD.

1110020  $(I \cdot C \cdot T)$ I.C.T. STANDARD INTERFACE SPECIFICATION Sheet 46 When AC = 10 the 'R' line ISS 12 When AC = 10 the 'R' line When AC = 10 the 'R' line conditions. Refer to 'R' incoming lines except G processor has received the input character. When A = 0, the periphe-& Ho, and should main-Refer to is subject to special Refer to is subject to special is subject to special tain all zeros on Di peripheral that the AT = 11 informs the rel must ignore all Remarks conditions. 'R' timing. conditions. 'R' timing means that the lines may have any value. timing Irreversible effects in peripheral character. Refer peripheral may also to 'R' remove the input data EFFECT h NONE NONE timing NONE NONE data identifier THE INPUT CHARACTER ALL ZEROES × M × H × 'A' is the line which Processor is asking response to an 'R' Note: identifier in activates the Remarks for a data peripheral interrupt CONTROL CONDITIONS State of Peripheral not reading READING CAUSE READING ANY ANY മ × × × × × 7 F18.2 C No 0 1100 0 0 X X X O PUBLISHED 0 0 0 0 ы 4

て

ø

م,

0

. . . DESIGN COMMUNICATION 8

Ref:

ø

<u>...</u>

I·C·T I.C.T. STANDARD INTERFACE SPECIFICATION Sheet 47 ISS. 12 Processors should not except in response to Processors should not except in response to When AC = 10, the 'R' When AC = 10, the 'R' Refer to 'R' timing. special conditions. Refer to 'R' timing AT = 11 informs the peripheral that the special conditions. character on Do is line is subject to line is subject to give this control give this control Remarks en 'R'. steady. If the next data character the output data character identifier changed before Refer also to 'R' timing has a new identifier, Ni Peripheral must unset Ni EFFECT Peripheral will accept Irreversible effects must be set and the the next 'R' occurs. and remove the data in peripheral identifier Ħ M M × has been transfer-A data character accepted a data identifier. Processor has Remarks red READING OR WRITING peripheral State of The output WRITING CAUSE ANY character Fig.2 (cont'd) å data M C No 0 0 107 110 <del>--</del> H 4 Ref:

1110020

<u>ن</u> ن DESIGN COMMUNICATION ВХ PUBLISHED

50

80

4

**.**4

1110020 I·C·T I.C.T. STANDARD INTERFACE SPECIFICATION Sheet 48 ISS (ii) The status character on Di may change due 'B' while that condition B' while the condition 12 B' while the condition peripheral should duck peripheral should duck 'B' while the peripheral should dick perepheral should duck (1) When AC = 11 the condition lasts. Remarks When AC = 11 the When AC = 11 the When AC = 11 the N to 'I'. lasts. lasts. lasts = 'SEND STATUS') Peripheral will statuses (If Do EFFECT Irreversible effects in peripheral reset the relevant > NONE NONE NONE DIRECT RESPONSE CHARACTER DIRECT RESPONSE CHARACTER OR CHARACTER, OR DENTIFIER IDENTIFIER CHARACTER RELEVANT RELEVANT CONTROL CONTROL H STATUS STATUS 검 assuming control is valid. The effect Processor is asking for other codes is control identifier for status or a indeterminate The effect is Remarks Peripheral State of ACTIVE ACTIVE ACTIVE ACTIVE CAUSE OTHER CONTROL SEND STATUS SEND STATUS THE CONTROL OR TDENTIFY OR IDENTITY DENTIFIER CODES (Cont'd) ø മ Fig.2. 1010 0 0 1 0 A T CNo 0 ~

Н

¥

PUBLISHED BY DESIGN COMMUNICATION I.C.T.

Ref:

٠H

د:

50.

	င်ငာ	Remerks	<ul> <li>(i) When AC = 11 the peripheral should duck 'B' while the condition lasts.</li> <li>(ii) The direct response character on Di may change to 'T'</li> </ul>	(i) When AC = 11 the Peripheral should duck 'B' while the condition lasts.  (ii) AT = 11 informs the peripheral that the control identifier is steady.
	<b>इ</b>	Irreversible effects in peripheral	Peripheral will accept the control if able to do so.	Feripheral will accept the control identifier.
				l .

CHARACTER RES PONSE

effect for other

indeterminate.

codes is

Assuming control

ACTIVE

OTHER CONTROL CODES

The

is valid.

DIRECT

검

Remarks

Peripheral

ခို

State of

CAUSE

Fig; 2 Cont'd.

STANDARD INTERFACE SPECIFICATION

CHARACTER

identifier.

RESPONSE

DIRECT

Processor is

ACTIVE

THE CONTROL IDENTIFIER

sending a

control

I·C·T

12

50.

1.C.T

DESIGN COMMUNICATION

₽

PUBLISHED

Similarly, if the 'T' strobe is sent, Di may change, For example, in the case A T C No = 1 1 1 0, the original direct response before the arrival of the 'T' strobe and may not be steady until the expiration of the maximum peripheral turn around time from the leading edge of status and direct response characters may not be steady on Di until the expiration of the maximum peripheral For instance, NOTE: The peripheral turn around time should be considered when using the 'EFFECT' columns. turn around time from the steady conditions of A C No Do.

Þ

X

.

Þ

ø

t)

direct response, due to the peripheral accepting the character from Do may be given after the expiration of the peripheral turn around from the leading edge of 'T'. Individual peripheral specifications should be examined cannot be examined unless 'T' is delayed after A C No a time equivalent to the peripheral turn around. A new The use of the direct response to obtain more information regarding the effect of 'T' and direct responses. characters by the processor is optional

1110020

Sheet 49

Ref:

A C T No

目

0

¤

1111

UBLISHED

1110020

Sheet 50

DESIGN COMMUNICATION

β¥ PUBLISHED

(I·C·T)	I.C.T. STANDARD INTERFACE SPE	CIFICATION Sheet 52
SS		
Fig. 3-B		
12 NORMAL CON	TROLS, GROUP 1	
CONTROL CH	ARACTER CONTROL NAME	DESCRIPTION
2827262524	2 <sup>3</sup> 2 <sup>2</sup> 2 <sup>1</sup> 2 <sup>0</sup>	
01		or reading devices, initiate a transfer from the
		ripheral to the processor,
01	•	or writing devices, initiate a
	to	ata transfer from the processor the peripheral, otherwise
01	or	Lace the peripheral under perator control where this
	is	s applicable, otherwise FREE.
01	_	oon receipt of this code a eading peripheral will read in
		ome basic mode starting from ome convenient set point on
	tì	ne media such that address
	•	nd qualifiers need not be ent in addition to the code.
		nis will be mandatory for
	<u>r</u>	eading devices.
01	1 X X X (Excepting above) FF	REE
	n used, will be specified in the ecification.	e individual peripheral

DESIGN COMMUNICATION

ΒY

PUBLISHED

β¥

PUBLISHED

I.C.T.
COMMUNICATION
DESIGN
8₹
PUBLISHED

$(\mathbf{I}\cdot\mathbf{C}\cdot\mathbf{T})$				I.C.T. STANDARD INTERFACE SPECIFICATION					1110020	
licel o				I.C.T. STAN	DARD INTER	FAUE	SPECIFICATI	LON	Sheet 55.	
155 12			i	·	*		·			*
	STATUS.Q°.CONTROL CODE is shown below unless		UNSET				Causative condition ends.	Causative	ends.	Causative condition ends.
	ESPONSE TO A "SEND used for the status.	SET 2 STATE	SET	Cannot exist.	Cannot exist.		SSQ.T if previously in SET l state	SSQ.T if previously in SET 1 state.		SSB.T if previously in SET 1 state.
	(		UNSET	SSQ. T or start of next blook.	SSQ.T or start of next intermediate block.	peripheral.	SSQ.T or Causative condition ends.	SSQ.T or	condition ends.	SSQ.T or causative condition ends.
	PERIPHERAL by a pariph reduced fac	SETOTSTATE	SET	(i) L line raised and processes defined in peripheral agreed spec. completed. (ii) End of Data Block.	a.r.	To be defined for each p	An appropriate control order as defined in the peripheral agreed spec. will be accepted.	An appropriate control order will be accopted	0 00	At least one of the P status set.
	STATUS CHARACTER RESPONSE GIVEN BY Where a Q status bit is to be used marked FREE. Refer to Fig. 4A for	STATUS NAME		TERMINATED	SEMI- TERMINA TED	FREE	STOPPED 1	STOPPED 2	Page-annual colonia de la colo	P <sub>1</sub> STATUS ON
	Fig. 4. STATUS CHARAC Where a Q sts marked FREE.	STATUS CHARACTER APPEARING ON Di.	2872625242322129	X	* * * * * * *	X X X X X X	*	X X X X X X		0 X X X X X

LTD.

Sheet 56

12

ISS

Fig. 4. Cont/d.

Any status may cause a B interrupt depending on the system of which the peripheral is a part. However where a status is arranged to cause a B interrupt, the peripheral must be so designed that the status may be disconnected from the B line if desired. A processor must wait the maximum peripheral turn around time before resetting status with the strobe. Changes in state which would result in a status condition must not be allowed to effect this until the condition AC = 11 vanishes.

### References:

- \* This status is FREE, to be defined in the peripheral agreed specification, for those peripherals that do not use SEMI-TERMINATED
- \*\* see Fig. 4-B.

<u>.</u>

PUBLISHED BY DESIGN COMMUNICATION 1.C.T.

(1	(·C·T)	• .	]	.c.T. STANDA	rd interfa	CE SPECIFIC	CATION			0020 et 57	
155. 12	CODE			\$ \$			*				g .
	S P, CONTROL	TE	UNSET	Causative condition ends.	Causative condition ends.	Next READ or WRITE order.	Causative condition ends.	-		Causative condition ends.	peripherals that not use ATTENTION.
•	IPHERAL ON DI LINES IN RESPONSE TO A 'SEND STATUS P <sub>1</sub> ' CONTROL CODE a peripheral, it must be used for the status shown below unless luced facility peripheral status.	SET 2 STATE	SET	SSP.T if previously in SET, state or if unserviceable due to transition from Hi=0 to Hi=1 condition.	SSP.T if previously in SET 1 state.	SSP <sub>1</sub> .T if previously in SET <sub>1</sub> state or if no interrupt is required when status is set.	SSP, T if previously in SET 1 state.			SSP4.T if previously in SET 1 State.	agreed specification for peripherals not use ATTEN
	Di LINES IN RES ral, it must be lity peripheral		UNSET	SSP.T or causative condition ends.	SSP <sub>1</sub> .T or causative condition ends.	SSP <sub>1</sub> T or next READ or WRITE order.	SSP <sub>4.</sub> T or causative condition	ends.	peripheral.	SSP <sub>1</sub> .T or causative condition ends.	peripheral a
	STATUS CHARACTER RESPONSE GIVEN BY PERIPHERAL ON Di I Where a P <sub>1</sub> status bit is to be used by a peripheral, marked FREE. Refer to Fig. 4-A for reduced facility	SET 1 STATE	SET	Peripheral ceases to be operable and becomes unserviceable to the processor.	(i) HOLD button pressed. (ii)WARNING	Parity error Data error	A warning condition not requiring such urgent processor action as	WARNING (See individual Peripheral Agreed Specs)	To be defined for each	At least one of the P <sub>2</sub> status contributing is set (See Individual Peripheral Agreed Specs)	to be defined in the
	ACTER RESPONS status bit is Refer to F	STATUS		INOPERABLE	WARNING	ERROR	ATTENTION		FREE	P <sub>2</sub> STATUS ON	status is FREE, Fig. 4-B.
	Fig. 4. STATUS CHARA( Where a P, st marked FREE.	STATUS CHARACTER APPEARING ON DE	282726252423222120	XXXXXO	XXXX11	XXX1X1	XX1XX1		X 1 X X X 1	1 X X X X 1	References: *This

Sheet 58.

ISS

12

Fig. 4. Cont/d.

Any status may cause a B interrupt depending on the system of which the peripheral is a part. However where a status is arranged to cause a B interrupt, the peripheral must be so designed that the status may be disconnected from the B line if desired. A processor must wait the maximum peripheral turn around time before resetting status with the strobe. Changes in state which would result in a status condition must not be allowed to effect this until the condition AC = 11 vanishes.


**1** 

PUBLISHED BY DESIGN COMMUNICATION I.C.T.

1.C.1
COMMUNICATION
DESIGN
У ВХ
BLISHED

LTD.

(	$\widehat{\mathbf{I}\cdot\mathbf{C}\cdot\mathbf{T}}$	)		I.C.T. STA	NDARD INTERFAC	E SPECIFICAT	ION	1110020
ISS		1			1		<u>.                                    </u>	Sheet 59
12	GROUP.				-			
	STATUS TEST G	STATE	Tasnu	Causative condition ends.	Causative condition ends.	Causative condition ends.	desired. the strobe. s until the	
	REDUCED FACILITY PERIPHERAL TO ANY CODE IN THE be used by reduced facility peripherals.	SET 2	SET	(Group2 code).T if previously in SET 1 state.	An incident occurs while a control com- mand is being pro- cessed which causes data just transferred to be suspect.	(Group 2 code).T if previously in SET 1 state.	the B line if g status with to effect thi	
	EDUCED FACILITY PERIPHERAL 1 be used by reduced facility		UNSET	Any Group 2 code with T or causative condition ends.		Any Group 2 code with T or causative condition ends.	us may be disconnected from in around time before resetting condition must not be allowed	
	4 t	SET 1 STATE	SET	Data transfer completed AND peripheral may accept and implement an appropriate control order immediately.	Cannot exist	Peripheral is inoperable.	t any stat pheral tur a status	
	CHARACTER RESPONSE GIVEN BY shows the subject of Fig.4.	STATUS	77877	STOPPED 2	DATA	P STATUS ON	t be designed so sit the maximum hich would resurvanishes.	•
	Fig. 4-A STATUS CHA This table sho	STATUS CHARACTER APPEARING ON DI	.28272625242322120	11XXXX	1XX1XX	x x x x x o	The peripheral must be designed so that A processor must wait the maximum peril Changes in state which would result in condition AC = 11 venishes.	



# Fig. 5. DIRECT RESPONSES

CHARACTER APPEARING ON Di

STATUS NAME

TYPICAL CONDITIONS WHICH

SET THE STATUS

282726252423222120

\*- - - X X X X X O

INOPERABLE

Peripheral inoperable.

The control character cannot be accepted until the operator or engineer has removed

the condition.

XXX011 REJECTED Peripheral too busy to accept the control character, but in the normal course of events will be able to do so

later.

- X X X 1 0 1 ACCEPTED Peripheral will accept the control character and will initiate it when

able to do so.


The 20 bit is inverted for transmission.

No additional status will be assigned to the 22, 21 and 20 bits of the response character

The symbol X in the bit position of the character on Di indicates that these bits have no significance in determining the state of the assigned status.

Provision for direct responses will be optional for 'reduced facility peripherals' but will be mandatory for all others. Reference to the individual peripheral agreed specification must be made to determine into which category a peripheral falls.

DESIGN COMMUNICATION 8 UBLISHED



rublished By DESIGN COMMUNICATION, IC.I. (ENG) LID.

Sheet 64

155. 12

# Note on Fig. 7.

## SIGNAL SEQUENCE WHEN 'R' DUCKS

The illustration shows a Type 1 peripheral timing diagram and assumes a 150ns cable delay (shaded area). Processor turn around times must be added where shown to obtain the true data rate.

The maximum peripheral turn around time has been assumed and a "T' pulse of 480ns.

tper - peripheral turn around time 0 - 750ns

tpro - processor turn around time (assumed zero in these timing diagrams).

ts - time from leading edge of 'R' before 'J' may be examined.
400ns.

tle - leading edge skew 400ns.

tla - trailing edge skew 400ns.

w - 'Di' may change any time after this point

NB. 'T' must not be given before this point if processor wishes to check the validity of 'R', but must wait to see if 'R' is going to duck. If 'R' ducks as a result of 'A', processor knows a single character mode transfer is required. If 'R' ducks as a result of 'T', processor knows that penultimate character in a burst mode transfer has been strobed. The position of X assumes a 150ns cable delay.

y - 'J' may be examined at the processor.

'J' may be a fixed level for a unidirectional peripheral.

'J' may change for each character for a bidirectional peripheral

## MAXIMUM CHARACTER RATE

(Limiting case excluding processor turn around time).


READING = 336kch/s

WRITING = 336kch/s

٦. ص

1.C.1

PUBLISHED BY DESIGN COMMUNICATION



Sheet 66

155

# Note on Fig.8.

# SIGNAL SEQUENCE WHEN 'R' DOES NOT DUCK AND 'T' PULSE IS 480ns

The illustration shows a Type 1 peripheral timing diagram and assumes a 150ns cable delay (shaded area). Processor turn around times must be added where shown to obtain the true data rate. The maximum peripheral turn around time has been assumed. When reading, 'R' does not duck if a new data character can be placed on 'Di' in 1.1us after the leading edge of 'T' unless it is the penultimate character (see 5-2-2-1).

When writing, 'R' does not duck if a character can be accepted from 'Do' in the minimum permitted time after the leading edge of 'T' (see 5-2-2-2).

The minimum interval between the leading edges of successive 'T' pulses is 2us (see 5-2-1).

tper - peripheral turn around time 0 - 750ns.

tpro - processor turn around time (assumed zero in these timing diagrams.)

ts - time from leading edge of 'R' before 'J' may be examined 400ns.

tle - leading edge skew 400ns

NB. the data character on 'Do' must be steady at least tle before the 'T' pulse is sent.

tla - trailing edge skew 400ns.

x

w - 'Di' may change any time after this point.

- 'R' may be examined at the processor

NB: 'T' must not be given before this point if processor
wishes to check validity of 'R', but must wait to see if
'R' is going to duck. If 'R' ducks as a result of 'A'
processor knows a single character mode transfer is
required. If 'R' ducks as a result of 'T', processor
knows that penultimate character in a burst mode transfer
has been strobed. The position of X assumes a 150ns cable
delay.

<u>.</u>

PUBLISHED BY DESIGN COMMUNICATION 1.

DESIGN COMMUNICATION В PUBLISHED

PLEASE ADDRESS ALL CHANGE REQUESTS VIA DESIGN COMMUNICATION

BY LISTEN MAKE. LATIC..., IC., LNG) - L.

1110020 Sheet 69

## Note on Fig.9.

# SIGNAL SEQUENCE WHEN 'R' DOES NOT DUCK AND 'T' PULSE IS 1-3us.

The illustration shows a Type 1 peripheral timing diagram and assumes a 150ns cable delay (shaded area). Processor turn around times must be added where shown to obtain the true data rate. The maximum peripheral turn around time has been assumed.

When reading, 'R' does not duck if a new data character can be placed on Di in 1.1us. after the leading edge of 'T' unless it is the penultimate character (see 5-2-2-1).

When writing, 'R' does not duck if a character can be accepted from 'Do' in the minimum permitted time after the leading edge of 'T' (see 5-2-2-2).

The minimum interval between the leading edges of successive 'T' pulses is 2.6us (see 5-2-1).

tper - peripheral turn around time 0 - 750ns.

tpro - processor turn around time (assumed zero in these timing diagrams).

ts - time from leading edge of 'R' before 'J' may be examined 400ns.

tle - leading edge skew 400ns.

NB. the data character on 'Do' must be steady at least tle before the 'T' pulse is sent.

tla - trailing edge skew 400ns.

x

w - 'Di' may change any time after this point

'R' may be examined at the processor

NB. 'T' must not be given before this point if processor

wishes to check validity of 'R', but must wait to see if

'R' is going to duck. If 'R' ducks, as a result of 'A',

processor knows a single character mode transfer is

required. If 'R' ducks as a result of 'T', processor

knows that penultimate character in a burst mode transfer

has been strobed. The position of X assumes a 150ns cable

delay.

5


COMMUNICATION

DESIGN

₽

PUBLISHED

16	r·C·T	i.c.t. standard interface specification	1110020
ISS		1.0.1. BIANDARD INIMERON BIBOTITOR	Sheet 70
12		Y - 'J' may be examined at the processor.  Z - 'R' unsets and 'J' ceases to be valid.  'J' may be fixed level for a unidirectional peri	
		*J* may change for each character for a bidirect	rouar beribuerar
		MAXIMUM CHARACTER RATE  READING = 385 kch/s  WRITING = 385 kch/s	· · · · · · · · · · · · · · · · · · ·
		This diagram is subject to the comment in 5-2-2-	<b>3.</b>
	·		
	,	•	
	.*		
			•



PLEASE ADDRESS ALL CHANGE REQUESTS VIA DESIGN COMMUNICATION

1110020 Sheet 72

SS

12

## Note on Fig. 10.

# SIGNAL SEQUENCE WHEN 'A' DUCKS AFTER THE PENULTIMATE CHARACTER DURING A BURST MODE TRANSFER (480ns 'T' PULSE)

The illustration shows a Type 1 peripheral timing diagram and assumes a 150ns cable delay (shaded area). Processor turn around times must be added where shown to obtain the true data rate. The maximum peripheral turn around time has been assumed.

tper - peripheral turn around time 0 - 750ns.

tpro - processor turn around time (assumed zero)

ts - time from lead edge of 'R' before 'J' may be examined 400ns.

tle - leading edge skew 400ns.

tla - trailing edge skew 400ns.

w - 'Di' may change any time after this point

x - 'R' may be examined at the processor

z - 'R' unsets and 'J' ceases to be valid

#### READING

'R' ducks ther after the landing edge of the 'T' pulse strobing the penultimate character while 'A' ducks the after the trailing edge of 'T'. The last character is now transferred according to the normal timing rules.

#### WRITING

If peripheral requires three data characters it will duck 'R' as in Fig.9. If 'A' also ducks at this point, it will return to logic '1' at the earliest point and the last transfer occurs in the normal way.

\*J\* may be a fixed level for a unidirectional peripheral

\*J' may change for each character for a bidirectional peripheral.

This diagram is subject to the comment in 5-2-2-3.

<u>.</u>

PUBLISHED BY DESIGN COMMUNICATION I.C

DESIGN COMMUNICATION

В

PUBLISHED

1110020

Sheet 73

GZ.

DESIGN COMMUNICATION

В

UBLISHED

I.C.T. STANDARD INTERFACE SPECIFICATION

1110020

Sheet 76

PUBLISHED BY DESIGN COMMUNICATION 1.0

50.

 $(\mathbf{I} \cdot \mathbf{C} \cdot \mathbf{T})$ 

11-5-2

- 'BUSY, OPERABLE Q STATUS 100000

  The peripheral is operable, but cannot accept a control command, either because it is busy obeying a previously given command, or is engaged with another program. If any command is attempted during this condition, i.e. A C = 1 1 Do = X X X X X X, the peripheral will reject it. See 11-3-2 regarding 'READ' and 'WRITE' orders; in particular the conditions under which a peripheral program interrupt is caused.
- 11-5-3 'STOPPED' Q status 1 1 1 X X X

  The peripheral is able to accept a valid control command and implement it immediately.

This status would normally occur when initially starting, or when the peripheral places the interface in the prepared state for data exchange.

If 'TERMINATED' is not present there has not been a data transfer immediately prior to the condition arising.

A B interrupt is given.

- 11-5-4 'READY' (Enquiry) Q status 1 X X 1 X X

  The peripheral generates this status when it wishes to initiate data exchange. A B interrupt is given.
  - The processor must acknowledge this status condition by giving a 'READ' control command, thus enabling the peripheral to transfer the message in the ensuing data flow. As mentioned in 11-2-5, and agreed convention regarding the format of the enquiry message will later be specified.
- 11-5-5 'TERMINATED' Q status 1 X X X X 1
  On completion of data transfer, this status will be given with a
  B interrupt. The data transfer may be ended by either the
  processor giving an L signal, or internally by the peripheral.
  The 'TERMINATED' status will arise in either case.

Sheet 78

ISS

12

### 11-5-6 Unsetting

The B interrupt will be unset in the usual way when 'T' is given with 'SEND STATUS Q'. The 'STOPPED' status will unset either when the peripheral state changes to 'BUSY' due to internal operations, or when a 'READ' or 'WRITE' command is given.

The 'READY' status will unset when a 'READ' command is given. The 'TERMINATED' status will unset either when a 'READ' or 'WRITE' command is given, or when 'SEND STATUS Q' is given with T = 1. Refer also to 11-8-3.

11-5-7 The peripheral may also give a 'READY' status with 11-5-5, in the case where it has a message to transfer applicable to the data just received (e.g. a parity error detected), to which the processor will respond in the normal way with a 'READ' order to enable the message to be transferred. See 11-7.

# 11-6 Termination

Termination of a block of data may evolve from either processor or peripheral.

#### 11-6-1 Processor

The processor will raise the L line with either A C = 1 0 during data, or A C = 1 1 between data characters.

The peripheral will lower the R line, complete the transfer if a data character is present when L is given and raise the B line, responding to a 'SEND STATUS Q' request from the processor as shown in 11-3-7 (v).

# 11-6-2 Peripheral

The peripheral will lower the R line, raise the B line and respond to a 'SEND STATUS Q' request from the processor as shown in 11-3-7.

#### 11-7 Parity Checks

11-7-1 Where processors are provided with data checking hardware, errors detected in characters transferred across the interface with a parity bit will be dealt with in the following manner.

2

PUBLISHED BY DESIGN COMMUNICATION I.C.T.

Sheet 79

If the error is detected by the peripheral, the data flow will be terminated. The status will be 'TERMINATED', 'STOPPED' and 'READY', indicating to the processor that a 'READ' order is required so that the peripheral may transfer a message applicable to the data transfer which has just occurred.

If the error is detected by the processor, the latter will give a 'G' reset followed by a 'WRITE' command, transferring a message applicable to the data transfer in a similar manner to 11-7-2. The peripheral action following a 'G' reset is detailed in 11-8-3.

> The peripheral should indicate the direction of data transfer with the 'J' line in conjunction with 'R'.

The peripheral shall provide an Hi line as defined in 3-13. A manual control will be provided which will open circuit Hi and cause the peripheral to assume that Ho is also open circuit. The control is necessary to allow an operator to disconnect the data exchange link when required.

Ho will be provided by the processor as defined in 3-14.

The processor will provide a G line as defined in 3-15 The peripheral will implement the following when G is true.

- Forget any stored information concerning previously
- If inoperable, display the 'INOPERABLE' status

LTD.

I.C.1 DESIGN COMMUNICATION , ₹ PUBLISHED I.C.T. STANDARD INTERFACE SPECIFICATION

I·C·T

LTD.

1.C.1

DESIGN COMMUNICATION

₽

PUBLISHED

1110020

Sheet 80

I.C.T. STANDARD INTERFACE SPECIFICATION 1110020  $(I \cdot C \cdot T)$ 'FAST VERSION' (F = 1). Sheet 81 ISS 12 PART II DESIGN COMMUNICATION I.C.T. (ENG.) LTD. B⊀ PUBLISHED

 $(I \cdot C \cdot T)$ 

# I.C.T. STANDARD INTERFACE SPECIFICATION 'FAST VERSION' (F = 1)

1110020

Sheet 82

SS

12

# FAST DATA TRANSFER FOR TYPE (1B and 2B) PERIPHERALS

PART II OF THIS SPECIFICATION APPLIES ONLY TO THE DATA TRANSFERS OF PERIPHERALS WHICH SET THE 'FAST TRANSFER' (F) LINE TO LOGIC '1'.

CONTROL COMMANDS WILL REMAIN AS SPECIFIED IN THE REVELANT SECTIONS OF PART I OF THIS SPECIFICATION.

- 12. DEFINITIONS
- 12.1 A 'Burst' is defined as the transfer of four characters.
- 12.2 Burst Mode!

Only one 'Burst' is transferred as the result of a single 'R' line request.

# 12.3 'Repetitive Burst Mode'

Continuous transfer of more than one 'Burst' can result from a continuous 'R' lime request.

For a writing peripheral the transfer of every character can be strobed at the maximum rate of the interface.

For a reading peripheral the transfer of every character must be strobed within  $\frac{1}{2}10\%$  of the 'average' pulse period of the 'S' strobe if successive 'T' strobes arrive within the limits defined in Section (15.9.2.).

I.C.T. (ENG.) LTD.

COMMUNICATION

DESIGN

8

**PUBLISHED** 

I.C.T. STANDARD INTERFACE SPECIFICATION 1110020

'FAST VERSION' (F = 1) Sheet 84

ISS.

12

### 13.3 'S' - Peripheral Strobe

This line is used only by a reading peripheral to control the transfer of a 'Burst' of four characters to the processor when initiated by a 'T' strobe. Every 'Burst' of four 'S' strobes must be generated from one 'T' strobe.

The use of 'S' is mandatory for reading peripherals. No extension of 'S' is permissible.

The physical location of 'S' in the interface cable will be as follows:-

Core A Pin 65 Orange Core B Pin 70 Grey

### 13.4 'L' - Limit Pulse

This line is used by the processor to terminate the data transfer in progress, but the present 'Burst' of four characters will be completed before termination can take place (see 15.5).

The 'Limit Pulse' must be sent to a particular interface (it must not be sent out on a common bus, since the 'A' line does not address a particular interface during data transfers when F = 1).

# 13.5 'Di' - Data In

These lines must not be bussed at the processor. (Since the  $^{4}$ A' line does not address a particular interface during data transfers when F = 1).

# 13.6 'R' - Request Data Transfer

This line is used to indicate the ability of a peripheral to receive or transmit a 'Burst' of four characters.

1 6.6	$\mathbf{C} \cdot \mathbf{T}$	I.C.T. STANDARD INTERFACE SPECIFICATION	1110020
(1)		'FAST VERSION' (F = 1)	Sheet 85
SS			
12	14.0	MODE OF OPERATION	
	14.1	The peripheral will be given a READ/WRITE cont	rol command
	-	(i.e., C = 1) according to the relevant section	ns of PART I of
		this specification.	
	14.2	Writing Data	
	17.6		untum 1
		After a writing peripheral has been given	•
		it will raise its 'R' line to Logic 'l', when	•
		indicate its ability to accept a 'Burst' of fo	
		Data transfers will then take place under the	control of the
		computer strobe 'T'.	
	14.3	Reading Data	
	•	After a reading peripheral has been given	a READ command d
1		After a reading believed und been given	C TITLE COMMONG
		will naise its IR! line to Logic !!! When it	is ready to
	•	will raise its 'R' line to Logic 'l', when it indicate its ability to transmit a 'Burst' of	
	· •.	indicate its ability to transmit a 'Burst' of	four characters.
	· •	indicate its ability to transmit a 'Burst' of The processor will send one 'T' strobe when it	four characters.
	· •	indicate its ability to transmit a 'Burst' of The processor will send one 'T' strobe when it to accept this burst of characters. The data	four characters.  is in a position transfers will the
	•.	indicate its ability to transmit a 'Burst' of The processor will send one 'T' strobe when it	four characters.  is in a position transfers will the
	•	indicate its ability to transmit a 'Burst' of The processor will send one 'T' strobe when it to accept this burst of characters. The data	four characters.  is in a position transfers will the
		indicate its ability to transmit a 'Burst' of The processor will send one 'T' strobe when it to accept this burst of characters. The data	four characters.  is in a position transfers will the
	•	indicate its ability to transmit a 'Burst' of The processor will send one 'T' strobe when it to accept this burst of characters. The data	four characters.  is in a position transfers will the
		indicate its ability to transmit a 'Burst' of The processor will send one 'T' strobe when it to accept this burst of characters. The data	four characters.  is in a position transfers will the
		indicate its ability to transmit a 'Burst' of The processor will send one 'T' strobe when it to accept this burst of characters. The data	four characters.  is in a position transfers will the
		indicate its ability to transmit a 'Burst' of The processor will send one 'T' strobe when it to accept this burst of characters. The data	four characters.  is in a position transfers will the
		indicate its ability to transmit a 'Burst' of The processor will send one 'T' strobe when it to accept this burst of characters. The data	four characters.  is in a position transfers will the
		indicate its ability to transmit a 'Burst' of The processor will send one 'T' strobe when it to accept this burst of characters. The data	four characters.  is in a position transfers will the
		indicate its ability to transmit a 'Burst' of The processor will send one 'T' strobe when it to accept this burst of characters. The data	four characters.  is in a position transfers will the
		indicate its ability to transmit a 'Burst' of The processor will send one 'T' strobe when it to accept this burst of characters. The data	four characters.  is in a position transfers will the
		indicate its ability to transmit a 'Burst' of The processor will send one 'T' strobe when it to accept this burst of characters. The data	four characters.  is in a position transfers will the
		indicate its ability to transmit a 'Burst' of The processor will send one 'T' strobe when it to accept this burst of characters. The data	four characters.  is in a position transfers will the
		indicate its ability to transmit a 'Burst' of The processor will send one 'T' strobe when it to accept this burst of characters. The data	four characters.  is in a position transfers will the

(T.0	$\mathbf{C} \cdot \mathbf{T}$	I.C.T. STANDARD INTERFACE SPECIFICATION	1110020
		•FAST VERSION• (F = 1)	Sheet 86.
ISS	-		
	15.0	TIMING RULES	
12	15.0	TINING ROLLS	
		The timing rules for the interface are def:	ined at the plu
		and socket at the peripheral boundary. For this	s purpose any
		connecting cables and propogation delays arising	g therefrom are
		regarded as part of the processor.	
	15.1	Leading edge skew of the Strobes:	
	15.1.1	Leading edge skew of 'T'	
		The 'Do' lines must be steady for a specifi	led time before
·	.*	the leading edge of 'T'.	red fime pelore
		Minimum 115 nS	
		No Maximum	
	15.1.2	Leading edge skew of 'S'	
		The 'Di' lines must be steady for a specifi	led time before
		the leading edge of 'S'.	red fime perole
		Minimum 115 nS	
	15.2	Strobes	
	15.2.1	The 'T' strobe will be of a specified duration.	
	-	Minimum 100 nS	
		Maximum 1 uS	
	15.2.2	The 'S' strobe will be of a specified duration	•
		Minimum 100 nS	
	15.3	Data Hold	•
·			
	15.3.1	The 'Do' lines must remain steady for a specific	ed time after t
		leading edge of 'T'.	
		Minimum 80 nS	
		No Maximum	

I.C.T. STANDARD INTERFACE SPECIFICATION 1110020

'FAST VERSION' (F = 1) Sheet 87

12

15.3.2 The 'Di' lines must remain steady for a specified time after the leading edge of 'S'.

Minimum 80 nS

### 15.4 Gap between 'T' strobes

The gap is the time between the lagging edge of one strobe to the leading edge of the next strobe.

Minimum 100 hS

No Maximum

# 15.4.1 Gap between 'S' strobes

Minimum 100 nS

### 15.5 'L' - Limit Pulse

The duration of the 'L' pulse will be:-

Minimum 100 nS

No Maximum

The 'Limit Pulse' is used to terminate a data transfer at the end of a 'BURST'. In order to terminate after a particular 'BURST' the leading edge of the 'Limit Pulse' must arrive within the following limits:-

A maximum of 100 nS <u>before</u> the leading edge of either the first 'T' strobe of the present 'Burst' to a writing peripheral, or the initiating 'T' strobe of the present 'Burst' to a reading peripheral.

A maximum of 500 nS <u>after</u> the leading edge of either the first 'T' strobe of the present 'Burst' to a writing peripheral, or the initiating 'T' strobe of the present 'Burst' to a reading peripheral.

	12	15.6	'Di' - Data In
			The 'Di' lines must be steady within a specified time of
			the Control line (C) changing from Logic '1' to Logic '0'.
		•	No Minimum
			Maximum 200 nS
•		15.7	'C' - Control Line
			During data transfers the control line must be held at logic 'O' within the specified limits.
			A minimum of 115 nS before the leading edge of 'T'.
			A minimum of 115 nS after the lagging edge of 'T'.
		15.8	Operation of the 'R' Line
		15.8.1	The 'R' line must be unset within 200 nS (maximum) of the leading edge of the 'Limit Pulse'.
		15.8.2	The 'J' line must be steady for a specified time before raising
o.			the 'R' line.
5			Minimum 115 nS
EN C			No Maximum
I.C.T. (ENG.) LTD.			The 'J' line must remain steady until the 'R' line unsets.
		15.8.3	Operation of the R line for a Reading Peripheral
õ			The 'R' line will be unset within 200 nS (maximum) of the
Ž Ž			first 'S' strobe of a 'Burst', unless a further 'Burst' can .
COMMUNICATION			be transferred im 'Repetitive Burst Mode'.
, OS		•	The 'R' line may be set again at any time during a 'Burst' if the
Z	11		peripheral subsequently becomes ready to transmit a further 'Burst'.
DESIGN			The 'average' repetition frequency of the 'S' strobe will not be
8			less than 2 Mc/s.
۵			In 'Burst Mode' or 'Repetitive Burst Mode' the transfer of
PUBLISHED			every character must be strobed within 10% of the 'average' pulse period of the 'S' strobe.
z		**************************************	

I.C.T. STANDARD INTERFACE SPECIFICATION

!FAST VERSION! (F = 1)

 $(I \cdot C \cdot T)$ 

1110020

Sheet 88

1110020 Sheet 89

'FAST VERSION' (F = 1)

ISS

12

15.8.4 Operation of the 'R' line for a Writing Peripheral

# 'Burst Mode':-

The 'R' line will duck within 200 nS (maximum) of the 'A' line becoming logic l unless a further 'Burst(s)' can be transferred in 'Repetitive Burst Mode'.

# 'Repetitive Burst Mode' :-

It is necessary to obtain advanced information on the ability of a writing peripheral to operate in 'Repetitive Burst Mode':-

The 'R' line will not duck as a result of 'A' becoming logic 1, but it will duck within 200 nS (maximum) of the leading edge of the second 'T' strobe of the penultimate 'Burst'.

If 'R' is ducked, and the processor subsequently ceases to service the peripheral, then the 'R' line must return to logic 'l' within 200 mS (maximum) of the 'A' line going to logic '0'.

The 'R' line will unset within 200 nS (maximum) of the leading edge of the first 'T' strobe of the ultimate 'Burst'.

The 'R' line may be set again at any time during the ultimate 'Burst' if the peripheral subsequently becomes ready to accept a further 'Burst'.

# 15.9 Operation of a Reading Peripheral

# 15.9.1 'Burst Mode'

When the 'Burst' has been initiated by a 'T' strobe, the leading edge of the first 'S' strobe must occur within the limits given by the later of the two following conditions:-

- 1) 200 nS (maximum) after the leading edge of the initiating 'T' strobe.
- 2) 500 nS (maximum) after the 'R' line has been set to legic 'l'.

See Fig.I.

PUBLISHED BY DESIGN COMMUNICATION 1.C.T. (ENG.) LTD

1110020 Sheet 90

55

12

### 15.9.2 'Repetitive Burst Mode'

When the first 'Burst' has been initiated by a 'T' strobe, the leading edge of the first 'S' strobe of the first 'Burst' must occur within the limits given by the later of the two following conditions:-

- 1) 200 nS (maximum) after the leading edge of the initiating 'T' strobe.
- 2) 500 nS (maximum) after the 'R' line has been set to logic 'l'.

See Fig.1.

If the 'R' line has not been unset, then to initiate a further 'Burst' the peripheral must be able to accept a further 'T' strobe after the second 'S' strobe of the present burst. 'Repetitive Burst Mode' operation must be achieved if the leading edge of the 'T' strobe arrives not later than the leading edge of the last 'S' strobe of the present 'Burst'.

# 15.10 Operation of a Writing Peripheral

#### 15.10.1 'Burst Mode'

The leading edge of the first 'T' strobe of the 'Burst' will not occur earlier than 100 nS after the 'R' line has been set to logic '1'.

#### 15.10.2 'Repetitive Burst Mode'

The leading edge of the first 'T' strobe of the first 'Burst' will not occur earlier than 100 nS after the 'R' line has been set to logic 'l'.

ISS.

12

16.0 GENERAL NOTE

> If control commands occur during a data transfer, the maximum data transfer rate will be greatly reduced. Consequently the practice of sending control commands during a data transfer should be avoided wherever possible.

Consideration should therefore be given to inhibiting 'B' interrupts from other mechanisms of a multi-mechanism peripheral during data transfers.

DESIGN COMMUNICATION I.C.T. (ENG.) LTD. 8

PUBLISHED

Sheet 92

17.0 GUIDE TO PART 1 OF THIS SPECIFICATION WHEN F = 1

The previous sections of this Specification which are not applicable, or need modification for type 1B and 2B peripherals, are detailed below. The remaining sections are valid.

Section	Comments
1.1	Only type 1B and 2B peripherals are defined.
2.1	There is an additional line 'S' from peripheral to
	processor (see 13.3).
2.2	Ni - Not applicable.
3.2	Not applicable without modification (See 13.1).
3•3	Not applicable without modification (See 13.2)
<b>3.</b> 5	Section (ii) not applicable
3.6	Not applicable without modification (See 13.4)
3.8	Not applicable without modification (See 13.6)
3.11	Not applicable
3.17	Applicable with respect to Control Identifiers only
4.1	Only applicable when C = 1
4.2	Not applicable
4.3	Not applicable
4.7	Not applicable
5.1.1 - 5.2.1	Only applicable when C = 1
5.2.2 5.2.6	Not applicable
6.4	Not applicable
9.4.1	There is an additional line 'S' (see 13.3)
10 10.5	Not applicable
Fig.1	There is an additional line 'S' (see 13.3)
Fig.2	Sections (a) to (h) not applicable
Fig.7 - Fig. 10	Not applicable
11.6.1	Not applicable without modification (see 13.4).

je.

PUBLISHED BY DESIGN COMMUNICATION

	(1	·C·1	·)			1.0	T.	STA	•						'ICA'	TIO	V			110020		
. 1	ISS.		·/		,		··	'FA	ST V	ERS	TON	(F	= 1	)					S	heet 93		
	12						x > 300ns	I ≤ 200ns			<b>‡</b>			. •			•	x < 300ns	z < 500ns	a reduced robe such tra time	skew 0.2 INS = 100 nS	AREAS = CABLE
PUBLISHED BY DESIGN COMMUNICATION 1.C.T. (ENG.) LTD.		I DIA	INITIATION OF A 'BURST' MODE' READING PERIPHERAL	A) Slow Processor System Turn-round time between 'R' and 'T' 1s > 300nS		E-1				300nS		b) Fast Processor System	Turn-round time between 'R' and 'T' is < 300nS.					,		ormally be applicable, but if a fast processor is connected on then the peripheral can delay the arrival of the first 'S' st alater than 200nS after the 'T' strobe, (see Case b). This ex	can be used by the peripheral to emsure compliance with the requirements of data as specified in Section 15.1.2.	SHADED

•

gia ya Mga

. . .

PUBLISHED BY DESIGN COMMUNICATION I.C.T. (ENG.) LTD.	-	1
12	(] ISS	
	[·C·'	_
WRITING PERIPHERAL	<u>r</u>	_
Processor R' Unsets	) <sup>.</sup>	-
\		
N N		·
FW- Note: 1) 'W' = 200nS + Cable		Т
		1
2) 'x' ≤200ns		.c.
	т.	T-
		STA
1 2 '3 '4 '1 '2 '3 "4"	INDA	MDA
PENULTIMATE ULTIMATE		RD
BURST	RSI	IN
b) A reverts to Logic 'O'.		rer:
•	()	FAC
inspect 127 11na / R. Ducks / to Locks		E S
10810		PEC
		IF
-W		CA
		iOI
	<u>`</u>	ŧΤ
THE BEST   CENTER OF THE STATE		
P. P	<del> </del>	
		77
PENULTIMATE  *BURST*	1002 eet	1000
/ s		
SCALE O.1 ins. = 100nS		
ANEWS #		$\overline{}$

