1904A Mk2/1904S/1903T FLOWCHARTS (CPU)

INDEX

	TITLE	No. of Sheets	FC No
			•
	struction Phase	4	1
	00, 001, 004 & 005 Instructions	1	2
	roup 00, Functions 2, 3, 6 and 7	1	3
G	roup 01, Functions 0 and 4. Also Fn 033	. 1	4
Gı	roup 01, Functions 1 and 5	1	5
01	12, 016 Instructions	1	6
01	13, 017 Instructions	1	7
02	20 - 022 Instructions	1	8
No	ot allocated	-	9
02	24 and 025 Instructions	1	10
02	26 and 027 Instructions	1	11
0:	30, 031 and 032 Instructions	1	12
03	34, 035, 036 and 037 Instructions	1	13
04	40, 041 and 042 (Multiply) Instructions	2	14
04	43 Instruction	2	15
04	44, 045 and 046 (Divide) Instructions	4	16
	47 Instruction	3	17
G	roup 05 Instructions (Jumps)	2	18
	30 - 063 Instructions (Jumps)	2	.19
06	34 - 065 Instructions (Jumps)	2	20
	56 - 067 Instructions (Jumps)	2	21
	71 - 072 Instructions (Jumps)	2	22
	72 - 073 Instructions (Jumps)	2	23
	74 - 075 Instructions (Jumps)	2	24
	76 - 077 Instructions (Jumps)	1	. 25
	of allocated		26
	of allocated		27
	roup 10	1 .	28
	10 - 113 Instructions	2	29
	14 Instruction	1	30
	15 Instruction	2	31
	16/126 (Move) Instructions	7	32
	17 (Premodify) Instruction		33
	20, 121, 122 and 125 Instructions. Also Fns 123, 175E, 176E.	1	34
	24 Instruction	1	35
	27 Instruction	i	36
	roup 13 (Floating Point Load and Unload - Main Microprogram Only)	$\frac{1}{2}$	37
	50E, 151E Instructions	1	38
	of allocated	·	39
	ot allocated		40
	or arrocated fot allocated		41
	of anocated 164R (Real Time) Instruction		42
	ot allocated		43
		1	44
	70E Instruction	1	45
	71E Instruction 721 and 173E Instructions	3	46
		1	47
	7 IE Instruction	1	48
	174R (Real Time) Instruction		49
	ot allocated		50
	for allocated		
	77E Instruction	1	51 52
	nterrupt Sequence	4	
	low Besitation Sequence	.5	53
	xecutive Monitoring Routine	1	54
	Limial and Insert Sequences	1	55 54
	ypewriter Hesitation Sequence	2	56
	Real Time Interrupt Sequence		57
	reeze	1	58 50
	rest	2	59 60 - 99
f,	hused		00-99


Note:- Those marked * are unavailable at present.

ISSUE 2

1. C.P.U.


The following rules are given as a guide to the interpretation of the 1904A and (C.P.U.) flow charts.

- 1) Approximate beat durations are indicated by the L classification shown in the upper right hand corner of each beat box. The value of the L classifications is as shown in Section (3). Where a store access is required (VR/VW), the time given assumes immediate store-access the beat duration will be 'stretached' if the store is busy when first addressed.
- 2) A C.P.U. strobe is assumed to occur at the entry to and exit from each beat box. The strobe causing exit from one beat will be the same as that causing entry to the next e.g.




Hence the physical separation of the beat boxes on the charts does not imply any time delay.

- 3) Actions shown above the double dotted lines in each box occur at the time of the entry strobe to that box -i.e. they are primed in the preceding beat. Actions below the dotted lines occur at the time of the exit strobe -i.e. they are primed by the entry strobe.
- 4) Where a path decision has to be taken, either of two formats may be used:
 - a) If the choice of paths depend purely upon conditions existing in the machine before entry to the flow chart (e.g., if the divergence of paths is a result of the grouping together of two or more similar orders on a single chart), the possible paths diverge from a common point and each is suitably annotated, e.g.



b) If the choice of paths depend upon conditions occurring as a result of operations within the scope of that particular flow chart (e.g. the setting or resetting of overflow in a previous beat, etc.,) the decisive waveform is represented within a diamond. If the state of the waveform denoted within the diamond is fulfilled, exit is made from the bottom apex; if the condition is not fulfilled, exit may be from either side, i.e.



if X, then exit via Z if X, exit via Y (or Y^1).

In a few instances, all three exits are utilised and in these cases the emergent flowlines are indexed.

Where diamonds are utilised, the conditions determining the flow path will actually have been made during the preceding beat and hence the exit strobe of that beat may be synonymous with the entry strobe of any one of a possible total of three beats, one associated with each path. This means that the exit strobe from the beat wherein the decision is actually made will not occur before that decision as would seem apparent from the layout of the flow charts. The diamonds are, however, placed outside the beat boxes for reasons of clarity and the physical space which they occupy does not imply any time delay between strobes.

- 5) Where a sequence requires two or more sheets, the software 'merge' symbol is used to link subsequent pages.
- Exit from one chart to another is made via a circle containing the mnemonic of the next sequence, with the FC number appended. The majority of sequences end at EOI and this is not referenced but implies entry to the Instruction Phase (F.C.1).

The only exception to this format for exit is where the machine clock is stopped, for example, due to a parity failure. In this case, waveform DIE is active and this is shown in an elongated circle.

7) The right hand column of each sheet is divided into waveform blocks, one for each of the maximum of five dissimilar beats shown on each sheet. Where two (or more) beats with the same mnemonic occur on the same sheet, only one waveform block is utilised, the small differences between beats being denoted in the conditions column.

The first column of each waveform block contains a list of signals active during a beat, dependent upon the conditions (if any) given in the Conditions column. The centre column lists the monitoring point for each waveform, with the format shown below:-

Plane	Row	Package	Pin No.	E.D. Page
x	x	XX	XX	XXX

Signals above the dotted line are active at the time of the entry strobe and, if staticised, are bracketed. Those below the lines are priming signals for the next beat and are staticised by the exit strobe.

The statement of intent (left-hand side of the main sheet) gives a brief description of the main purpose of each beat. This is expanded where necessary in the Comments column to include detailed explanation.

2. PERIPHERAL AUTONOMOUS CONTROL (P. A. C)

The following rules are given as a guide to the interpretation of the flow charts for the 1904 Λ peripheral autonomous control (PAC).


- Sheets FC200 to FC204 inclusive. These show the microprogram operations by which the various modes of transfer for the peripherals are obtained. They comprise decision diamonds for the microprogram functions and boxes to indicate the steps initiated by them.
- 2) Sheet FC205 to FC212 inclusive give details for the various steps. Each step is represented by a box which contains mnemonics to describe the various operations which occur during the step. Each mnemonic is associated with the appropriate E.D. signal name at the right hand side of the chart and suitable comments are included.


Monitoring points for every signal on a chart are shown, together with their locations on the engineering drawings (EDs), in the right-hand column of the chart. The monitoring point in each instance refers to the signal source.


Entry to a step is dependent on the state of several signal inputs to an AND-gate but in general, a step is initiated by one critical signal, the other signals being normally active. In view of this, entry to a step is shown on a chart as being enabled by the critical signal but all the enabling signals for the step together with monitoring information are shown in the monitor signal section of the chart.


3. <u>L CLASSIFICATION - BEAT DURATION TIMES</u>


	1904A	19045	1903T
LO	340 n. sec	250 n. sec	1450 nS
Li	480 "	300 "	480 nS
L2	= L1	400 "	= L1
L3	1.2μ.sec	1. 2μ. sec	1.2µS
L4	2. 3μ. sec	2.3μ , sec	2.3µS
L5	3.4 µ. sec	3.4/. sec	3.4 µS

































ı









Ī








		J
		_
		·
		-





لـ




























·	-	COMMENTS	V14 SIGNAL	МР	CONDITIONS
Strobe 5x* to P, read x to A.	Sheet 1 V14 L1 $X \Rightarrow XAD$ $A \Rightarrow L$ $P \Rightarrow K$ $M \Rightarrow Q$	V14: A (x*) and P (4x*) are added in the mill and the result (5x*) strobed to P. Any overflow from the mill operation (M23 = 1) is recorded in the carry b stable (GM23CY). The redundant sign bit (P23) is cleared by FQ237. Operand x is read to A.	(EAAQ- L) (EAR- I-) (EASX- L) (EASX- L) (EAY- L) (EPAJ- K) (EPKQ- K) (EPKZ- K) (EPYZ- K) EM- Q EQAZ- P EHX- A FQ23Z GM23CY EV16 GALALL GBKALL ECYBO	3F33:25/72 3F33:21/72 3F33:5/72 3F33:5/72 3F33:5/72 3E9:3/66 3F9:23/66 3F9:25/96	
	Q → P X → A FQ23Z GM23CY	V15: 5x is formed in the mill by addition of A (x) and B (4x). Any overflow from the previous overstion (in C22) is added in	(EAAQ-L) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) (EBAJ-K) (EBRM-K) (EBRP-K) (EBQ-K) (EBRX-K) (EBYZ-K)	3F33:25/72 3F33:21/72 3F33:7/72 3F33:7/72 3F33:3/72 3F7:26/62 3F7:24/62 3F7:24/62 3F7:4/62 3F7:25/62	
Strobe 10x to B and 10x* to P.	$A \to L$ $B \to K$ $C22 + CYB0$ $SILLD$ $Q \to B$ SOV	Any overflow from the previous operation (in C22) is added in. The mill output and P are shifted one place to the left giving 10x on Q and 10x* in P. 10x is strobed to B, and overflow is set if M23 ≠ M24 (SOV).	(GC22) DSH1. EQ-B EQAJ_B EQAJ_B EQKI-B EQKI-B EQRY-B EQRY-B SOV EV16 V16 (ENAJ-K) EM-Q	2F10-25/12 3F27-20,105 3D13-15/79 3D13-21/79 3D13-22/79 3D13-22/79 3D13-22/79 2D7-18/32 2A9:9/20 3D8-25/79 3C14-13/15	
Strobe nj to A.	$\begin{array}{c} V16 L1 \\ N_{0-8} > K \\ M \rightarrow Q \\ Q \rightarrow A \end{array}$	V16: The character nj (in N ₀₋₅) is strobed to Register A.	EQAZ-A EV17 GALALL EPKALL V17 (EAAQ-1.) (EAR-1.) (EASY-1.)	3F20/33/81 2A10/3/10 3D30/3/10 /66 3F33/25/72 3F33/21/72 3F33/5/72 3F33/5/72	
Strobe 10x* plus nj to P	$\begin{array}{c c} V17 & L1 \\ \hline A \rightarrow 1. \\ P \rightarrow K \\ M \rightarrow Q \\ \hline Q \rightarrow P \\ PQ23Z \\ GM23CY \\ \end{array}$	V17: 10x* (P) and (nj) are added in the mill, and the result strobed to P. FQ237 clears P23 and any overflow (M23 - 1) is recorded in C22 (GM23CY).	(EAZ- L) (EPAJ-K) (EPKQ K) (EPKZ-K) (EPYZ-K) EM-Q EQAZ- P FQ23Z GAL23CY EV IS GBLALL ECYB0	3F38:3/72 3F9:3/66 3F9:2/66 3F9:2/66 3F9:2/66 3F9:2/3/66 3F3:15/46 3F3:15/46 3F11:10/105 3F11:10/105 3F1:11:10/105	
Strobe 10x (+ overflow) to B.	V18 L1 B → K C22+CYB0 FQ237 M → Q Q → B CLEAR CY SOV	V18: Any overflow (C22) from the previous beat is added to 10x in the mill, and the result strobed to B. Carry is cleared (CCY) and overflow is set if M23 \neq M24 (SOV).	V15 (EBA1-K) (EBKM-K) (EBNP-K) (EBNP-K) (EBY-K) (EBY-K) (EBY-K) (EBY-K) (EC22) EM-Q EQ B EQ B EQA1-B EQKM-B EQNO-B EQN2-B	3F7:26/62 3F7:24/62 3F7:24/62 3F7:24/62 3F7:25/62 3F7:25/62 2F10:25/112 3C14:23/167 3D13:15/79 3D13:22/79 3D13:22/79	
Strobe 10* plus nj to B, write 10x to X.	V19 L1 $X \rightarrow XJ$ $P \rightarrow K$ $M - Q$ $Q - B$ $B - X$	V19: 10x (in B) is written to accumulator X, and 10x* + nj (in P) is transferred to Register B.	CCY SOV FQ23Z EV19 - EPKALL V19 (EPAJ-K)	3F12:18/99 2D7:18/32 3E11:10/105 2A11:9/24 /66 3E9 3/66 3E9 5/66	
Exit from instruction	EOI	EDI: 10x* enjis written to accumulate X of In heat VQ of the following instruction Phase.		3F9 25/66 3F9 25/66 3F9 23/66 3F20 4/59 3C14 23/107 3F25 8/90 2A16 15/41	
ICL 1904S,1903T	O43 INSTRU	JCTION (V14-E01) FC15 SHEET 2 OF 2			



















































































•			_
			_
			_





	COMMENTS	V16 SIGNAL	M.P.	CONDITIONS
From Sht	V16. Force bit 8 of 1 to 1. Since D. W. (DWALL)	(F1.G2) ERX-XJ EBAZ-X F1.08 (EPYZ-K)	3C32:23/152 3F20:4/89 3F25:8/90 3D15:9/112 3F9:23/66	V 12
'Round' 1. s. argument and FLG2 CALLX P \rightarrow K FLS M \rightarrow Q GM23CY F \rightarrow C GM23CY	V16: Force bit 8 of L to 1. Since P → K (EPKALL) made by EV16. FL08 adds 1 to bit 8 of 1.s. argument. If this bit is already 1, CY will add 1 to bit 9. L, 8, argument is now rounded at bit 9 and thus consists of bits 9-22 of 1.s. word. If this operation results in overflow, it is registered in C ₂₂ (GM23CY). (Characteristic is in N).	EM-Q EQ-B EQAJ-B EQKM-B EQNQ-B EQRZ-B GM23CY	3C14:23/167 3D13:15/59 3D13:21/79 3D13:22/79 3D13:22/79 3D13:23/79 3F11:10/105	
$\begin{bmatrix} \mathbf{B} \to \mathbf{X} \\ \mathbf{Q} \to \mathbf{B} \end{bmatrix}$	(Caracter and to Arrive	EV17 EPKALL	2A10:3/21 Page 66	
Strobe unrounded argument $ \begin{array}{c c} \hline V17 & L2 \\ \hline P \rightarrow K \\ CCY \\ M \rightarrow Q \\ \hline \end{array} $	V17: Unrounded l. s. argument (in P) → B. Since P ₀₋₈ = 0 the characteristic in B is cleared. If carry set in V16, clear it and replace rounded with unrounded from P for the special case where rounding clears the l. s. word.	(EPAJ-K) (EPKQ-K) (EPRX-K)	3E9:3/66 3E9:5/66 3F9:25/66	
$Q \rightarrow B$ if $C22$ set $V18$ $L2$	V18: $N_{\alpha} \rightarrow K$ At the end of this best the (unrounded)	(EPYZ-K) EM-Q EQ-B EQAJ-B EQKM-B EQNQ-B EQRZ-B CCY	3F9:23/66 3C14:23/167 3D13:15/79 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3F12:18/99	
Transfer characteristic from $ \begin{matrix} N \to K \\ N \text{ to } B. \end{matrix} $ $ \begin{matrix} M \to Q \end{matrix} $	V18: $N_{0-8} \rightarrow K$ At the end of this best the (unrounded) $Q_{0-8} \rightarrow K$ 1. s. argument and the characteristic are in B.	ENKALL ENKALL ENKALL	3B17:12/29 3B12:22/23 3D9:10/63 3F8:7/64	EV18*
$\boxed{\mathbf{Q} \to \mathbf{B}_{\mathbf{c}}}$		VIS (ENAJ-K)	3D8:25/64	
	V19: Set overflow if characteristic overflows ($N_9=1$). Reset F1432.	(ENKQ-K) (ENRX-K) (ENYZ-K) EM-Q EQ-B EQĀJ-B	3D8:23/64 3D8:17/64 3D8:10/64 3C14:23/167 3D13:15/79 3D13:21/79	
GN9OV M → Q T = = = = = = = = = = = = = = = = = = =		GBKALL	2A11:9/24 3F6:21/61	
		VI9 (EBAJ-K)	3F7:26/62	
1. s. argument and characteristic returned to X (1) in VQ of instruction phase following.		(FBKM-K) (EBRP-K) (EBRX-K) (EBRX-K) (EBYZ-E) (PLUSI) EQ-B EQAJ-B EQAJ-B EQAJ-B EQAJ-B EQRZ-B GN90V FLG2 EQI	3F7:24/62 315:2762 315:2762 317:23/62 315:4/62 3F7:25-62 3D13:15/79 3D13:21/79 3D13:22/79 3D13:22/79 3D13:22/79 3D13:24/103	1 1
ISSUF 1				
1904A MKI	STRUCTION FC 31			


























			. .
			_
			_




•










		_
	•	










	*	
		•





		COMMENTS	V1 SIGNAL	M.P.	CONDITIONS
		When a 171E order has been specified, VMOD of the Instruction Phase will load the content of accun. ¹¹otor X (x) to B (note, Q → B gating is inhibited in VMOD for a 171E order). Also active at GOOP time are I171E, GPD, EV1, GBKALL, EEBKM-K and GOIUS.	EN-BAI) (EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K)	3E28:20/108 3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62	
	GOOP		(EBRX-K) (EBYZ-K) (PHC) 	3F7:4/62 3F7:25/62 2F9:6/265 3A16:12/8	
	V1 I.3	V1:	VI		
Address device via BAD from N and strobe the control code (x, in B) to it.	B — K K→BOUT N→BAD ===	The device is addressed from N_{0-5} and the content of accumulator X (the control code, in B from the Instruction Phase) is gated onto K. Data on K automatically appears at the BOUT gates which are opened in this case by K \rightarrow BOUT. The control code is then loaded into the device's register.	(ECAX-K) (PLUS1) EQAX-C EOI	3E10:10/67 3D24:8/109 3E17:12/85 2A16:15/41	
Increment instruction address and clear carry.	VI L1 C → K PLUS1 CCY Q → C	VI: The instruction address (in C) is incremented and returned to C. Carry is cleared and exit is made via EOI to the next Instruction Phase.			
Exit.	EOI				
	: .				
ISSUE I Nov. 7%					
1904A MKTI	71E INSTRU	CTION (GOOP-EOI) FC45		. •	














		COMMENTS	V1 SIGNAL	M.P.	CONDITIONS
		Also active at entry will be 1174E, EXEC, EVI.			
	GOOP		(ECAX-K) (PLUS 1) CCY EHX-B	3E10:10/67 3D24:8/109 3F12:18/99 3E14:6/87	
Increment instruction address and read control code character to B.	VI LI C> K PLUS 1 CCY	VI: The instruction address is incremented and returned to C. Accumulator X holds the control code character (bits 0-5) which is gated to B.	EV27 GBKALL EEBKM-K EAND	3B18:12/29 3F6:21/61 Sheet 62 2D18:25/95	
	$\vec{Q} \xrightarrow{\longrightarrow} \vec{C}$ $X \xrightarrow{\longrightarrow} \vec{B}$		V27		
Address peripheral from N and gate to it the control code character. Fan response to all character positions of A.	$\begin{array}{c c} \mathbf{V27} & \mathbf{L3} \\ \mathbf{N} \rightarrow \mathbf{BAD} \\ \mathbf{B} \rightarrow \mathbf{K} \\ \mathbf{K} \rightarrow \mathbf{BOUT} \\ \mathbf{BIN} \rightarrow \mathbf{M} \\ \mathbf{AND} \\ \mathbf{FANQ} \\ \mathbf{Set} & \mathbf{RPT} \\ \mathbf{Q} \rightarrow \mathbf{A} \\ \end{array}$	V27 (& RPT): The peripheral is addressed from N (loaded during the Instruction Phase) and the control code in B is strobed to it over the BOUT highway. The beat is 'stretched' to 1.2µs to allow time for the peripheral response to be received. This response is then formed to all character positions of A and the RPT bistable is set. AND is set to prevent the control code being OR'ed with the response onto the M highway - as L is all zeroes, the mill output will be all zeroes with AND active.	(EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBY-K) (EBZ-K) (EBIN-M (AND) EMFAN (RPT)	3E28:20/108 3F7:26/62 3F7:24/62 3F7:2/62 3F7:23/62 3F7:4/62 Sheet 62 Sheet 62 3E25:6/90 3E21:6/75 3F28:17/107 3C28:23/149 3F29:23/81 3D3:16/48	RPT & V27
Retain the control code on BOUT for a further 1.2µs. and send T pulse.	V27 V.3 B → > K K → BOUT AND	V27 (&RPT): V27 is repeated to hold the control code on BOUT for a further 1. 2µs and the T pulse (PHT) is sent to the peripheral.	EV27 EV28 GALALL	3B18:12/29 2B12:20/30 3D30:3/70 Sheet 72	NR74v27 V27&RPT EV28
	FANQ PHT		V28		
	V28 1.1	V28: The response received from the peripheral in V27 is gated to a selected character position of B. This		3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72	
Strobe response to a character position of B.	A>L ======== Q>Bj	will be the l.s. position (NCII - 3,) set in the Instruction Phase unless the order has been modified in w'Joh case the character position will be determined by the top two bits of the modifier. The word containing this response character is written to accumulator X in the subsequent Instruction Phase.	EQ-BJ) EOI	3E18:11/80 2A16:15/41	
Exit from instruction	EOI				
					: -
				·	
·					
ISSUE 1	<u> </u>				
1904A MK II		TION (GOOP-FOI) FC47	-		
19045,1903T 1	/4E INSTRUCT	TION (GOOP-EOI) FC4/		<u> </u>	<u></u>


ļ




					COMMENT S	VI SIGNAL	МР	CONDITIONS]
					Also active at entry are 1177E, GPD, EV1 and GALALL.	(EAAQ-L)	3F33:25/72		
						(EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAY-L) (EAY-L) EQNIP EQAQ-N EQXX-N EQXX-N EQYZ-N EQ-N CCY	3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F2:26/82 3E1:2/83 3E1:6/83 3E1:6/83 3E1:8/83 3F12:18/99		
		GOOP				EVI	3A16:12/8		-
	Transfer x to register N and clear carry.	$\begin{array}{c} V1 & L1 \\ A \to L \\ \hline Q \to N \end{array}$	1		V1: The content of A (x, loaded in the Instruction Phase) is gated to the N register and carry is cleared.	VI (EN-SAD) (ECAX-K)	2F11:3/93 3E10:10/67		
		CCY				(PLUSI) (EQAX-C) FCY EOI	3D24:8/109 3E17:12/85 3F15:17/106 2A16:15/41	DORLE	
		VI L1	1 1					* .	
	Increment instruction add and strobe to C. Force of if datum or limit failure of	iress N → SAD carry C → K			VI: The content of N (x, from V1) is placed on the SAD highway and a reservation check made. If reservation failure occurs (DORLF) carry is forced set. The instruction address is incremented and the new address returned to C.				
]						
	Exit.	EOI			Exit is then made to the Instruction Phase.				
								·	
							·		
									-
									-
	ISSUE 1 Nov. 72								-
-	1550t Nov. 72	04 A MKII 045,1903 T	177E IN	ISTRUCTIO	ON (GOOP-EOI) FC 51				-














__]






















,





















		فسد



















		FUNCTION	SIGNAL	COMMENTS	STEP1 SIGNAL	MP	ED REF WGHO3FN
		STEP 1	PASPI	STEP 1 is active. CW1 is to be read from store and loaded into the CW buffer.	STEP 1		
	PASP1	CW1	PARE00	Inserts a 1-bit in the 1.s. bit position of the encoder address. Enables the encoder to produce store address 256 + 4N + 1, i.e. CW1.	enabling signals	1000	10.03
		CW1 → STO	PACW-SAD	Encoder addresses store on the SAD highway.	PACW L PARSMIN	1D13:12 1C21:9	10 GD 25 QI
		READ	PARD	Initiates a store access request by setting the RCR stat.	PAIFS	1A17:13 1D12:12	2 UN 10 TD
	CW1	$RCR \rightarrow STO$	PARCR	To store. Requests store access.	PAPT	1011:12	10 GN
	CW1 → STO	$STO \rightarrow SIN$	PADA	Signal from store to indicate that control word CW1 is available on the SIN highway.	Enter STEP 1		
	READ	сьоск	PADA	Starts the clock pulses.	PASPI	1A16:24	1 FA
	RCR → STO	$SIN \rightarrow DB$	PADA	Initiates the GSIN signal which gates CW1 into the data buffer (e.g. PAOGSIN for data buffer 0).	PARE00 PACW-SAD	1B16:8 1B17:6	1 QT 2 G L
	STO → SIN	$DB \rightarrow PASO$	PAK-SO	Enables the GSO signal (e.g. PA0GSIN) which transfers CW1 from the data buffer to the PASO highway for parity checking	PARD PARCR PADA	1C17:10 1B19:22/24 1C19:11	2 OE
STEP 1	CLOCK	DARO GO	PASO-Q	and for transfer to the Q highway. Transfers CW1 from the PASO highway to the Q highway.	PAK-SO	1B17:10 1B17:4	2 EI 2 PJ
	SIN → DB	$PASO \longrightarrow Q$ $Q \longrightarrow CW1$	PAQ-CW1	Transfers CW1 from the Q highway to the control word buffer.	PASO-Q PAQ-CW1	IC17:2	2 110
	DB → PASO	CW1 → K	PACW1-K	Transfers CW1 to the K highway for display only.	PACW1-K	1B17:15	2 WM
	PASO. → Q	SET IFS	PASP1	1FS stat. set. STEP 1 ends, STEP 2 commences.	STEP 2		
	Q → CW1				STEP 2		
			-		enabling signals		
	CW1 -→ K	STEP 2	PASP2	STEP 2 is active. CW0 is to be read from store and loaded into the CW0 buffer.	PACWL.	1D43:12	10 GD 25 Ot
		CW0	PARE00	Inhibits the 1-bit in the 1.s. bit position of the encoder address. The encoder now produces store address 256 + 4N + 0, i.e. CW0.	PARSMIN PAIFS PACT	1C21:9 1A17:15 1D12:12	25 Q1 2 VN 10 TD
		$CVO \longrightarrow STO$	PACW-SAD	Encoder addresses store on the SAD highway.	PAPT	1D11:12	10 GN
		READ	PARD	Initiates request for a store access by setting the RCR stat.	Enter STEP 2		
		$RCR \longrightarrow STO$	PARCR	To store. Requests store access.		1D16.4	1.170
		STO> SIN	PADA	Signal from store to indicate that control word CW0 is available on the SIN highway.	PASP2 PARE00	1B16/4 1B16/8	1 FC 1 QT
	SET 1FS	сьоск	PADA	Starts the clock pulses.	PACW-SAD PARD	1B17:6 1C17:10	2 G L 2 O E
		SIN> DB	PADA	Initiates the GSIN signal (e.g. PAOGSIN) which transfers	PARCR PADA	1B19:22/24 1C19:11	
	DACTO	DB> PASO	PAK-SO	CW0 into the data buffer. Enables the GSO signal (c.g. PA0GSO) which transfers CW0 from the data buffer to the PASO highway for pacity	PAK-SO PASO-Q	1B17:10 1B17:4	2 EJ 2 EJ 2 EJ 2 EJ
	PASP2			checking and for transfer to the PASO nighway for parity	PAQ-CW0 PACW0-K	3C 17:3 11/17:19	2 VL
		PASO → Q	PASO-Q	Transfers CW0 from the PASO highway to the Q highway.	PASCW1. PASKP	1C 17:7 . 1B16:6	2 JE 1 QP
		Q CW 0	PAQ- CW0	Transfers CW0 from the Q highway to the CW0 buffer.			
	CW0	CW0 ·· K	PACW0-K	Transfers CW0 to the K highway for display only.			
		SET CWL	PASCWL	Sets CWL stat. to indicate that control words are loaded Enables entry to next step			
	CIA.0 25.4	PRIORITIES	PASKP	PATP strobes priorities		-	
	REAG						
	RCR · · STO						
	STO SIN						
STEP 2	CLOCK						
	SIN > DB						
	DB ~ PASO						
	j•ΛSO → Q			·			
	$G \Longrightarrow CM_0$		1				
	CW0> K						
					1		
	SET CWL						
	PRIORITIES						
						-	
		:					
			1	-			
	1 ov. 72						
	1904A/S			DL WORDS (STEPS 1 & 2) FC 205	.		
7 1		L DAC LOAD	CONTRO	N WORDS (STEDS 4 C.S.) IMC 36 15	. 1		1



		FUNCTION	SIGNAL	COMMENTS	STEP3 SIGNAL	МР	E.D. REF WGHO3FN
		STEP 3	PASP3	STEP 3 is active. CW1 is to be updated and data is to be read from store and transferred to the data buffer.	VIOIDAL.		
		CW1 → K	PACW1-K	Transfers CW1, from the control word buffer to the K highway for addressing of store and updating in the mill.	STEP 3 enabling		
		ADD _v SUB	{ PAADD PASUB	Updates CW1. Adds 1 for forward addressing Updates CW1 Subtracts 1 for backward addressing.	signals		
		K→ SAD	PAK-SAD	CW1 addresses store via the K and SAD highways	PACWI. PAK23 PATES	1D13:16 1C12: 4 1A17:13	10 II 84 VP 2 UN
	PASP3	READ	PARD	Initiates a store access request by setting the RCR stat.	PAPT	1D11:12 1D12:12	10 GN
	CW1 → K	RCR →STO	PARCR	To store. Requests a store access.	Enter		
	ADD _v SUB	STO→ SIN	PADA	Signal from store to indicate that the requested data is available on the SIN highway.	STEP 3		
STEP 3	K→SAD READ	C LOCK SIN>DB	PADA PADA	Starts the clock pulses. Initiates the GSIN signal (e.g. PA0GSIN) which gates the data into the data buffer.	PASP 3 PACW1-K PAADD	1A16:2 1B17:15 1A17:18	1 HF 2 WM 2 KO
SIEPS	$RCR \longrightarrow STO$ $STO \longrightarrow SIN$	DB→ PASO	PAK-SO	Enables the GSO signal which gates the data from the data buffer to the PASO highway where parity is checked.	PASUB PAK-SAD PARD	1A17:18 1A17:22 1B17:12 1C17:10	2 JN 2 HM 2 OE
	CLOCK SIN → DB	MILL→Q	PASO-Q	Connects the mill output to the Q highway			
	$\begin{array}{c} DB \longrightarrow PASO \\ MILL \longrightarrow Q \end{array}$	Q> CW1	PAQ-CW1	CW1 (updated) is returned to the CW buffer from the Q highway.	STEP 3	er erae - 60 A. A. A. A.	-
	Q → CW1 SET A SET O	SET A	PASETA	Sets the A stat in the active peripheral channel. Prohibits use of the data buffer by other peripheral channels connected to the buffer until the transfer of data to the selected peripheral has ended. Also activates the peripheral interface A line.	PARCR PADA PAK-SO PASO-Q PAQ-CWI PASETA	1B19:22/2- 1C19:11 1B17-10 1A17:26 1C17:2 1B17:24	1 11 WQ 12 EA 2 EI 2 PH 2 HD 2 LJ
	SET 1FS	SET O	PASETO	Switches the DBO stat for outward transfer which activates the interface T line and initiates the data character gating pulses. (e.g. PAOCHO for data buffer 0, first character).	PASETO STEP 4	1817:25	2 RK
		SET 1FS STEP 4	PASP3 PASP4	1F3 stat sets. STEP 3 ends STEP4 commences. STEP 4 is active. The count word (CW0) is to be updated and the count tested for zero content.	STEP 4 enabling		
		CW0 −−−→K	PACW0-K	Transfers CW0 from the control word buffer to the mill for updating.	signals		
		suB	PAUSB	Decrements the count word by one for each data word received from store.	PACWL PAK23 PAIFS	1D13:16 1A16:20 1A17:15	10 IF 84 VP 2 VN
		TEST	PAGMT	Initiates the mill test. Sets the CT stat when the word count is zero.	PAPT	1D11:12 1D12:12	10 GN 10 TD
		CLOCK	PAGMT	starts the clock pulses.	Enter STEP 4		
		$MILL \longrightarrow Q$ $Q \longrightarrow CW0$	PASO-Q PAQ-CW0	Connects the mill output to the Q highway CWO (updated) is returned to the CW buffer from the Q	maran		
				highway.	PASP4 PACW0- K PASUB	1A16:18 1B17:19 1A17:22	1 FG 2 VI. 2 JN
		PRIORITIES	PASKP	PATP strobes priorities.	PAGMT PASO-Q	1817:26 1817:26	2 RA 2 PH
	PASP4				PAQ CW0 PASKP	1C17: 3 1B16: 6	2 HB 1 QP
	CW0→K SUB						
	TEST	*					
STEP 4	CLOCK						
	Q> CW0						
	PRIORITIES						
				No. of the state o			
			İ	· ·			
SSUE 1 Nov.	.72	1 1	'				
	1904A/S 1903T	_11			1		***
ICL	1903T	P.A.C. OUTV	WARD TR	ANSFER (STEPS 3 & 4) FC 206		l	

	•	—
		_
		_

			FUNCTION	SIGNA!	COMMENTS	STEP 5	M. P.	CONDITION
	PASP5		STEP 5	PASP5	STEP 5 is active. The count portion of CW0 is to be updated and at the end of the step transfer of the data word from the peripheral to the data buffer will commence.	STEP 5 enabling signals		
	1		$CW0 \longrightarrow K$ $K \longrightarrow SAD$	PACW0-K PAK-SAD	Transfers CW0 to the K highway and to the mill. Transfers CW0 from the K highway to the SAD highway. This is an unproductive transfer.	PAK23 PAASET	REFER	R stat
	CW0 → K		SUB TEST	PASUB PAGMT	CW0 is decremented by one for each data word transferred. Initiates the mill test. Sets the CT stat. when the word count	PAPT PACWL PACT	COL. 4	set by Peripheral
	K → SAD		CLOCK	PAGMT	is reduced to zero. Starts the clock pulses.	PA68SP		E.D. REF.
	SUB TEST		MILL → Q	PASO-Q PAQ-CW0	Connects the mill output to the Q highway. CW0 (updated) is returned to the CW buffer from the Q	Enter STEP 5		WGHØ3FN
STEP 5	GFOCK		Q → CW0	PAQ-CWU PASETA	highway. Sets the A stat. in the selected peripheral channel. Prohibits	PASP5 PACW0-K	1B16;25 1B17:19	1 F1 2 VL
	MILL → Q				use of the data buffer by other peripheral channels connected to the buffer until a word of data has been transferred to PAC from the periphera' and written away to store. Also	PAK-SAD PASUB PAGMT	1B17:12 1A17:22 1B17:26	2 HM 2 JN 2 RA
	Q → CW0 SET A		SET IN	PASETIN	activates the interface A line to the peripheral. Switches the DBO stat. for inward transfer which activates	PASO-Q PAQ-CW0 PASETA	1A17:26 1C17:3 1B17:24	2 PH 2 HB 2 LJ
	SET IN		227		the interface T line to the peripheral and initiates the data character gating pulses (e.g. PAOTINO for data buffer 0,	PASETIN PASKP PAK23	1B17:20 1B16:6 1A16:20	2 IF 1 QP 84 VP
	PRIORITIES	·	PRIORITIES	PASKP	first character). PATP strobes priorities at the end of the step and PAC may now service another data buffer. The A stat. associated with the current transfer remains set therefore STEP 6 of this transfer must be entered when PAC resumes control of the	PAASET PAPT PACWL PACT PA6SSP	1E28:12 1D11:12 1D13:16 1D12:12 1E27:24	21 GN 10 GN 10 IF 10 TD 65 RS
				PAASET	buffer. The A stat. in the selected peripheral channel is still set and the peripheral R stat. sets when the fourth data character is being gated into the data buffer therefore STEP 6 is entered.	STEP 6 SIGNAL	M.P.	CONDITION
			STEP 6	PASP6	Data is to be written from the data buffer into store and CW1 is to be updated.	STEP 6 enabling signals		
			$CW1 \rightarrow K$ $K \rightarrow SAD$	PACW1-K PAK-SAD	Transfers CW1 to the K highway and to the mill. CW1 addresses store via the K and SAD highways.	PAK23	REFER	R stat. set
	PASP6		ADD _V SUB	PAADD PASUB	Updates CW1. Adds one if forward addressing. Updates CW1. Subtracts one if backward addressing.	PAASET PACWL	TO COL. 10	by Data Buffer control
		1	WRITE WCR → STO	PARVW PAWCR	Sets the write store request stat. WCR. To store. Requests a store access.	Enter STEP 6		E:D, REF. WGHØ3FN
	CW1 → K		DB → PASO	PAK-SO	Enables GSO (e.g. PA0GSO) which gates the data from the data buffer to the PASO highway.	PASP6	1A16:4	1 FK 2 WM
	$K \longrightarrow SAD$ $ADD_{V}SUB$		PASO → STO CLOCK	PAOCC PAOCC	Signal from store. Gates data into store. Starts the clock pulses.	PACW1-K PAK-SAD PAADD	1B17:15 1B17:12 1A17:18	2 HM 2 KO
	WRITE		$\begin{array}{c} \text{MILL} \longrightarrow Q \\ Q \longrightarrow \text{CW1} \end{array}$	PASO-Q PAQ-CW1	Connects the mill output to the Q highway. CW1 (updated) is returned to the CW buffer from the Q	PASUB PARVW PAWCR	1A17;22 1C17;4 1B19;21	2 JN 2 SC 11 WS
	WCR → STO		UNSET A	PARSETA	highway. Unsets the A stat. The data buffer is now available to other	PAK-SO PAOCC	1B17:10 1C19:7	2 Ei 12 JA
STEP 6	DB → PASO PASO → STO		PRIORITIES	PASKP	peripheral channels. PATP strobes priorities.	PASO-Q PAQ-CW1 PARSETA	1A17:26 1C17:2 1A17:25	2 PH 2 HD 2 KC
	CLOCK					PASKP PAK23 PAASET	1B16:6 1A4:12 1E28:16	1 QP 81 SR 21 IP
	MILL → Q					PACWL	1D13;16	10 16.
	Q → CW1							
	UNSET A							
		J			A A			
								}
								·
	1 1 1		<u> </u>	ļ				
ISSUE Nov.72	1904	Δ/ς		<u> </u>		_		
ICL	1904		P.A.C. INV	VARD TR	ANSFER (STEPS 5 & 6) FC 20]




			FUNCTION	SIGNAL	COMMENTS	STEP 7	M.P.	CONDITION
			STEP 7	PASP7 PARE00	STEP 7 is active. CWI is to be unloaded.	STEP 7 enabling		
			CW1		Inserts a 1-bu. in the l. s. bit position of the encoder address. Enables the encoder to produce store 'Aress 256 + 4N + 1.	PACWR PAGRSW	Refer to	Transfer is
			CW1 → STO WRITE	PACW-SAD PARVW	Encoder addresses store on the SAD highway. Sets the store access request stat. WCR.	PACWL PACT	Column 4	terminated
١		PASP7	WCR → STO	PAWCR	To store. Requests a store access.	PASP6		J
		PASPI	CW1 → K	PACW1-K	Transfers CW1 to the K highway.	PAPT		Transfer is
		↓	$K \rightarrow PASO$	PAK-SO	Transfers CW1 from the K highway to the PASO highway.	PACWL PACT	Refer to Column 4	peripheral
	1		PASO → STO	PAOCC	Signal from store. Gates CW1 into store via the PASO and	PASP6		terminated
		CW1	CLOCK	PAOCC	SO highways. Starts the clock pulses.	Enter		E.D. REF. WGHØ3FN
		CW1 → STO	UNSET CWL	PARCWL	Unsets the CWL (control words loaded) stat. which enables	STEP 7		WGRØSFN
Ì		WRITE			entry to STEP 8.	PASP7 PARE00	1B16:24 1B16:8	1 JN 1 QT
			PRIORITIES	PASKP	PATP strobes priorities.	PACW SAD	1B17:6	2 GL
		WCR → STO	STEP 8	PASP8	STEP 8 is active, CW0 is to be unloaded.	PARVW PAWCR	1C17:4 1B19:21	2 SC 11 WS
		CW1 → K	CW0	PARE00 PARE01	Encoder produces store address 256 + 4N + 0.	PACW1-K PAK-SO	1B17:15 1B17:8	2 WM 2 FJ
	STEP 7	$K \longrightarrow PASO$	CW0 → STO	PACW-SAD	Encoder addresses store on the SAD highway.	PAUCC	1C19:7	12 JA
		PASO → STO	WRITE	PARVW	Sets the store access request stat. WCR	PARCWL PASKP	1B17:21 1B16:6	2 VG 1 QP
1		CLOCK	$WCR \longrightarrow STO$	PAWCR	To store. Requests a store access.	PACWR PAGRSW	1A21:12 1B21:12	.20 GN 120 GD
Ì			CW0 → K	PACW0-K	Transfers CW0 to the K highway.	PACWL	1D13:16	10 IF 10 VF
			K → PASO PASO → STO	PAK-SO PAOCC	Transfers CW0 from the K highway to the PASO highway. Signal from store. Gates CW0 into store via the PASO	PACT PASP6	1D12:16 1A16:4	1 FK
			LV00 -> 910	11000	and SO highways.	PAPT PACT	1D11:16 1D12:12	10 IP 10 TD
			CLOCK	PAOCC	Starts the clock pulses.	STEP 8	M. P.	CONDITION
	-		UNSET CT	PARCT	Unsets the CT stat. of the terminated peripheral channel, if set.	SIGNAL	173, 7.	CONDITION
			UNSET PT	PARPT	Unsets the PT stat. of the terminated peripheral channel, if set.	STEP 8 enabling signals		
		VINORUM CHILI	PRIORITIES	PASKP	PATP strobes priorities.	PACWL	Refer to	Transfer is
		UNSET CWL PRIORITIES				PAGRSW PACT PASEQ	Column 10	count
		`				PACWL		Transfer is
						PAPT	Refer to Column 10	peripheral terminated
		PASP8				ENTER		E.D. REF.
						STEP 8		WCHØ3FN
						PASP8	1B16:22	1 JQ
		<u> </u>				PACW-SAD PARVW	1B17:6 1C17:4	2 GL 2 SC
		CW0			·	PAWCR PACW0-K	1B19:21 1B17:19	11 WS 2 UL
		CW0> STO				PAK-SO PAOCC	1B17:8 1C19:7	2 FJ 12 JA
					·	PARCT	1C17:9	2 J1
		WRITE				PARPT	1B17:13 1B16:6	2 WH 1 QP
		WCR → STO				PACWL PAGRSW	11013:12 1B21:12	10 GD 120 GD
		CW0 → K				PACT	1D12:16	10 VF
	STEP 8	$K \rightarrow PASO$				PASEQ PACW L	1A 17:3 1D13:12	2 OT 10 GD
		PASO → STO				PAPT	1D11:16 (D12:12	10 IP 10 TD
		СТОСК						
	:	CIACK						
							1	
		UNSET CT UNSET PT						
		PRIORITIES						
		•					1 1	
	ISSUE 1			'	1			
	Nov.		لـــــــــــــــــــــــــــــــــــــ		<u> </u>	1		
	ICL	1904 A/S	A.C. UNLO	AD CONTR	OL WORDS (STEPS 7 & 8) FC 208	3		
		1903T F				1	<u></u>	

		_
		_

		FUNCTION	SIGNAL	COMMENTS	STEP9 SIGNAL	M , P	E.D. REF. WGHO3FN
	PAS1'9	STEP 9	PASP9	STEP 9 is active. Control word CWI is to be recharged from store address 256 + 4N + 3 (i.e. CW3)			
	FASIS				STEP 9 Enabling signals		
	CW3	Cw3	PARE00	1 - bits are inserted in the two 1.s. bit positions of the encoder address. Enables the encoder to produce store, address 256 + 4N + 3	PACWR PAGRSW PAIFS PASP6	1A21:16 1B21:12 1A17:13 1A16: 4	120 JP 120 GD 2 UN 1 FK
	CW3 →STO	CW3 →STO	PACW-SAD	Encoder address store on the SAD highway	PACWL PACT	1D13:16 1D12:16	10 IF 10 VF
	READ	READ	PARD	Initiates a store access request by setting the RCR stat.	Enton		
	RCR →STO	RCR → STO	PARCR	To store. Requests store access.	Enter STEP 9		
·	S ro-→sin	STO →SIN	PADA	Signal from store which indicates that control word CW3 is present on the SIN highway.	PASP 9 PARE00 PARE01	1B16:15 1B16: 8 1B16:20	1 FT 1 QT 1 QS
	СГОСК	CFOCK	PADA	Starts the clock pulses.	PACW-SAD PARD		2 GL 2 PE
STEP 9	$ \begin{array}{c} SIN \longrightarrow DB \\ DB \longrightarrow PASO \end{array} $	$SIN \longrightarrow DE$ $DB \longrightarrow PASO$	PADA PAK-SO	Initiates the GSIN signal (e.g. PA0GSIN) which gates CW3 into the data buffer. Enables the GSO signal which gates the control word onto	PARCR PADA PAK-SO	1B19:22 1C19:11 1B17:10	11 WQ 12 EA 2 EJ
				the PASO highway for checking of parity and for transfer to the control word buffer.	PASO-Q PAQ-CW1 PACW1-K	1B17: 4 1C17: 2 1B17:15	2 PJ 2 IID 2 WM
	PASO → Q	PASO → Q	PASO-Q	Transfers CW3 from the PASO highway to the Q highway.			
	$Q \longrightarrow CW1$ $CW1 \longrightarrow K$	$Q \longrightarrow CW1$ $CW1 \longrightarrow K$	PAQ-CW1 PACW1-K	Transfers CW3 into the CW1 section of the control word buffer. The control word will now be referred to as CW1. Transfers CW1 to the K highway for display only.	STEP10		
Į	SET 1FS	SET 1FS STEP 10	PACWI-K PASP 9 PASP10	Sets the 1FS stat at clock PATA to enable entry to STEP 10 STEP 10 is active. Control word CW0 is to be recharged	Enabling signals		
		CW2	PARE01	from store address 256 + 4N + 2 (i. e, CW2). A 1-bit is inserted in bit position two of the encoder address. Enables the encoder to produce store address 256 + 4N + 2	PACWR PAGRSW PA1FS PACWL	1A21:16 1B21:12 1A17:15 1D13:16	120 IP 120 GD 2 VN 10 IF 10 VF
	PASP10	CW2 → STO	PACW-SAD	Encoder address store on the SAD highway.	PACT	1D12:16	10 44
		READ RCR →STO	PARD PARCR	Initiates a store access request by setting the RCR stat. To store. Requests store access.	Enter STEP 10		
ſ	CW2	STO SIN CLOCK	PADA PADA	Signal from store which indicates that control word CW2 is present on the SIN highway.	PASP10 PARE01 PACW-SAD	1B16:17 1B16:20 1B17: 6	1 PA 1 QS 2 GL
	CW2 → STO	SIN → DB	PADA	Starts the clock pulses. Initiates the GSIN signal which gates CW2 into the data buffer.	PARD PARCR PADA	1C17:10 1B19:22/24 1C19:11	2 PE 11 WQ 12 FA
	READ RCR → STO	DB → PASO	PAK-SO	Enables the GSO signal which gates the control word onto the PASO highway for checking of parity and for transfer	PAK-SO PASO-Q PAQ-CW0	1B17:10 1B17: 4 1C17: 3	2 E1 2 Ps 2 HB
	STO -> SIN	$PASO \longrightarrow Q$	PASO-Q	to the control word buffer. Transfers CW2 from the PASO highway to the Q highway	PACW0-K PARCT	1B17;19 1C17: 9	2 V1. 2 J1
	CLOCK SIN → DB	Q> CW0	PAQ-CW0	Transfers CW2 from the Q highway to the CW0 section of the control word buffer. The control word will now be	PASKP	11316: 6	1 QP
STEP 10	20	CW0> K	DACWO-K	referred to as CW0 Cranefors CW0 to the K highway for display only			
THE PROPERTY OF THE PROPERTY O	$\begin{array}{c} \text{Dfi} & \longrightarrow \text{PASO} \\ \\ \text{PASO} & \longrightarrow \text{Q} \end{array}$	CW0 → K UNSET CT	PACW0-K PARCT	Transfers CW0 to the K highway for display only. Unsets the count-terminate stat. Enables entry to STEPS 3 and 4 for repetition of previous data block.			
	Q> CW0	PRIORITIES	PASKP	PATP strobes priorities.			
	CW0→K						
	UNSET CT						
CONTRACTOR AND ADDRESS OF THE ADDRES	PRORITIES						
ļ							
	•						1
]	
]	
		A A A A A A A A A A A A A A A A A A A					
ISSUE 1	TTT	1	1				
Nov. 72	T 400 44 15		CONTROL	WORD RECHARCE	-		
ICL	1904A/S 1903T	PAC.	STEP	word recharge s 9 & 10)		1	

			_
			_
			•

		FUNCTION	SIGNAL	COMMENTS	STEPH	M.P.	E.D. REF. WGHØ3FN
PASP 11			NOTE	Items in brackets refer to the CWR mode of transfer. This applies only to charts FC210, 211 and 212.			
		STEP 11	PASP 11	STEP 11 is active. CW3 (CW2) is to be loaded in the CW1 section of the control word buffer.	enabling		
	CW3 (CW2)	CW 3 (CW 2)	PARE00	Enables the encoder to produce the address of CW3 (CW2 i.e. 256 + 4N + 2)	signals		
	CW3(CW2) →STO	CW3(CW2)-→STO	PACW-SAD	Encoder address store on the SAL highway.	PASP 6 PAGRSW PACWL	1A16: 4 1B21:16 1D12:16	1 FK 120 IF 10 IF
	READ RCR → STO	READ RCR→STO	PARD PARCR	Initiates a store access request by setting the RCR stat. To store. Requests store access.	PACT	1D12:16	10 VF
	STO → SIN	STO → SIN	PADA	Signal from store which indicates that CW3 (CW2) is	Enter STEP 11		
em en 11		CLOCK	PADA	present on the SIN highway. Starts the clock pulses.	PASP 11	1A16:12	1 PC
ST 5P 11	CLOCK SIN → DB	SIN → DB	PADA	Initiates the GSIN signal which gates CW3 (CW2) into the	PARE00 PARE01 PACW-SAD	1B16: 8 1B16:20 1B17: 6	1 QT 1 QS 2 GL
	DB → PASO	DB → PASO	PAK-SO	data buffer. Enables the GSO signal which gates CW3 (CW2) from the data buffer to the FASO highway. Parity is checked	PARD PARCR PADA	1C17:10 1B19:22 1C19:11	2 PE 11 WQ 12 EA
	$PASO \to Q$	$PASO \longrightarrow Q$	PASO-Q	Transfers CW3(CW2) from the PASO highway to the Q highway.	PAK-SO PASO-Q PAQ-CW1	1B17:10 1B17: 4 1C17: 2	2 EI 2 PJ 2 HD
	Q CW1	Q→CW1	PAQ-CW1	Transfers CW3 (CW2) to the CW1 buffer. The control word will now be referred to as CW1.	PACWI-K PARCWI PASKP	1B17:15 1B17:21 1B16: 6	2 WM 2 VG 1 QP
	CW1→ K	CW1 → K	PACW1-K	Transfers CW1 to the K highway for display only,	STEP 12		
	UNSET CWL	UNSET CWL	PARCWL	Unsets the control word loaded' stat. Enables entry to STEP 12.			
	PRIORITIES	PRIORITIES	PASKP	PATP strobes priorities.	STEP 12 enabling signals		
		STEP 12	PASP 12	STEP 12 is active. Store is to be addressed from the CWI buffer to obtain $R+2$ (R) which will be transferred to the data buffer. CWI is to be updated to obtain store address of item $R+3$ (R+1).	PAGRSW PASEQ PACWL PACT	1B21:16 1A17: 3 1D13:12 1D12:16	120 IF 2 OT 10 GD 10 VF
		CW1→K	PACWI- K	Transfers CW1 to the K highway for addressing of store and for updating in the mill.	Enter STEP 12		
		ADD v SUB	PAADD PASUB	Updates CW1 Adds one for forward addressing Updates CW1 Subtracts for backward addressing.	PASP 12	1B16 :10/13	1 PE
		K → SAD	PAK-SAD	CW1 addresses store via the K and SAD highways.	PACW1-K PAADD	1B17:15 1A17:18	2 WM 2 KO
PASP 12		READ	PARD	Initiates a store access request by setting the RCR stat	PASUB 1A17.22 PAK-SAD 1B17:12 PARD 1C17:10 PARCR 1B19:22 PADA 1C19:11 PAK-SO 1B17:10 PASO-Q 1A17:26 PAQ-CW1 1C17: 2	1B17:12	2 JN 2 HM 2 PE 11 WQ 12 EA
		RCR> 5TO	PARCR	To store. Requests store access.		1 B19:22	
		STO →SIN	PADA	Signal from store which indicates that item $R+2$ (R) from the table held in store is available on the SIN highway.		2 EI 2 PH 2 HD	
	CW1 K	CLOCK	PADA	Starts the clock pulses.			
	ADD v SUE	SIN →DB	PADA	Initiates the GSfN signal which gates $R+2$ (R) into the data buffer,			
	READ	DB→ PASO	FAK-SO	Enables the CSO signal which transfers R + 2 (R) to the PASO highway. Parity is checked.			40 J. O. C.
STEP 12	$RCR \longrightarrow STO$ $STO \longrightarrow SIN$	MILL> Q	FASO-Q	Connects the mill output to the Q highway,			
511.12	CLOCK SIN	$Q \longrightarrow CW1$	PAQ-CWI	CWI (updated) is returned to the CWI buffer.	-		
	Sin> DE	SET SEQ UNSET 1FS	PASP 12 PASP 12	SEQ stat sets 1FS stat unsets enables entry to STEP 13.			
	DB→ PASO						
	M11.I> Q						
	Q→ CW1 SET SEQ						
	UNSET 1FS						<u>.</u>
						-	
	and the control of th					1	
l							
			* * * * * * * * * * * * * * * * * * * *				
							1.5
72 dans a consequent			<u></u>				
ISSUE 1 Nov. 7	2]		
ICL	1904 A/S 1903T	AC GRSW A	ND CWR	TRANSFERS (STEPS 11 & 12) FC 210			



		FUNCTION	SIGNAL	COMMENTS	STEP13 SIGNAL	МР	E.D. REF WGHO3FN
		STEP 13	PASP 13	STEP 13 is active. Item R + 2(k) is to be transferred from the data buffer to the CWO buffer.	STEP 13 enabling		
PASP13		DB> PASO	PAK-SO	Enables the GSO signal which transfers R + 2(R) from the data buffer to the PASO highway.	Bignals PA1FS	1A17:13	2 UN
		PASO → Q CLOCK	PASO-Q PASP 13	Transfers $R + 2(R)$ from the PASO highway to the Q highway. Starts the clock pulses.	PA2FS PASEQ	1A17:13 1A17:5 1A17:6	2 OQ 2 OT
	DB → PASO	Q → CW0	PAQ-CW0	Transfers $R+2(R)$ from the Q highway to the CW0 buffer. The control word will now be referred to as CW0.	Enter STEP 13		
STEP 13	PASO → Q CLOCK	SET 1FS STEP 14	PASP 13 PASP 14	The 1FS stat. sets to enable STEP 14. STEP 14 is active. Store is to be addressed from the CW1 buffer to obtain item R + 3(R + 1) which will be read from	PASP13 PAK-SO	1B16:19 1B17:10	1PG 2 EI
	Q → CW0 SET 1FS			store and transferred to the data buffer. CW1 is then to be updated to obtain address of $R+4(R+2)$.	PASO-Q PAQ-CW0	1B17:4 1C17:3	2 PJ 2 HB
		CW1 → K ADD SUB	PACW1-K	Transfers CW1 to the K highway for addressing of store and for updating in the mill. Updates CW1 Adds 1 for forward addressing.	STEP 14		
	PASP14	V K → SAD	PASUB	Updates CW1. Subtracts 1 for backward addressing. CW1 addresses store via the K and SAD highways.	STEP 14 enabling		
		READ RCR → STO	PARD PARCR	Initiates a store access request by setting the RCR stat. To store. Requests read access.	signals		
	$CW1 \rightarrow K$ $ADD_V SUB$	STO → SIN	PADA	Signal from store which indicates that item R + 3(R + 1) is available on the SIN highway.	PA1FS PA2FS PASEQ	1A17:15 1A17:5 1A17:6	2 VN 2 OQ 2 OT
	K → SAD READ	CLOCK SIN → DB	PADA PADA	Starts the clock pulses. Initiates the GSIN signal which gates R + 3(R + 1) from the	Enter		
	RCR → STO STO → SIN	DB -> PASO	PAK-SO	SIN highway into the data buffer. Enables the GSO signal which gates R + 3(R + 1) onto the PASO highway for the parity check.	STEP 14 PASP 14	1B16:9	1 RJ
STEP 14	CLOCK	MILL → Q	PASO-Q	Connects the mill output to the Q highway	PACW1-K PAADD PASUB	1B17:15 1A17:18	2 WM 2 KO
	$SIN \rightarrow DB$ $DB \rightarrow PASO$	Q → CW1 SET 2FS	PAQ-CW1	Transfers the updated control word CW1 from the Q highway to the CW1 buffer. The 2FS stat. sets	PAK-SAD PARD	1A17:22 1B17:12 1C17:10	2 JN 2 HM 2 OE
	MILL → Q Q → CW1	UNSET 1FS	PASP 14	The IFS stat. unsets enables STEP 15.	PARCR PADA PAK-SO	1B19:22 1C19:11 1B17:10	11 WQ 12 EA 2 EI
	SET 2FS UNSET 1FS				PASO-Q PAQ-CW1	1A17:26 1C17:2	2 PH 2 HD
						Ì	
				• *			
ISSUE	1	+	<u> </u>	-			
	1904A/S	P.A.C. G	RSW AND	CWR TRANSFERS			
ICL	1903T			PS 13 & 14) FC211	1	1	



			FUNCTION	SIGNAL	COMMENTS	STEP 15 SKONALS	M.P.	E.D REF WGHO3FN
		PAȘ P 15	STEP 15	PASP 15	STEP 15 is active. The contents of CW1 buffer i.e. R + 4 (R + 2) is to be written to store at address 256 + 4N + 3.			
	Г		CW3	PARE00 PARE01	Insert 1 - bits in the two l.s. bit position of the encoder address. Enables the encoder to produce store address 256 + 4N + 3	STEO 15 enabling signals		
		CW3 CW1 → STO	cw1 →sto	PACW-SAD	Encoder addresses store on the SAD highway	PASEQ	1A17:6	2 OT
		CW1 → K	CW1 → K	PACW1-K	Transfer CW1 from the control word buffer to the K highway	PA1FS PA2FS	1A17:13 1A17:7	2 UN 2 OR
		$K \longrightarrow PASO$ WRITE WCR \longrightarrow STO	K → PASO	PAK-SO	Transfers CW1 from the K highway to the PASO and SO highways for writing to store when store access is obtained.			
5	STEP 15	PASO → STO	WRITE	PARVW	Initiates a store access request by setting the WCR stat.	PASP 15 PARE00	1B16:5 1B16:8	1 PK 1 QT
		CLOCK SET 1FS	WCR →STO	PAWCR	To store. Requests store access.	PAREOI PACW-SAD PACW1-K	1B16:20 1B17:6 1B17:15	1 QS 2 GL 2 WM
	-		PASO —> STO	PAOCC	Signal from store. CW1 is written to store from the PASO and SO highways at address 256 + 4N + 3	PAK-SO PARVW	1B17:8 1C17:4	2 FJ 2 SC
		1	сьоск	PAOCC	Starts the clock pulses.	PAWCR PAOCC	1B19:21 1C19:7	11 WS 12 JA
			SET 1FS STEP 16	PASP15	1FS stat sets to enable entry to STEP 16. STEP 16 is active. Item R + 3 (R + 1) is to be transferred	STEP 16 STEP 16		
		[[BIEF 10		from the data buffer to the CW1 buffer.	enabling signals	<u> </u>	
	l		DB → PASO	PAK-SO	Enables the GSO signals which gate R + 3 (R + 1) onto the PASO highway.	PASEQ PA1FS PA2FS	1A17:6 1A17:15 1A17:7	2 OU 2 VN 2 OR
			PASO→ Q	PASO-Q	Transfers R + 3 (R + 1) from the PASO highway to the Q highway	Enter		
			CLOCK	PASP16	Starts the clock pulses	PASP 16	1B16:7	1 PM
			Q→ CWI	PAQ-CWI	Transfers R + 3 (R + 1) to the CWI buffer. The control word is now referred to as CWI.	PAK-SO PASO-Q	1B17:10 1B17:4	2 EI 2 PJ
			CW1→K	PACW1-K	Transfers CW1 to the K highway.	PAQ-CW1 PACW1-K PARCT	1C17:2 1B17:15 1C17:9	2 HD 2 WM 2 J1
		PASI 16	UNSET 1FS UNSET 2FS	PASP16 PASP16	1FS stat unsets 2FS stat unsets	PASCWL PASKP	1C17:7 1B16:6	2 JE 1 QP
		DB → PASO	UNSET SEQ	PASP16	SEQ stat unsets Enabling signals for the next step.			
		PASO> Q CLOCK	UNSET CT SET CWL	PARCT PASCWL	CT stat unsets CWL stat sets.			
		$Q \longrightarrow CW1$	PRIORITIES	PASKP	PATP strobes priorities			
	STEP 16	CW1 → K UNSET 1FS						
		UNSET 2FS						
		UNSET SEQ UNSET CT						
		SET CWI. PRIORITIES						
	ι							
								-
	, , , , , , , , , , , , , , , , , , , 			 				
ISSUE	1 Nov. 72					-		
ICL	1	1904 A/S	P.A.C.	RSW AND STEPS	CWR TRANSFERS FC 212			
L				COLETO	70 W 10)	1	1	

معير ا