

M71-SERIES

MODEL 7/16 BASIC

MAINTENANCE MANUAL

GENERAL DESCRIPTION

General Description	29-364A12
---------------------	-----------

PROCESSOR

Processor Installation Specification	01-070R01A20
Processor Maintenance Specification	01-070R01A21

SELECTOR CHANNEL

Selector Channel Installation Specification	02-232M01R03A20
Selector Channel Maintenance Specification	02-232M02R01A21

AUTO LOADER

Automatic Loader Information Specification	02-352A12
--	-----------

TEST AID

Test Aid Information Specification	02-276R01A12
------------------------------------	--------------

MICRO-PROGRAMS

Micro-program Listing	05-048R01A13
DROM Micro-program Listing without Multiply/Divide	05-049F01A13
DROM Micro-program Listing with Multiply/Divide	05-049F02A13

DISPLAY PANEL

Hexadecimal Display Panel Information Specification	09-065A12
---	-----------

DRAWINGS

Processor Schematic	01-058R06D08
CPU-HI Board Component Locator	35-446R08E03
CPU-LO Board Component Locator	35-520E03
CPU-LO Board Component Locator	35-520M01E03
Selector Channel Schematic	02-232M01R03D08
Selector Channel Component Locator	35-391M02R02E03
Auto Loader Schematic	02-271R01C08
Test Aid Schematic	02-276R01D08
Basic Control Switch Panel Schematic	02-272R01B08
Hexadecimal Display Panel Schematic	09-065D08
Power Supply Schematic	34-017R06D08
Power Supply Schematic	34-020R03D08
Hexadecimal Display Panel Component Locator	35-519R02D03



2 Crescent Place, Oceanport, New Jersey 07757

QUICK REFERENCE INDEX

To aid in quickly locating a particular section, the index marks on the edge of this page are aligned with similar marks at the beginning of each section.

GENERAL DESCRIPTION [REDACTED]

PROCESSOR [REDACTED]

SELECTOR CHANNEL [REDACTED]

AUTO LOADER [REDACTED]

TEST AID [REDACTED]

MICRO-PROGRAMS [REDACTED]

DISPLAY PANEL [REDACTED]

DRAWINGS [REDACTED]

GENERAL DESCRIPTION



MODEL 7/16

GENERAL DESCRIPTION

1. INTRODUCTION

The Model 7/16 Processor combines advanced circuitry and packaging designs to give the user a price/performance optimized machine. The Processor is completely upward compatible with INTERDATA Model 3 and 4 Processor user instructions, interrupt handling, input/output formats and control sequencing. In addition, many of the powerful features of the INTERDATA Models 5, 70, 74 and 80 are included. Because of this compatibility, the Processor can use the wide range of existing software and peripheral devices.

The Processor offers a comprehensive set of 96 instructions making the system both easy to program and efficient to operate. Through multi-function instructions and direct core addressing, coding and debugging time is reduced to a minimum.

Memory is addressable to the eight-bit byte level. Memory is expandable from the basic 8,192 bytes to 65,536 bytes. All memory is directly addressable with the primary instructions, no paging or indirect addressing is required. Sixteen 16-bit General Registers can be used as Accumulators, fifteen of which can also be used as Index Registers. Register-to-Register instructions permit operations between any of the sixteen General Registers, eliminating redundant loads and stores.

The Processor also provides a flexible Input/Output system in addition to conventional means of programmed I/O. In the Automatic I/O Service mode, the Processor acknowledges all I/O interrupts and automatically performs much of the overhead prior to activating the Interrupt Service Routine.

A Direct Memory Access Channel can be added to a Processor memory system. This channel operates over the common Memory Bus, on a cycle stealing basis, through a Direct Memory Access Port which is built into the Processor. Two types of Direct Memory Access Channels can be used with the Model 7/16 System: The Selector Channel, which permits direct data transfer between any standard oriented INTERDATA device controller and memory; and the Direct Memory Access Channel custom designed by the user for special applications.

2. SCOPE

This specification is intended to enable the digital technician to understand the INTERDATA documentation system. Number Notation, the Part Numbering System, and the Drawing System are described. Illustrations are provided to help understand these systems. Other publications which may be of interest to Model 7/16 users are shown in Table 1.

A cross reference between INTERDATA part numbers and standard industry part numbers for the ICs and transistors found in the Model 7/16 may be found in Appendix 1.

TABLE 1. RELATED PUBLICATIONS

Title	Publication Number
Universal Clock Instruction Manual	29-265
Users Manual	29-261
Model 7/16 Maintenance Manual	29-364*
Multiplexor Bus Buffer Instruction Manual	29-267
8 Line Interrupt Module Instruction Manual	29-268

*This General Description is a part of 29-364.

3. BLOCK DIAGRAM

A Model 7/16 simplified block diagram is shown in Figure 1. The Model 7/16 is a 16-bit digital computer. The Processor logic is contained on two PC boards:

<u>Part No.</u>	<u>Description</u>	<u>Card File Position</u>
35-446	CPU-HI	6
35-520	CPU-LO	7




Figure 1. Model 7/16 Simplified Block Diagram

4. DOCUMENTATION

This section describes the style and conventions used with INTERDATA documentation.

4.1 Number Notation

The most common form of number notation used in INTERDATA documentation is hexadecimal notation. In this system, groups of four binary digits are represented by a single hexadecimal digit. Table 2 lists the hexadecimal characters employed.

TABLE 2. HEXADECIMAL NOTATION DATA

Binary	Decimal	Hexadecimal	Binary	Decimal	Hexadecimal	Binary	Decimal	Hexadecimal
0000	0	0	0110	6	6	1100	12	C
0001	1	1	0111	7	7	1101	13	D
0010	2	2	1000	8	8	1110	14	E
0011	3	3	1001	9	9	1111	15	F
0100	4	4	1010	10	A			
0101	5	5	1011	11	B			

To differentiate between decimal and hexadecimal numbers, hexadecimal numbers are preceded by the letter "X", and the number is enclosed in single quotation marks. Examples of hexadecimal numbers are: X'1234', X'2EC6', X'A340', X'EEFA', and X'10B9'.

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

4.2 Part Numbering System

INTERDATA parts, drawings, and publications employ a common numbering system. The part number and drawing numbers for drawings which describe the part are related. The publication number is also often related to the part number of the device or program described. Figure 2 shows the format used for INTERDATA part numbers. The fields are described in the following paragraphs.




Figure 2. Part Number Format

4.2.1 Category Field. The two-digit Category number indicates the broad class or category to which a part belongs. Typical examples of category number assignments are:

01 - Basic Hardware Systems	13 - Panels
02 - Basic Hardware Expansions	17 - Wire and Cables
03 - Basic Software Systems	19 - Integrated Circuits
04 - Software Packages	20 - Transistors
05 - Micro-programs	27 - Peripheral Equipment
06 - Test Programs	29 - Manuals
07 - Subroutines of General Utility	34 - Power Supplies
10 - Spare Parts Packages	35 - Assembled Printed Circuit Boards
12 - Card File Assemblies	36 - Electro-Mechanical Devices

4.2.2 Sequence Field. The Sequence number identifies a particular item within the category. Sequence numbers are assigned serially, and have no other significance.

NOTE

The Sequence Field, like all other part number fields, may be lengthened as required. The field lengths shown on Figure 2 are minimum lengths (insignificant zeros must be added to maintain these minimums).

4.2.3 Functional Variation Field. The optional Functional Variation Field consists of the letter "F" followed by two digits. The F Field is used to distinguish between parts which are not necessarily electrically or mechanically equivalent, but which are described by the same set of drawings. For example, a power supply may be strapped internally to operate on either 110 vac or 220 vac. Except for this strap, all power supplies of this type are identical. The strapping option is easily described by a note on the assembly and test specification drawings. Therefore, this is a functional variation.

4.2.4 Manufacturing Variation Field. The optional Manufacturing Variation Field consists of the letter "M" followed by two digits.

NOTE

A part number must contain a Category number and a Sequence number. All other fields are optional.

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

The M Field is used to distinguish between parts which are electrically and mechanically equivalent (interchangeable), but which vary in method of manufacture. For example, if leads are welded instead of soldered on an assembly, the M Field changes.

An important exception to the meaning of the M Field exists for categories related to software. Here the M Field number, when used, indicates the form in which a particular program is presented. For example, define a program as a set of machine instructions. These same identical instructions may be presented on punched cards, paper tape, or magnetic tape; and for any of these they could be in symbolic form. Thus, there are many ways to represent the same identical program. These ways are identified by the M Field numbers as follows:

- M01 - Symbolic Punched Cards
- M02 - Relative Binary Punched Cards
- M03 - Absolute Binary Punched Cards
- M04 - Symbolic Magnetic Tape
- M05 - Relative Binary Magnetic Tape
- M06 - Absolute Binary Magnetic Tape
- M07 - Symbolic Punched Paper Tape
- M08 - Relative Binary Punched Paper Tape
- M09 - Absolute Binary Punched Paper Tape
- M10 - Bootstrap Binary Object Punched Paper Tape
- M11 - Read-Only-Memory (ROM) Absolute Binary Object Punched Paper Tape
- M12 - ROM Wiring and Test Set (ROMWATS) Wiring Punched Paper Tape
- M13 - ROMWATS Check Punched Paper Tape
- M14 - Eight-bit Paper Tape
- M15 - DROM Absolute Binary Object Punched Paper Tape
- M16 - Relocatable Non-Zoned Loader Format Paper Tape
- M17 - Absolute Non-Zoned Loader Format Paper Tape
- M18 - Non-Zoned Established Task Object Tape
- M19 - Source Cassette
- M20 - Object Cassette

4.2.5 Revision Field. The optional Revision Field consists of the letter "R" followed by two digits. The R Field is used to indicate minor electrical or mechanical changes to a part which do not change the part's original character. R Field changes often reflect improvements. A part with a revision level HIGHER than the one specified will work. A part with a revision level LOWER than specified should not be used.

4.2.6 Drawing Field. The optional Drawing Field consists of a letter from "A" to "E" followed by two digits. The letter indicates the size of the original drawing. The sizes for each letter are:

- A - 8 $\frac{1}{2}$ " X 11"
- B - 11" X 17"
- C - 17" X 22"
- D - 22" X 34"
- E - 34" X 44"

The two digits indicate the drawing type as follows:

- | | |
|-----------------------------|-----------------------------------|
| 01 - Parts List | 13 - Program Listing |
| 02 - Machine Details | 14 - Abstracts |
| 03 - Assembly Details | 15 - Program Description |
| 05 - Art Details | 16 - Operating Instructions |
| 06 - Wire Run List | 17 - Program Design Specification |
| 08 - Schematic | 18 - Flow Charts |
| 09 - Test Specification | 19 - Product Specification |
| 10 - Purchase Specification | 20 - Installation Specification |
| 11 - Bill of Material | 21 - Maintenance Specification |
| 12 - Information | 22 - Programming Specification |

4.2.7 Examples. The following list provides some examples of the part numbering system. The numbers were arbitrarily selected, and in most cases are fictitious.

- 35-060 The 60th printed-circuit board assigned a part number under this system.
- 35-060M01 A printed circuit board electrically and mechanically interchangeable with the 35-060, but differing in method of manufacture.
- 35-060F01 A printed-circuit board not electrically and mechanically interchangeable with the 35-060, but described by the same set of drawings.
- 35-060R01 A revised 35-060 printed-circuit board. Probably supersedes the 35-060.
- 35-060A01 The 8 $\frac{1}{2}$ by 11 inch parts list for a 35-060.
- 35-060B08 The 11 by 17 inch schematic for a 35-060.
- 06-072 The 72nd utility program assigned a part number.
- 06-072A13 An 8 $\frac{1}{2}$ by 11 inch listing of the 06-072 program.
- 06-072M03 An absolute binary deck of punched cards for the 06-072 program.
- 06-072A12 An 8 $\frac{1}{2}$ by 11 inch information drawing on the 06-072 program. Probably a part of the program.
- 29-060 The 60th manual assigned a number under this system. Note that this number is not referenced in any way to the part number of equipment described in the manual.

4.3 Drawing System

This section describes the drawings provided with INTERDATA equipment. Note that drawings provided with peripheral devices and other purchased items may vary from the system described in this Section.

A digital system may be divided into a collection of functionally independent circuits such as memory, Processor, and I/O device controllers. These circuits may or may not be saleable units in their own right, but in the electrical sense they are essentially self contained and capable of performing their function with minimum dependence on other functional circuits in the system. Hence a functional circuit is treated as a building block. Each schematic contains a variety of information including type and location of discrete integrated circuits (IC's), pin connections, all interconnections within the schematic, connector pin numbers and connections to other schematics. Further, the schematics are drawn to reflect, in an orderly fashion, all logical operations performed by the circuits. Generally, symbols used on schematics conform to MIL-STD-806B.

Registers are named according to the following rules:

1. The register mnemonic name has a maximum of three letters, excluding 'I, O, Q, and Z'.
2. Each bit in the register is numbered, usually starting at 00 on the left, or most significant position, and continuing to N-1 on the right, where N is the number of bits in the register.
3. The 00 bit is the Most Significant Bit and the N-1 is the Least Significant Bit.

The IC's, mounted directly on the logic board, are represented on the schematic drawings by logic symbols. Each symbol contains the reference designation, device part number (category and sequence), and symbol mnemonic designation. Refer to Figure 3.




Figure 3. Example of a High Speed AND Gate

The designations, numbers, and references shown in Figure 3 are:

120 - This indicates the component location on the logic board. Figure 4 illustrates the method generally used to determine component location on a logic board. With the logic board oriented so that the header connectors (Conn 0 and Conn 1) are on the right, the components are numbered from left to right starting in the upper left corner. That is, the first IC in the upper left corner is 01 and the first capacitor is C1. Test points are lettered right to left from A-Y (omitting I, O, L, E).

19-025- The number 19 is the category number of ICs, and the 025 is the sequence number of the component.

HA - Indicates this component is a high speed AND gate. Some other common designations used are:

B	-	Buffer	HP	-	High Speed Power Gate
G	-	Gate	HPO	-	High Speed Power Gate, Open Collector
GH	-	High Speed Gate	P	-	Power Gate
HB	-	High Speed Buffer	SA	-	Schoty AND Gate
HGO	-	High Speed Gate Open Collector	SG	-	Schottky Gate
HO	-	High Speed Gate, Open Collector	XOR	-	Exclusive OR

L1 - This input lead is from area L1 on the same schematic sheet.

10M1, 12A2, 18K4 - Indicate outputs to another logic schematic sheet.

218-0, 117-0, 114-0 - Indicate inputs from Connector 0.

Note that the pin numbers (01, 02, 04, 05, and 06) correspond directly to the actual IC pin numbers.

Figure 4 also shows the locations of the header connectors (Conn 0 and Conn 1) and the cable connectors (Conn 2 and Conn 3). All logic boards always contain Header Connectors 0 and 1, however, any combination (either, both, or none) of cable connectors (Conn 2 and Conn 3) may be provided.




Figure 4. Example of a Logic Board Layout

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

Wherever possible, the immediate output of a flip-flop (1 or 0 side) will have a mnemonic name preceded by an 'F'. A flip-flop whose name is PSEL (Processor selected) will have an output mnemonic, on the 0 side, FPSEL0 (see Figure 5). This provides the digital technician with an indication when observing a mnemonic at the terminal end of a net, that the signal is the output of a flip-flop rather than a decoded function.

Clocked devices, flip-flops and counters in particular, are drawn in a manner which indicates information concerning their inputs. An input which has a circle adjacent to the pin designation implies a low active signal is required to perform the specified operation. In addition, an inverted V at the clock input shows that the device changes state on an edge. Thus, if no circle is present the chip is positive edge triggered. Refer to Figure 5 for examples.




Figure 5. Examples of Clocked Devices

Figure 5 provides the pin numbering scheme for the header and cable connectors. Header connectors always have 2 rows of pins and 42 positions. Cable connectors always have 2 rows of pins but may vary in the number of positions. The number of positions may only vary in increments of five positions (10 contacts). For instance, if 24 positions are desired, five blocks of five positions each (25 positions) must be used.




Figure 6. Connector Pin Numbering

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

A net is defined as an electrical connection between two or more points in a circuit. Ordinarily, a net has an originating end (usually a collector where the signal is generated) and one or more terminating ends. Often it is convenient to assign descriptive mnemonic names to nets as a way of identifying them on schematics. Whether a net is named or not is sometimes arbitrary. However, a net is always assigned a name if:

1. The net is contained on one drawing sheet but is not shown as a complete solid line on that sheet.
2. Part of the net appears on more than one sheet.
3. Part of the net connects with a different schematic.
4. Part of the net leaves a logic board.

If a net is named, the following rules are observed.

1. All mnemonic names are a maximum of six characters.
2. All decimal digits and upper case letters except the letters "I, O, Q, and Z" are permitted.
3. No other characters permitted.
4. Where possible, mnemonics are descriptive. However, it should be recognized that descriptive names are not always possible and a danger of misinterpreting a mnemonic exists.
5. Mnemonic names are not repeated within a schematic.
6. Every mnemonic is suffixed by a state indicator. This indicator consists of the digit "1" for the logically true state, or the digit "0" for the logically false state. For example, the set side of a flip-flop would have the "1" state indicator, while the reset side would have the "0" state indicator. The state indicator for a function changes each time that function is inverted. Thus, the state indicator permits assigning the same mnemonic to functions that are identical except for an inversion.

Logic '0' = .4VDC or less, Logic '1' = 2.4VDC or more.

7. When a logical function is inverted, an inversion indicator is added after the state indicator. This allows for functionally equivalent, but electrically different nets to have the same mnemonic name. For example, assume a signal NAME1. NAME1 may be inverted to produce NAME0. If NAME0 is then inverted, NAME1A is produced. NAME1 and NAME1A are functionally equivalent, but physically different nets.

Sometimes a net fans-out to many sheets in a schematic. It is also possible for a net to fan-out to sheets in different schematics. In these situations, the net is assigned a mnemonic name. The net is also "zoned" from sheet to sheet to allow for properly identifying the originating and terminating ends of the net. The originating end of a net is defined as the collector at which a signal is generated. All other points to which the net connects are called terminating ends. When a lead leaves a sheet at the originating end, it is zoned to each and every sheet on which the net reappears, by indicating first the page number, followed by the schematic number that contains the page. For example, assume that the gate shown on Figure 3 is on a schematic, sheet 20. The output, NAME0, appears on sheets 10, 12 and 18 of the schematic. Note that the schematic number is implied. When a net enters a sheet from another sheet, it is labeled with the same mnemonic name, and is zoned back to the originating end of the net only. Thus, on Figure 3, the ENBL1 may, however, have many other terminations in addition to the one shown. Generally then, when a net leaves the sheet where it originates, it is zoned to every other sheet where the net terminates, while the terminating end is zoned only to the originating sheet. Note that in the Model 7/16 schematics, signals are co-ordinated between sheets only when the sheets are related to the same board. When a signal leaves a board, the Back Panel Map must be used.

When a lead leaves a logic board, it usually does so through a logic board back panel connector pin. These connector pins must be shown on the schematic even if the complete net is shown on one drawing sheet. Only the connector pin number need be indicated under the pin symbol, since the connector number itself is implied by the logic board location number in the logic symbol or in the footnote. Thus, on Figure 3, RD061 enters the logic board on Pin 114 of Header Connector 0.

Figure 7 is a typical schematic sheet with call-outs illustrating many of the conventions described in this section.

The schematic drawings for the basic Digital System and some of the more common expansions are commonly included in the rear of the appropriate Digital System Maintenance Manual. Schematic drawings for other expansions are included with the expansion or with the publications that describe the expansion.

REVISIONS
AREA NO 2: ADDED
DOOR PES.




Figure 7. Functional Schematic Format Drawing.

APPENDIX 1
PART NUMBER CROSS REFERENCE TABLE

<u>INTERDATA Part Number</u>	<u>Type</u>	<u>JEDIC Number</u>
19-001	Dual 4 Input Nand DTL	15861
19-002	Triple 3 Input Nand DTL	15863
19-003	Quad 2 Input Nand DTL	15849N
19-004	Hex 1 Input Nand DTL	15837N
19-005	Dual Power Gate DOC	8633N
19-006	Dual Buffer DTL	1582N
19-007	Flip-Flop DTL	15848N
19-008	Gate Expander Dual 4 Input DTL	15833N
19-009	8 Bit Stack DTL	903059 (Fairchild)
19-010	Differential Compartor LIN	72710L
19-012	Dual 4 Input Buffer TTL	74H40H
19-013	Quad 2 Input Nand DTL	15846
19-014	Dual J-K Flip-Flop DTL	158097N
19-015	Hex Inverter 1 Input	74H04H
19-016	Quad 2 Input TTL	74H00N
19-017	Triple 3 Input TTL	74H10N
19-018	Dual 4 Input TTL	74H20N
19-019	Single 8 Input TTL	MC3015 (Motorola)
19-020	Operational Amplifier LIN	MC1709C (Motorola)
19-021	Quad 2 Input Power DOC	15858N
19-022	Dual J-K Flip-Flop TTL	MC3061P (Motorola)
19-023	Selected Dual Buffer 19-006 with 20-30 nsec. delay DTL	15832N
19-024	Triple 3 Input AND TTL	74H11N
19-025	Dual 4 Input AND TTL	74H21N
19-026	2-2-2-3 Input AND-OR TTL	74H52

<u>INTERDATA Part Number</u>	<u>Type</u>	<u>JEDIC Number</u>
19-027	4 Bit Latch TTL	7475N
19-028	4 Bit Adder TTL	7483N
19-029	Quad Exclusive - OR TTL	7486N
19-030	4 Bit Shift Register TTL	7495N
19-031	One Shot TTL	7412N
19-032	1 out of 10 Decoder TOC	74145N 5445 7445
19-033	Sense Amplifier LIN	7524N
19-034	Retriggerable One Shot TTL	74122N
19-035	4 Bit Counter TTL	74193N
19-036	Quad 2 Input Open Collector TTL	7438N
19-037	High Performance Operational Amp	7748393 (Fairchild)
19-038	Dual 4 line to 1 line Mux TTL	74153
19-039	4 Bit ALU TTL	74181
19-040	Look Ahead Carry TTL	74182
19-041	4 x 4 Register Stack TTL	74170
19-042	Dual Retriggerable One Shot TTL	74123N
19-043	Quad 2 Input Open Collector TTI	74H01N
19-044	Hex Inverter Open Collector TTL	74H05N
19-045	Dual J-K Flip-Flop TTL	74H106
19-046	Quad RS-232C Line Driver	MC1488L (Motorola)
19-047	Quad RS-232C Line Receiver	MC1489AL (Motorola)
19-048	8 Bit Shifter	74198N
19-050	8 Input Nand TTL	74H30
19-051	1024 Bit PROM TTL	74187 (Fairchild)
19-055	Quad 2 Input Nand STTL	74S00
19-056	Quad 2 Input Nand Open Collector STTL	74S03
19-057	Hex 1 Input Inverter STTL	74S04
19-058	Triple 3 Input Nand STTL	74S10
19-059	Triple 3 Input AND STTL	74S11
19-060	Dual 4 Input Nand STTL	74S20

<u>INTERDATA Part Number</u>	<u>Type</u>	<u>JEDIC Number</u>
19-061	Dual 4 Input Buffer STTL	74S40
19-062	2-2-3-4 Input AND-OR Inverter STTL	74S64
19-063	Dual D Edge Triggered Flip-Flop STTL	74S74
19-064	Dual J-K Flip-Flop STTL	74S112
19-065	Quad 2:1 Max Non-inverting STTL	74S157
19-066	Quad 2:1 Mux Inverting STTL	74S158
19-067	4 Bit ALU STTL	74S181
19-068	Carry Look Ahead STTL	74S182
19-069	8 line to 1 line Mux STTL	74151
19-070	4 Bit Syncronous Counter TTL	74161
19-071	Quad D Edge Triggered Flip-Flop	74175
19-072	4 Bit Left/Right Shift Register TTL	74194
19-073	Dual 4:1 Mux Tri-State TTL	8214 (National)
19-074	8 Bit Priority Encoder TTL	9318 (Fairchild)
19-075	16 x 4 Register Stack TTL	3101A (Intel)
19-076	1024 Bit Memory MOS	TM54062
19-077	256 Bit Memory TTL	6531 (Monolithic Memories)
19-078	Dual 4 Input Nand-OC	74S22
19-080	High-Speed PROM	82S29 (Signetics)
19-081	Univ. Asynchronous Receiver/Transmitters	TR1042A (Western Digital)
19-082	2-2-3-4 Input AND-OR Invert Open Collector STTL	74S65
19-083	9 Bit Parity Generator/Checker STTL	82S62 (Signetics)
19-085	Monolithic Timing Circuit	MC1555 (Motorola) NE555V (Signetics)
19-086	741 C DIP Operational Amplifier	U6A7741393 (Fairchild)
19-087	747 DIP Operational Amplifier	U7A774 (Fairchild)
19-088	737 C DIP Operational Amplifier	U6A773393 (Fairchild)
19-089	Dual D Edge Triggered Flip-Flop	74H74
19-090	High Speed (710) Differential Comparator DIP	U6A771093 (Fairchild)
19-091	Retriggerable Single One Shot	9600 (Fairchild)

<u>INTERDATA Part Number</u>	<u>Type</u>	<u>JEDIC Number</u>
19-092	Negative Voltages Regulator	MC1463R (Motorola)
19-093	Positive Voltages Regulator	MC1469R (Motorola)
19-094	Voltage Regulator	U6A7723393 (Fairchild) MC1723CL (Motorola)
19-095	Linear Positive Voltage Regulator	U9H7805393 (Fairchild)
19-096	First In-First Out Serial Memory 64 Word 4 Bit	3341 (Fairchild)
19-097	Amplifier	LH10002H (National)
19-098	Quad 2:1 Multiplexor Non-Inverting	74157
19-099	Dual Sense Amplifier	75234N
19-100	Driver	75452N
19-101	4-2 Input Buffer	7437N
19-102	6-1 Input Buffer OC	7407N
19-103	1 out of 10 Decoder	7442N
19-104	Current Switch	75325N
20-001	Transistor NPN High Speed Switch	2N3646
20-002	Transistor PNP 500 MA	MPS6534 (Motorola)
20-003	Transistor	2N3902
20-004	Transistor NPN	2N5189
20-006	Transistor NPN 15 Amps 100W T03 case	2N3055 (RCA)
20-007	Transistor NPN 3 Amps	TIP31A
20-008	Transistor PNP 3 Amps	TIP32A
20-009	Transistor Triac 2 Amps 100V	A03001 (Electronic Control Corp).
20-010	Transistor NPN 500 MA Code Driver	2N5845
20-011	Transistor Photo	2N5777
20-012	Transistor PNP High Current Switch	2N2907
20-013	Transistor NPN	2N3303
20-014	Transistor NPN	2N4238
20-015	Transistor PNP	2N4235
20-016	Transistor PNP	2N3740
20-017	Transistor NPN	2N3766

<u>INTERDATA Part Number</u>	<u>Type</u>	<u>JEDIC Number</u>
20-018	Transistor, Power Silicon NPN	2N3054
20-019	Transistor NPN Fast PWR Switch	2N6308 (Motorola)
20-020	Transistor Switching 1 Amp T05 can	2N3725
20-021	Transistor NPN Silicon	MPS3646 (Motorola)
20-022	Transistor NPN	1N1711
20-023	Transistor PNP	2N2905A
20-024	Transistor Switch	2N3776
21-025F01	1K ohm-15 to Common DIP	898-1-1K ohm (Beckman)
21-025F02	470 ohm-15 to Common DIP	898-1-470 ohm (Beckman)
21-025F03	330 ohm-15 to Common DIP	898-1-330 ohm (Beckman)
23-001	Diode High Speed-High Current	1N914
23-002	Diode 5.1 V Zener	1M5.1ZS5 (Motorola)
23-003	Diode 10V Zener	1M10ZS5 (Motorola)
23-004	Diode 6.2 V Zener	1M6.2ZS5 (Motorola)
23-007	Diode Mot Bridge	MDA962-2 (Motorola)
23-008	Diode Int. Rectifier	40HF-5R
23-009	Diode	1N4735
23-010	Diode Int. Rectifier	S1Y1P
23-011	Diode Rectifier	2N681
23-012	Diode Thermister	KA31J1 (Fenwall)
23-013	Diode 9.4V	1N2163
23-014	Diode	1N3880
23-015	Diode	1N3889
23-016	Diode Bridge Recitifer	VS448 (Varo)
23-017	Diode	1N2070
23-018	Diode 18 V Zener	1N4746A
23-019	Diode	1N3615
23-020	Diode 8.2V Zener	1N756A
23-021	Diode 9.1 V Zener	1N757A
23-022	Diode 3.3V Zener	1N746A
23-023	Diode Bridge Rectifier	KBH2506 (General Instrument)

<u>INTERDATA Part Number</u>	<u>Type</u>	<u>JEDIC Number</u>
23-024	Diode, Power Fast Rec. 30 Amps.	1N3909
23-025	Diode, Power Fast Rec. 3 Amps.	A115A (General Electric)
23-026	Triac 600V 30 Amps	2N6162
23-027	Diac 32V	1N5761
23-028	Power SCR Thyristor	2N4441
23-029	Diode	1N4607
23-030	Diode	1N4156
23-031	Diode 6.6 V Zener	1N4736
23-032	Diode 8.8 V Zener	1N4739
23-033	16 Diode Array	45190 (Litton)
30-018	100 nsec. Delay Line 10 taps	30-018 (Princeton Advanced Eng.)
30-019	50 nsec. Delay Line 10 taps	30-018 (Princeton Advanced Eng.)

PROCESSOR



M71-SERIES

MODEL 7/16

INSTALLATION SPECIFICATION

1. INTRODUCTION

The INTERDATA Model 7/16 Digital System features a highly modular structure which permits configurations to suit the user's exact needs. It provides the means for convenient expansion as the user's requirements grow. This document describes the Processor and System Expansion Chassis, Power Supply Mounting, Filler and Display Panel mounting, and the interconnecting cables. Printed circuit boards are discussed with respect to cabling and location only. Circuit descriptions of these boards are provided in the appropriate maintenance or instruction manuals. Note that the following discussion assumes that the equipment is mounted in standard INTERDATA cabinets. In addition, this specification covers the installation of the Basic Switch Control Panel and Model 7/16 Memory.

2. MECHANICAL COMPONENTS

This section is intended to familiarize the reader with the mechanical components that are discussed here (i.e., Cabinet Uprights, Chassis Support Rails, Filler Panels). Figures 4 through 8 provide the dimensions and mounting configurations for the Rack, Chassis Support Rails, and Filler/Display Panels. Note in Figure 8, that while 3 1/4", 7", and 10 1/2" Filler Panels and the Display Panel mount the same way (via retaining brackets), the smaller 1 3/4" Filler Panel mounts with spring clips.

3. POWER SUPPLY MOUNTING

The Power Supply mounts in the rear of the cabinet, behind the Processor or Expansion Chassis. It is attached to the right mounting upright (looking from rear). Either of two Power Supplies may be supplied with the Model 7/16 System.

WARNING

Before hinging out the power supplies, the rack levelling feet should be lowered. After the levellers are in contact with the floor surface, up to three power supplies may be hinged out at one time.

34-017 and 34-020 Power Supplies. The 34-017 and 34-020 supplies attach to the mounting upright via four 10-32 X 1/2 Lg PHPS screws. See Figure 9.

When either power supply is in the installed operating position, it is secured to the left rear upright by two 10-32 screws. The power supply cable connects to terminal lugs at the right rear (looking from rear) of its respective Processor or Expansion Chassis via faston lugs and a connector for fan AC power. Refer to Figure 10. There is adequate slack provided in the cable to allow the Power Supply to hinge out freely. In order to prevent the cable from being pinched between the Power Supply and the Chassis Support Rails, a service loop is required. A maximum of five power supplies may be mounted in one rack.

3.1 New Power Supply

INTERDATA now has several new Power Supplies available for use with its line of digital systems. These supplies are manufactured by INTERDATA, and may replace those previously used. This section provides information on these new supplies, and on several associated changes to INTERDATA systems.

There were three power supplies available:

Model Number 34-012 Power Supply. The 34-012 is the original power supply. This unit has a transformer that always supplies 115V for fan power at both 115V and 230V strappings. It supplies chassis fan power with a male connector (now discontinued).

Model Number 34-017 Power Supply. The 34-017 is the 25 ampere version of the INTERDATA supply. This unit supplies 115V or 230V depending on AC source for fan power. Chassis fan power is supplied with a U.L. approved female connector.

Model Number 34-020 Power Supply. The 34-020 is the 50 ampere version of the INTERDATA supply. The fan power consideration and the output connector are the same as for the 34-017 unit.

Two types of fan jumper cables are provided. Cable 17-181 is wired with two male connectors, while cable 17-287 is wired with one male and one female connector.

Because the newer power supplies supply line power for the fans, it is necessary to re-wire the fans in the chassis to operate with 230VAC. The New Chassis provides an AC power switch for switching fan power to either voltage. When using the newer supplies (34-017 or 34-020) with the former chassis, only 115V operation is possible, unless the chassis is modified.

3.2 Configuration Data

The 34-012 may be replaced in the following ways.

25 AMP	34-012 (1 each)	Replaced by 34-017 (1 each)
50 AMP	34-012 (2 each)	Replaced by 34-020 (1 each)

The following paragraphs outline the factors involved in using different combinations of chassis, power supplies, and cables.

1. The 34-012 with the "Former Chassis".

This unit is used for 115/230V operation. The "Former Chassis" (1 or 2 fan) is wired for 115V operation and equipped with two female connectors for fan power. Refer to Figure 1.




Figure 1. Former Chassis

2. The 34-012 Power Supply with a "New Chassis".

This unit is used for 115/230V operation, however, the 115/230V fan switch on the "new chassis" must remain in the 115V position for 115V or 230V operation. If two or more "new chassis" are powered, standard fan jumper cable, 17-181, must be replaced by cable 17-287.

NOTE

The "new chassis" (1 or 2 fan) is wired for 115/230V fan operation and equipped with one male and one female connector for fan power. See Figure 2.




Figure 2. New Chassis

3. The 34-017 Power Supply with a "New Chassis".

This unit is used for 115/230V operation, however, the 115/230V fan switch on the chassis must be matched with the 115V or 230V strapping in the Power Supply.

4. The 34-017 Power Supply with a "Former Chassis".

This unit is used for 115V operation (ONLY) using cable 17-181.

NOTE

The "former chassis" must be rewired for 230V operation. Kits 39-020F01 (1 fan) and 39-020F02 (2 fans) must be used to convert a chassis wired for 115V to 115/230V fan operation.

3.3 Exhaust Fans

New exhaust fan plates are equipped with a switch to provide either 115 or 230VAC operation. See Figure 3.




Figure 3. Fan Switch Setting

WARNING

All AC fan connectors on Power Supplies which are not connected to mating receptacles **MUST** remain covered or shorting may occur. See Figure 4.




Figure 4. Fan Connector Caps

4. PROCESSOR AND EXPANSION CHASSIS MOUNTING

Two Expansion Chassis (10 inch and 15 inch) are available for expanding the Model 7/16 Digital System. The (15 inch) Expansion Chassis has the same over-all dimensions as the Processor Chassis. See Section 8 on Configuration.

The Expansion or Processor Chassis slides into the rack on the two Chassis support rails (see Figures 6 and 7) from the front of the rack.

CAUTION

No chassis should be mounted in cantilever fashion.
Chassis support rails MUST be used. If a rack cabinet other than an INTERDATA cabinet is used, consult rack manufacturer for proper support rails.

The chassis support rails are fastened to the mounting uprights at the front and rear of the rack. Slots are provided in the rails to allow vertical adjustment. The Expansion or Processor Chassis are screwed in place at the mounting uprights in front of the rack. All Expansion Chassis mount below the Processor Chassis. Expansion Chassis cabling is discussed later in this document. Figure 11 shows Expansion Chassis location with respect to the filler panel and power supply.




Figure 5. Basic Cabinet

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.




Figure 6. Basic Cabinet Physical Dimensions

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.




Figure 7. Chassis Support Rail




Figure 8. Typical Mounting Configuration for Display and Filler Panels

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.






Figure 9. 34-017 and 34-020 Power Supply Mounting



Rear View



Front View

Figure 10. View of the Processor and 15 Inch Expansion Chassis




Figure 11. Processor or Expansion Chassis Location

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

4.1 15 Inch Expansion Chassis

The 15 inch Expansion Chassis contains eight universal expansion slots which can accept combinations of memory modules, single board peripheral controllers, system modules, Selector Channel, or user designed interfaces. Included with this chassis are the cooling fans and interconnecting cables. The chassis may be ordered with or without a power supply.

4.1.1 7 and 10 Inch Boards in a 15 Inch Chassis. A 10 inch I/O Controller (provided it does not use Connector 1) may be inserted in a 15 inch chassis via the 02-234 I/O Adapter Kit (see Figure 8). One or two 7 inch boards (half boards) may be inserted into a 15" chassis via the 16-398 Half Board Adapter Kit (see Figure 13). The Half Board Adapter Kit may hold two active 7" boards or one active and one blank 7" board, depending on requirements. No wiring takes place between the boards and the adapters. The adapters are designed such that the connectors on the boards plug directly into the Expansion Chassis.




Figure 12. 02-234 I/O Adapter (Top View)




Figure 13. 16-398 Half Board Adapter

4.2 10 Inch Expansion Chassis

The 10 inch Expansion Chassis contains six 10 inch I/O expansion slots which can accept any combination of up to six 10 inch wire-wrap or copper peripheral controllers, systems, modules, or user designed interfaces. Included with the chassis are the cooling fans and system interconnecting cables. The Power Supply is separate.

5. DISPLAY PANEL INSTALLATION

The optional Model 7/16 Hexadecimal Display Panel is electrically tied to the Processor via one connector and seven Faston lugs. The connector is installed on Connector 3 of the CPU-LO board (35-520) and the seven terminal lugs mate into a terminal strip on the left side of the Processor Chassis. The terminal lugs are identified at the Faston connector and are mated to their corresponding terminal pin (C1, C2, etc.) on the chassis. See Figure 10.

The Hexadecimal Display Panel is physically mounted to the brackets provided on the Processor Chassis. The 1 3/4 inch Filler Panel is mounted directly below the Hexadecimal Display Panel on this same chassis. Refer to Figure 10.

6. BASIC SWITCH CONTROL PANEL INSTALLATION

The Basic Switch Control Panel is connected to the Processor in the same manner as the Hexadecimal Display Panel discussed above. Only two Faston connectors are provided with this assembly, but their installation is the same.

The Panel on which the switches are installed may be mounted to the chassis uprights with standard 10-32 hardware. This panel is intended to mount behind a door or filler panel to prevent easy accessibility when the system is running. The Hexadecimal Display Panel option, the Automatic Loader option, and the Basic Switch Control Panel option may not be installed together on the same Processor.

7. MEMORY INSTALLATION AND EXPANSION

The first Model 7/16 memory module must be installed in Slot 5 of the Processor card file. Further memory expansions are installed in adjacent slots in this chassis. Slots 0 and 1 of the Processor Chassis must not be used for memory if the system includes more than six-8KB memory modules. These slots may be used for I/O controllers or Slot 0 may be used for a Selector Channel. For systems with more than six-8KB memory modules the fifth memory module must be installed in Slot 7 of the first expansion chassis. This is necessary to insure proper temperature tracking characteristics for the memory voltages from the Expansion Chassis Power Supply. The additional modules are then installed in one of the slots prewired to accept that module. Refer to the Configuration Data Sheet, Figure 14, for module assignments. When memory is installed in an expansion chassis, the 1K ohm resistor between TEMA and TEMB at the back panel must be removed. If for any reason the memory module installed in Slot 7 is removed (see Figure 10), the resistor must be replaced before applying power. A strap option located on the Model 7/16 CPU-HI (35-446) is used to indicate to the Processor whether the system has parity in non-parity memories. See 35-446E03 component locator. Strap M to N for non-parity and Strap L to M for parity memory.

NOTE

Parity and non-parity memories may not be mixed in a system.

8. PRIMARY POWER FAIL/AUTO-RESTART INSTALLATION

Install the logic card (35-448) for the Primary Power Fail/Auto-Restart option on the back panel of the CPU chassis at Slot 6, Connector 0 with the apparatus side up. The cables (17-182F01 and 17-182F02), which supply 12 VAC to the logic card, connect between C1 on the logic card and C1 on the back panel and C3 on the logic card and C3 on the back panel as indicated on the cables. On the CPU-HI board (35-446) remove the jumper between J and K and add a jumper between H and K. (These letters refer to designations on the component locator, 35-446E03 only.)

9. CONFIGURATION

9.1 System Expansion Chassis

When configuring a multi-chassis system there are four rules that must be followed:

1. The system Expansion Chassis must be mounted below the basic Processor Chassis.
2. All chassis must be contiguous.
3. All 15 inch system expansion chassis must be mounted above any 10 inch system Expansion Chassis.
4. Multiboard peripheral device controllers (on 10 inch circuit boards) can only be used in the 10 inch system Expansion Chassis.

9.2 Circuit Board Distribution

Model 7/16 Digital Systems may be configured in a variety of ways. However, the following factors must be considered when determining circuit board distribution within the basic Processor and the system Expansion Chassis. See Figure 14.

1. The Selector Channel can be placed in Slot 0 or Slot 2 of the Processor Chassis, or Slots 6, 4, 2, or 0 of the system Expansion Chassis.
2. All slots on Connector 1 below the position where the SELCH is inserted become SELCH Bus slots. (This only applies within the chassis containing the SELCH.) The SELCH Bus extends down the left side connectors (front view). Note that all device controllers on 10" adapter boards connect to the Multiplexor Bus from the right side connectors (front view). Therefore, these device controllers may be inserted in vacant SELCH Bus slots, but will not be on the SELCH Bus. This also applies to all 7" boards on adapters, installed on the right side.
3. The SELCH Bus can be extended by cable to any even numbered slot in an I/O chassis adjacent to the chassis containing the SELCH controller.
4. All device addresses are hard-wired on the device controller cards, (device addresses may be changed at option) so that the distribution of I/O device controllers in the chassis normally need only be considered as a matter of priority in the RACK0/TACK0 "daisy-chain" and convenience.
5. Slots 5, 4, 3, 2, 1, and 0 of the Processor Chassis and all slots of the universal Expansion Chassis are pre-wired with memory module addresses for up to 64KB. It is mandatory that Slot 5 of the Processor Chassis be used for memory. If memory is installed in an Expansion Chassis it is mandatory that one module is installed in Slot 7.
6. The 15 inch system Expansion Chassis, and the basic Processor Chassis may only be used for single board I/O device controllers unless the interconnection between boards takes place via cables installed on the outer edge of the board. For multi-board 10 inch device controllers, the 10 inch system Expansion Chassis must be used.
7. Priority is established by the physical placement within a chassis. Priority for interrupt driven devices should normally be established in order of descending speed, i.e., drum higher than magnetic tape, and card reader higher than a paper tape reader, etc.

INTERDATA Configuration Data Sheet B, Figure 14, indicates possible circuit board distribution in the basic Processor and System Expansion Chassis.

9.3 Back Panel Wiring

The Acknowledge Control line from the Processor carries the Interrupt Acknowledge (ACK) signal. This line breaks up into a series of short lines to form the "daisy-chain" priority system. The ACK signal must pass through every controller that is equipped with Interrupt Control circuits. Refer to Figure 14 to determine order of priority.

Back panel wiring for interrupt control at a given position is: The Received ACK (RACK0) at Pin 122-1 and the Transmitted ACK (TACK0) at Pin 222-1. The daisy-chain bus is formed by a series of isolated lines which connect Terminal 222-1 of a given position to Terminal 122-1 of the next position (lower priority). On unequipped positions, a jumper shorts 122-1 and 222-1 of the same connector to complete the bus. Back panels are wired with jumpers on all positions. Whenever a card chassis position is equipped with a controller, the jumper from 122-1 and 222-1 must be removed from the back panel at that position.

For controllers that occupy several positions, the jumper is removed only at the position where the controller board has ATN/ACK circuits. For details on the various devices, see the appropriate installation specification.

9.4 System Configuration

System configuration data is provided in the User's Manual, Publication Number 29-261.

CONFIGURATION DATA SHEET B, MODEL 7/16, REAR VIEW


SALES ORDER NO.	P.O. OR QUOTE NO.	DATE	REV
CUSTOMER		SHEET	OF
SALESMAN	IN-HOUSE		

- HEXADECIMAL DISPLAY
 BINARY DISPLAY PANEL
 TURN KEY

AUTO LOADER

DEVICE NUMBER X' 1

COMMAND BYTE X' 1




MODEL 7/16
PRIORITY

PROCESSOR BOARDS		
	CONN O	CONN I
1st 8KB		SELECTOR OR BUFFERED BUS
2nd 8KB	MPX BUS	
3rd 8KB		
4th 8KB, SELCH, MBFR		
5th 8KB		
6th 8KB, SELCH, MBFR		

IF MEMORY EXCEEDS 48KB, DO NOT USE SLOTS O AND I FOR
MEMORY MODULES (MAY BE USED FOR I/O)


7
6
5
4
3
2
1
0



15" EXPANSION
PRIORITY

	11TH PRIORITY
5th 8KB	
6th 8KB, SELCH, MBFR	
7th 8KB	
8th 8KB, SELCH, MBFR	
8th 8KB	
7th 8KB, SELCH, MBFR	
6th 8KB	
5th 8KB, SELCH, MBFR	

7*
6*
5
4
3
2
1
0




- I7-
I7-
I7-
 M49-020
 M49-021**
 M49-000
 M49-002
 M49-022

10" EXPANSION
PRIORITY

	11TH PRIORITY
I/O ONLY	
I/O ONLY OR MBFR	
I/O ONLY	
I/O ONLY OR MBFR	
I/O ONLY	
I/O ONLY OR MBFR	
I/O ONLY	
I/O ONLY OR MBFR	

7*
6*
5
4
3
2
1
0



- I7-
I7-
I7-
 M49-020
 M49-021**
 M49-000
 M49-002
 M49-022

REMARKS _____

* NOT AVAILABLE ON M49-000
** PALS ONLY

A1332

Figure 14. Configuration Data Sheet

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

9.5 Terminators

The termination end of both legs, Connector 0 and 1, of the Multiplexor Bus must have a standard INTERDATA termination card (35-433) installed. These cards are installed, on the back panel at the lowest numbered slot of both connectors on the Multiplexor Bus that exists, e.g., If a Selector Channel or bus buffer is installed in Slot 4 on the first expansion chassis and only the Processor Chassis and one Expansion Chassis is used in the system, the Multiplexor Bus must be terminated at Slot 0, Connector 0, and Slot 5, Connector 1 of the Expansion Chassis. In addition, the buffered bus or the SELCH Bus should be terminated at Slot 0, Connector 1 of this chassis.

Depending upon system configuration, any SELCH Bus or buffered bus may be terminated by a 15" Terminator (35-433) or a 10" Terminator (35-434). The choice of terminators depends on the type of chassis in which the last slot of the bus is present.

10. CABLES

10.1 Power Cables

The standard INTERDATA Cabinet is wired for 30 Ampere service. On the main power cable (part of the AC Distribution Panel), the 30 Ampere UL plug is a three wire, twist lock, grounding 125 volt V (Hubbell #2611 or equivalent) connector. A 30 Ampere, 125 VAC receptacle (Hubbell #2610 or equivalent) is required to accept this plug. INTERDATA also offers 20 Ampere service with a 20 Ampere UL plug (Hubbell #5364 or equivalent) having one blade perpendicular to the other two blades. A three wire, grounding 20 Ampere 125 VAC receptacle (Hubbell #5362 or equivalent) is required to accept this plug.

10.2 System Expansion Cable

A number of standard cables are available for configuring systems made up of the INTERDATA Expansion Chassis discussed in Section 4. The choice of cables is dependent upon system configuration. The following cables are available:

1. 17-162 and 17-163: I/O and Memory Expansion Cables (see note)

The 17-162 cable is used to connect the "0" connector field and the 17-163 cable is used to connect the "1" connector field from the Processor to the corresponding connector in the first 15 inch expansion file. The expansion file must be mounted immediately below the basic Processor as these cables contain the memory bus which is restricted to the first 15 inch expansion only.

These cables are always used in pairs.

2. 17-193: I/O Expansion Cable, Connector "0"

This cable is used to connect the "0" connector field between two adjacent 15" card files.

3. 17-194: I/O Expansion Cable (see note)

This cable is used to connect the "1" connector I/O fields between two adjacent 15" card files.

4. 17-216: I/O Expansion Cable, 36 Inch Long

This is a 36" long cable. It can be used to connect two 15" files that are not adjacent.

It must not be used to extend the basic Processor Multiplexor Bus.

It can be used to extend a buffered bus or a SELCII Bus. It plugs into a "1" side connector. The "receiving" end can plug into the "0" or "1" side of the expansion file.

5. 17-214: 15" to 10" Expansion Cable

This cable is used to connect the "0" connector field of a 15" card file to a lower adjacent 10" card file. It provides an 8 bit I/O bus to the 10" card file.

6. 17-166: 15" to 10" I/O Expansion Cable, 36 Inch Long

This cable is used to connect the "1" side of a 15" expansion file to a 10" expansion file. It provides an 8 bit I/O bus to a 10" card file.

It must not be connected to the basic CPU Multiplexor Bus.

It may be driven either by a Selector Channel or a bus buffer.

Can be used on the older 10" card file (13 I/O slot).

7. 17-183: "0" to "1" Connector

This cable can be used to interconnect the "0" field and the "1" field within a 15" card file.

It can also be used to connect a "0" side (Slot 0) of a file, to the "1" side (Slot 7) of the next adjacent file, or vice versa.

8. 17-215: 10" to 10" I/O Expansion Cable

This cable is used to connect two adjacent 10" card files.

NOTE

On the receive end of either a 17-163 or 17-194 cable a strap is installed in the factory. This strap must be removed unless the cable is being used to jumper a private I/O Bus (SELCH or bus buffer). This strap jumpers Pin 222-0001 of the upper chassis to Pin 122-0701 of the first expansion chassis. If these cables are used to extend a SELCH or bus buffer the following wiring changes are required on the lower chassis:

Remove the strap from Pin 134-0700 to Pin 122-0701

Add the strap from Pin 134-0700 to Pin 122-0700

M71-SERIES

MODEL 7/16 PROCESSOR

MAINTENANCE SPECIFICATION

1. INTRODUCTION

The Model 7/16 is a low cost, 16 bit general purpose minicomputer. It is a fourth generation Processor suitable for use in data communications, process control, or stand-alone scientific computer applications. The Processor is modularly constructed for ease of maintenance and is compatible with all building blocks in the INTERDATA product line.

2. SCOPE

This specification describes the functional operation of the Model 7/16 Processor and provides maintenance information useful to the digital technician in maintaining this Processor. A block diagram analysis, a micro-program description, and a functional analysis of major Processor areas are included.

3. BLOCK DIAGRAM ANALYSIS

Refer to the Block Diagram in Figure 1.

3.1 System Organization

The Model 7/16 Processor is organized between two 16-bit buses. The B Bus is used to present data to the Arithmetic Logic Unit (ALU). The S Bus then transfers the ALU output to the appropriate destination. The source and destination of data on the B Bus and S Bus, as well as the function performed by the ALU, is controlled by micro-instructions contained in the Read-Only-Memory (ROM).

3.2 Read-Only-Memory (ROM)

The Read-Only Memory is a high speed, solid-state, non-destructive memory organized into three pages of 256 words each. Each word in ROM is 20 bits long and represents one micro-instruction. Each micro-instruction read out of ROM is placed in the 20 bit ROM Data Register (RD). RD is the micro-instruction register for the micro-Processor. Most micro-instructions are executed in one machine cycle of 250 nanoseconds. RD bits are decoded to select a Source to be statically unloaded to the B Bus. The ALU then forms a result on the S Bus. This result becomes available sometime before the end of the machine cycle; at the start of the next machine cycle the appropriate destination register is loaded and the next micro-instruction is fetched. The meaning of the micro-instruction word bits is explained later.

Locations in the ROM are addressed by the 10 bit ROM Address Register (RAR). Micro-instructions are normally located at sequential addresses in the ROM. The RAR is an up-counter which increments by one as each new micro-instruction is read into RD. The RAR therefore holds the address of the next micro-instruction to execute. When it becomes necessary to jump out of sequence, RAR can be loaded with a new address from the RD register, from the Decoder Read-Only-Memories, or it can be preset by the hardware.

3.3 Flag Register (FLR)

The Flag Register (FLR) is a four-bit register containing the following flags: Carry (C), Overflow (V), Greater than Zero (G), and Less than Zero (L). These flags are modified at the conclusion of arithmetic and logical micro-operations to reflect the result of the operation. The FLR is loaded from Bits 12 through 15 of the S Bus when either the FLR or the Program Status Word (PSW) is the specified Destination Register.

3.4 Program Status Word (PSW)

The Program Status Word (PSW) is a 16-bit register used to indicate the system status relative to the user program being emulated. Bits 0 through 11 of the PSW define enabled interrupts and the operational status or mode of the user level Processor. Some of the PSW bits have hardware significance while others are of significance only to the micro-program. Bits 12 through 15 of PSW make up the Condition Code field (CC) which reflects the result of the most recent user instruction.

The Condition Code may only be updated from the FLR. When PSW is the specified Destination Register, Bits 0 through 11 of the S Bus are loaded into Bits 0 through 11 of the PSW and S Bus Bits 12 through 15 are captured in the FLR. The Condition Code field remains unchanged until the micro-program causes it to be updated from the FLR or when the hardware, in the case of the Instruction Read, copies the contents of the FLR into the Condition Code.

The Location Counter (LOC) is a 16-bit appendum to PSW which holds the main memory address of the next user instruction to be performed.

3.5 Main Memory

The Main Memory consists of random access memory providing storage for user instructions and data. The Memory Address Register (MAR) is a 16-bit register which is loaded with the address of main memory locations. Memory is actually addressed by the Memory Address Slave Register (MAS). MAS is automatically updated from MAR at the start of each memory cycle. Data read from or written into memory is buffered in the Memory Data Register. The micro-program initiates a main memory cycle by issuing a memory read, memory write, or instruction read command. After issuing a memory command, the micro-program is free to do other instructions. The memory cycle is accomplished asynchronous of other Processor activity. If the micro-program, however, attempts to use the contents of MDR after a memory read or instruction read before memory data becomes available, or attempts to load MDR or issue another memory command before the current memory cycle is complete, the Processor stops until the desired function can be performed.

With core memory, a memory cycle consists of two phases. First, the contents of the specified location are read out and placed into the MDR and replaced by zeros (destructive read-out). The contents of MDR are then written into the specified location. A Memory Read consists of a read cycle that saves the contents of the specified location in MDR. The contents of the MDR are then written back to the specified location on the write cycle. A memory write does not save the read-out so that the specified location is written with the contents of MDR. An instruction read differs from a memory read in that after the data becomes available in MDR, it is automatically transferred to the user's Instruction Register.


3.6 Instruction Register (IR)

After an instruction read has been issued, when the read-out is available in MDR, MDR Bits 0 through 7 are placed in the register labeled OP, Bits 8 through 11 are placed in the register labeled YD, and Bits 12 through 15 are placed in the register labeled YS. These three registers (OP, YD, and YS) comprise the user's Instruction Register.

3.7 Decoder Read-Only Memory (DROM)

The OP register is used to address locations in the Decoder Read-Only Memory (DROM). The DROM is a separate Read-Only Memory, consisting of the two halves - DROM 1 and DROM 2. Each half contains 128 12-bit words. The micro-program can interrogate either DROM 1 or DROM 2 at anytime other than on a Branch or Input/Output micro-instruction. The least significant 10 bits of the resulting read-out are jammed into the RAR, resulting in an automatic branch to an address that is related to the user's operation code. Bit 5 of DROM 1 is used to suppress unnecessary memory reads. Bit 4 of DROM 2 is used to identify the halfword I/O user instructions.

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.



This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

Figure 1. Block Diagram

3.8 General Registers (GR)

It is most often the case that the micro-program accesses the user's General Registers without caring which of the 16 General Registers it gets. Consequently, no provision has been made in the Model 7/16 for the micro-program to randomly access an explicit General Register. Of course, it matters that when the micro-program accesses a General Register for emulating a user instruction that it be the General Register specified in that user instruction. Since after instruction read, the register address(es) specified by the user are in the YD and YS Register, the micro-program can access the appropriate General Register by specifying the YD or YS Instruction Register. The hardware then selects the General Register whose number is in the YD or YS Register.

The YD Register is an up/down counter so that sequential General Registers can be accessed. The micro-program can also clear the YD Register when it needs to access specific General Registers.

3.9 Micro-Registers (MR)

The two 16-bit registers labeled MR0 and MR1 are available to the micro-program for general purpose use.

3.10 Arithmetic Register (AR)

The 16-bit A Register (AR) holds the second operand for arithmetic and logical micro-operations. It is one of two direct inputs to the Arithmetic Logic Unit (ALU). The other input is the output from the "B" Bus Shifter. The Shifter can shift B Bus data left or right one bit position, do an 8-bit rotate, or gate the "B" Bus directly into the ALU.

3.11 Arithmetic Logic Unit (ALU)

The ALU comprises a 16-bit parallel adder/subtractor logic network with look ahead carry. The arithmetic or logical result is formed on the 16-bit S Bus.

3.12 Input/Output (I/O)

Input/Output operations are achieved by gating S Bus data onto the D Bus and activating an I/O Control Line, or by activating an I/O Control Line and gating the D Bus data onto the B Bus.

4. MICRO PROGRAM DESCRIPTION

4.1 Introduction

Micro-programming is a means for implementing the control logic of a digital computer. At INTERDATA, micro-programming has been effectively used to maintain upward compatibility in a family of Processors whose internal hardware varies from one member to the next.

The Model 7/16 is designed to execute micro-instructions stored in a Read-Only Memory (ROM). Each micro-instruction causes one or more hardware functions to be performed, such as transferring the contents of one register to another, arithmetic or Boolean operations between registers, controlling input/output operations, or initiating main memory accesses.

A series of micro-instructions is called a micro-program. The complete Model 7/16 micro-program is, by definition, an emulator, causing the Model 7/16 hardware to react to a user program in main memory and to external events as would the Processor described in the User's Manual, Publication Number 29-261. Every user instruction, interrupt handling feature, and Hexadecimal Display Panel function is simulated by some portion of the Model 7/16 micro-program.

4.2 Word Formats

4.2.1 General. The Processor executes nine basic micro-instructions. Branch is identified by having Bits 2 and 3 of the micro-instruction word set. For all other micro-instructions, Bits 4, 5 and 6 specify the Op-Code. See Table 1.


This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

TABLE 1. MODEL 7/16 MICRO-INSTRUCTIONS

RD BITS 2 3 4 5 6					SYMBOLIC OP CODE	MEANING
Bits 2 & 3 do not = 11					B	BRANCH
					L	LOAD
					LI	LOAD IMMEDIATE
					N	AND
					O	OR
					X	EXCLUSIVE OR
					A	ADD
					S	SUBTRACT
					C	COMMAND


Micro-instructions can have any one of three machine language formats, depending upon the specific operation. The formats are listed in the following paragraphs by the micro-instructions which use them.

4.2.2 Add, Subtract, AND, OR, Exclusive OR, Load, and Command.




- MC Memory Control field. Memory actions (Memory Read, Memory Write, Instruction Read) are specified in this field.
- R ROM Address Register Control. This field is used to interrogate DROM 1 or DROM 2. If both Bits 2 and 3 are set this is a branch Op-Code.
- OP Specifies the function to be performed.
- D Destination field. The result of the operation is placed in the register specified by this field.
- S Source field. The address of the register containing the first operand is in this field. The second operand, when necessary, is contained in the AR.
- E Extended Operation field. Instruction options are specified in this field.

4.2.3 Load Immediate.



- DATA The first operand is in this field. Bit 11 of the instruction is undefined.

4.2.4 Branch.



- COND Specifies the condition for branching.
- ADDRESS If the specified condition is true, the program is transferred to the address specified by this field. No memory activity is allowed on a Branch.

4.3 Source and Destination Registers

Source Registers are available to all micro-instructions except Branch and Load-Immediate. The sources that may be addressed are shown in Table 2.

TABLE 2. ADDRESSABLE SOURCES

RD	BITS				SYMBOLIC REGISTER	MEANING
	11	12	13	14		
0	0	0	0	0	PSW	Program Status Word
0	0	0	0	1	LOC	Location Counter
0	0	1	0	0	MR0	Micro-Register 0
0	0	1	1	0	MR1	Micro-Register 1
0	1	0	0	0	MDR	Memory Data Register
0	1	0	1	0	MAR	Memory Address Register
0	1	1	0	0	NULL	Null Source. First Operand=0
0	1	1	1	0	---	Undefined
1	0	0	0	0	YD	Register specified by YD field
1	0	0	1	0	YDP1	Register specified by YD field
1	0	1	0	0	YDM1	Register specified by YD field
1	0	1	1	0	---	Undefined
1	1	0	0	0	IO	Input D Bus to B Bus
1	1	0	1	0	---	Undefined
1	1	1	0	0	YS	Register specified by YS field
1	1	1	1	0	---	Undefined

The source registers may be used freely by the micro-program. The following paragraphs point out special considerations.

The user's 16 general purpose registers do not have individual source addresses. Instead, common symbolic addresses-YD, YDP1, YDM1 and YS-cause the General Registers to be selected from the YD or YS field of the user's Instruction Register. When the source specification is YD, YDP1, or YDM1, the General Register whose number is in the YD field is unloaded to the B Bus. Then, for YDP1 (YDM1) the YD field is incremented (or decremented) by one. When the source specification is YS, the General Register whose number is in the YS field is unloaded to the B Bus.

The General Register specified by YD may not be used as a source immediately after a YDP1 or YDM1 specification; nor may a particular General Register be used as a source immediately after it was a destination. The micro-programmer should allow one micro-instruction worth of settle time for these cases.

When I/O appears as the source, an input operation is to be performed. The nature of the input request is encoded into the extended field of the instruction. When the device responds, the data is gated onto the B Bus. Completion of the micro-instruction is suspended until the device responds or a false sync occurs.

If an attempt is made to unload MDR when the memory data is not yet available (after a memory read), execution of that micro-instruction is suspended until memory data is available. Memory data is unavailable for two machine cycles following a memory read.

When PSW is specified as the source register, only Bits 0 through 11 of the PSW are gated to the B Bus. B Bus Bits 12 through 15 reflect the contents of the Condition Code for this micro-instruction.

Destination Registers are available to all micro-instructions except Branch.

The Destination Registers that may be addressed are shown in Table 3.

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

TABLE 3. ADDRESSABLE DESTINATIONS

RD BITS				SYMBOLIC REGISTER	MEANING
7	8	9	10		
0	0	0	0	PSW	Program Status Word
0	0	0	1	LOC	Location Counter
0	0	1	0	MR0	Micro Register 0
0	0	1	1	MR1	Micro Register 1
0	1	0	0	MDR	Memory Data Register
0	1	0	1	MAR	Memory Address Register
0	1	1	0	AR	A Register
0	1	1	1	FLR	Flag Register
1	0	0	0	YD	Register specified by YD field
1	0	0	1	YDP1	Register specified by YD field
1	0	1	0	YDM1	Register specified by YD field
1	0	1	1	YS	Register specified by YS field
1	1	0	0	IO	Output data to D Bus
1	1	0	1	---	Undefined
1	1	1	0	---	Undefined
1	1	1	1	---	Undefined

The Destination Registers may be used freely by the micro-program noting the following special cases.

When PSW is loaded, Bits 12 through 15 of the S Bus are captured in the FLR. PSW Bits 12 through 15 (the Condition Code) are updated from the FLR on an Instruction Read or at any time when directed by the micro-program.

When LOC is loaded, MAR is also loaded with the same value.

Loading LOC or MAR has no immediate affect on MAS. MAS is updated from MAR at the start of each memory cycle.

If an attempt is made to load MDR when memory is busy, execution of that micro-instruction is suspended until the current memory cycle is finished. A memory cycle lasts four machine cycles.

When I/O is the destination, an output operation is to be performed. The nature of the output operation is encoded in the extended field of the Load micro-instruction. S Bus data is gated onto the D Bus. Completion of the micro-instruction is suspended until the device responds or false sync occurs.

When YS is the destination, the General Register specified by the YS field is loaded.

When YD is the destination, the General Register specified by the YD field is loaded.

When YDP1 or YDM1 is the destination, the General Register specified by the YD field is loaded, then the YD field is incremented or decremented by one.

4.4 The Micro-Program

The Model 7/16 micro-program can be divided into three major functional areas. These are: 1. user instruction fetch; 2. user instruction execution; and 3. interrupt support. Refer to Figure 2.

The user instruction fetch routine tests for interrupts. If any interrupts are pending, the interrupt support routine is entered. If there are no interrupts, the instruction fetch continues. The second operand is placed in the AR and the appropriate instruction execution routine is entered. After finishing the emulated instruction, the next user instruction is fetched.




Figure 2. Micro-Program Functional Areas¹

4.4.1 System Initialization. On power up, or following initialize, when the System Clear signal (SCLR0) goes high, the Processor starts executing micro-instructions. SCLR0 presets the ROM Data Register (RD) to X'30100¹ if the Auto-Restart option is not present, or to X'30102¹ if the Auto-Restart option is present. Consequently, the first micro-instruction executed after power up or initialize is the preset unconditional branch to address X'100¹ or X'102¹.

Referring to Figure 3, address X'100¹ corresponds to the symbolic label PWRUP on the flow chart and address X'102¹ corresponds to the label ARST. The micro-program loads MR1 with a zero or a one to flag the absence or presence of the Auto-Restart option.

Then the Loader Storage Unit (LSU) is addressed. If the LSU exists, it responds with a sync. The test for false sync fails and routine AUTO1 is entered. If a false sync does occur, the micro-program branches to routine PWRUP2, the normal power-up sequence.

CAUTION

Device Number X'05¹ is reserved for the Loader Storage Unit (LSU) Controller. This is a device which is treated specially by the hardware during power up or initialize sequences, which automatically loads a new PSW and up to 2,048 bytes of main memory. The hardware assumes if Device Number X'05¹ exists in a system that it is an LSU and the automatic PSW and memory load sequence occurs on power up. Accordingly, extraordinary results can occur if Device Number X'05¹ is assigned to any other device controller.

The PSW and LOC are restored from their power fail save locations, X'0024¹ and X'0026¹ in main memory, and the user's General Registers are restored from their main memory power fail save locations. The General Register save area is a 32-byte block of memory whose starting address is contained in memory location X'0022¹.

After restoring the registers, Bits 13, 14, and 15 of location X'20' are examined. If non-zero, the Hexadecimal Display Panel was not in the Run mode when power went down. Routine PWRUP3 is entered. If zero, the Hexadecimal Display Panel was in the Run mode. The Auto-Restart queue in MR1 is tested. If set, routine MMF is entered to do the Machine Malfunction interrupt if PSW Bit 2 is set. If the ARST queue is not set, routine LOCDIS is entered. Routine PWRUP3 is entered on power up after the registers have been restored, if the Hexadecimal Display Panel was not in the Run mode when power went down. The status byte from the Display Controller is examined. If the least significant four bits of the status are 0X01₂, the Processor is equipped with the Automatic Loader option, and an auto-boot load from a particular device is desired. In this case, the micro-program reads two bytes from the Display Controller. The first byte is the device number and the second byte is the required output command. The device is addressed and the output command is issued, then routine AUTO1 is entered.




Figure 3. System Initialization

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

If the Display Controller status is other than XXXX 0X012, then either a Hexadecimal Display Panel is present or the Automatic Loader option exists but no boot load is desired. The micro-program goes to LOCDIS to display the present value of the Location Counter.

The Auto-Boot Load routine, AUTO1 is shown on Figure 4. The micro-program reads in a new PSW and LOC, a starting memory address and an ending memory address from the specified auto-boot device. The tests for busy device status are necessary when devices other than the Loader Storage Unit are used. The micro-program then forms in MR1 the difference between the ending address and the starting address. If a carry is produced, the end address was less than the start address. Routine IDLE is entered. If the end address is not less than the start address, the data input loop, AUTOL, is entered. Any bad status from the device causes the micro-program to go to IDLE. Otherwise, data bytes are read from the device and stored in consecutive byte locations in main memory until the difference count in MR1 is decremented from X'0000' to X'FFFF'. When this happens, all the data has been loaded into main memory and routine TEST2 is entered.

FIGURE 3




Figure 4. Auto-Boot Loader

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

Routine TEST2 is in the general load/swap PSW coding. If Bit 0 of the PSW is set (Wait bit), the micro-program branches to the high speed interruptable WAIT loop. If Bit 0 is not set, the micro-program goes through routine NOB to copy LOC into MAR, update the FLR from the Condition Code, and do an Instruction Read to fetch the first user instruction.

4.4.2 Hexadecimal Display Panel Support. The Hexadecimal Display Panel is serviced by two major routines: CONSER and DISPLAY. Routine CONSER is entered if during user instruction execution, the micro-program determines that either CATN or SNGL are active; or if in the IDLE loop or the WAIT loop, CATN becomes active but SNGL is not active. See Figure 5.

The Display Controller is addressed and its status is examined. The most significant four bits of the status byte are stored as the least significant four bits of location X'20'. If the SNGL signal is active the FLR is cleared and the micro-program returns to the user instruction fetch routine at START+1. If SNGL is not active and the Hexadecimal Display Panel is not equipped, routine CLRWIT is entered, which resets the Wait bit in the PSW and fetches the next user instruction.

If status Bit 1 is set a function or a register has been selected. Routine FN is entered. If status Bits 0, 4, 5, 6 and 7 are all reset, Function 0 was selected. If PSW Bit 4 is also set, the micro-code simulates an interrupt from device number 1 (Hexadecimal Display Panel Interrupt). If not enabled by the PSW bit, routine CLRWIT is entered to fetch the next user instruction.

If the Display status indicates Address or Memory Write, routine ADRMW is entered. The Switch Register is read into MDR and if the mode is ADRS, routine ADR is entered; where the data in MDR is forced even, copied to LOC and routine LOCDIS is entered. If the mode is Memory Write, routine DISMEM is entered, where the data in MDR is written to the memory location specified by LOC. LOC is then incremented by two and copied to MR0. The data written is copied into MR1 and MDR is set equal to X'80' to illuminate the Memory Address/Memory Data diagram lamp and clear the MA12:15 field of the display. Routine OUTDIS is entered.

If the mode is Memory Read, the read is performed from the address specified by LOC and routine DISMEM is entered.

Display status Bits 1, 2, and 3 being reset indicate Run mode. Routine CLRWIT is entered to fetch the next user instruction.

Routine DISPLAY is entered from routine CONSER if the status indicates that a function other than Function 0 or a Register was selected; or before the interruptable Wait loop is entered, if SNGL is active. See Figure 6.

The Display Controller is addressed and its status is tested. If a General Register is selected, routine REGDIS is entered. If Function codes 4 or 5 are indicated, routine PSWLOC is entered. Otherwise, the uninterruptable IDLE loop is entered.

At REGDIS, the eight-bit status byte in MR0 is rotated left one position so that Bit 0 of the status byte becomes the least significant status bit. The YD field is cleared and incremented until it equals the register number specified by the least significant four status bits. The specified General Register is copied to MR1, MR0 is cleared and MDR is set equal to X'2n', where n is the number of the specified register. Routine OUTDIS is then entered.

At PSWLOC, status Bit 0 is examined to differentiate between Functions 4 and 5. If status Bit 0 is set, the Function is 5 and routine LOCDIS is entered. Otherwise, the PSW is copied to MR1, MR0 is cleared, and MDR is set equal to X'44'.

Routine LOCDIS copies LOC to MR1, clears MR0 and sets MDR equal to X'45'. Routine OUTDIS is then entered.

Routine OUTDIS outputs the five bytes contained in MDR8:15, MR0 and MR1 to the Display Controller. The Controller is then given an output command Normal mode, so that the next time it is addressed the byte counter will reset, then the uninterruptable IDLE loop is entered.

The IDLE loop is a high speed loop that can only be exited if a power failure occurs or a CATN is detected.

4.4.3 Instruction Fetch. A user's Instruction Fetch begins when a micro-instruction specifying Instruction Read is performed. The hardware sets the ROM Address Register to '000', which corresponds to the label START on the flowchart, see Figure 7. If any interrupts are pending, the micro-program branches to routine HELP. If no interrupts are pending, the LOC is incremented by two. The hardware copies the instruction word from MDR into the Instruction Register (OP, YD, and YS). The General Register specified by YS is loaded into the AR and DROM1 is interrogated. If DROM1 read-out Bit 5 is false, a memory read is initiated from the address specified by the new contents of LOC. If DROM1 read-out Bit 5 is active, no memory read occurs.

If the user's operation code is one of the 128 valid op-codes, DROM1 supplies an appropriate address to resume micro-code execution. If the user's operation code is not legal, the hardware sets the ROM Address Register to '008', causing a branch to routine ILEG. There, the LOC is decremented by two, the MAR is set to '0030' and routine GENSWP is entered.




Figure 5. Routine CONSER

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

FIGURES 5 AND 8




Figure 6. Routine Display

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.




Figure 7. Instruction Fetch

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

4.4.4 User Instructions. The ROM address supplied by DROM1, in a way, categorizes the user instructions into those that require operand set-up and those that do not. Table 4 shows the symbolic ROM addresses contained in DROM1. For those instructions that do not require any operand set-up, the micro-program goes directly to the appropriate execution routine via DROM1 and DROM2 is not used at all. For those instructions that do require some pre-processing, after that processing is complete, DROM2 is interrogated to get the starting address of the execution routine. Table 5 shows the symbolic ROM addresses contained in DROM2.

Rather than explain every user instruction, only those more involved instructions are elaborated upon.

TABLE 4. DROM1 DATA

Op-Code MSD	0	2	4	6	9	D	C	E
Op-Code LSD	ILEG*	BTFR*	STH	ILEG*	SRLS*	STMLM*	BXLII	ILEG*
	BAL *	BTFR*	RS	STB	SLLS*	STMLM*	BXLII	STMLM*
	BTC *	BFFR*	RS	ILEG*	STBR*	STB	RS	RS
	BFC *	BFFR*	RS	ILEG*	LBR *	STB	RS	ILEG*
	NH *	SHIORT*	RX	ILEG*	EXBR*	STB	RS	ILEG*
	CLII *	SHIORT*	RX	ILEG*	EPSR*	RS	RS	ILEG*
	OH *	SHORT*	RX	ILEG*	RWBRR*	RWBRX	RS	ILEG*
	XII *	SHORT*	RX	ILEG*	RWBRR*	RWBRX	RS	ILEG*
	LII *	ILEG*	RX	ILEG*	RRIO*	RXIO	RS	ILEG*
	CII *	ILEG*	RX	ILEG*	RRIO*	RXIO	RS	ILEG*
	AII *	ILEG*	RX	ILEG*	RRIO*	RXIO	RS	RLR
	SH *	ILEG*	RX	ILEG*	RRIO*	RXIO	RS	RLR
	MH *	ILEG*	RX	ILEG*	MHU *	RX	SRII	SR
	DH *	ILEG*	RX	ILEG*	RRIO*	RXIO	SLII	SL
	ACH *	ILEG*	RX	ILEG*	RRIO*	RXIO	SRII	SR
	SCH *	ILEG*	RX	ILEG*	AIR *	AI	SLIIA	RLR

*Bit 5 of the DROM read-out suppresses Memory Read.

TABLE 5. DROM2 DATA

	0	2	4	6	9	D	C	E
0	-	BKWD	STH1	-	SRIIL	STM	BXII	-
1	-	FRWD	BAL	AHM	SLIILL	LM	BXLE	SVC
2	-	BKWD	BTC	-	NOCCC	STB1	LPSW	SINT
3	-	FRWD	BFC	-	NOCCC	LB	THI	-
4	-	LII	NII	-	NOCCC	CLB	NH	-
5	-	LCS	CLII	-	TEST1	AL	CLII	-
6	-	AII	OII	-	WB	WB	OII	-
7	-	SH	XH	-	RB	RB	XII	-
8	-	-	LII	-	WHR*	WH*	LII	-
9	-	-	CH	-	RHR*	RH*	CH	-
A	-	-	AII	-	WD	WD	AII	RRLL
B	-	-	SH	-	RDR	RD	SH	RLLL
C	-	-	MII	-	-	MIIU	SRHL	SRL
D	-	-	DII	-	SSR	SS	SLIILL	SLL
E	-	-	ACII	-	OC	OC	SRIIA	SRA
F	-	-	SCH	-	SSR	SS	SLIIAL	SLAL

*Bit 4 of the DROM read-out forces RAR Bit 13 set if the Halfword Test Line is active.

Multiply Halfword.

When the routine MII is entered, the AR contains the second operand and the first operand is in the General Register whose address is the value of the YD field plus 1. The General Register pair specified by (YD) and (YD+1) contains the final product. Initially, the micro-program clears the most significant 16 bits of the product in (YD).

The sign of the result product is calculated and saved in MDR and then the multiplier and multiplicand are forced positive. The multiply loop is then entered where the 32 bits in (YD) and (YD+1) are shifted right, double precision, one position at a time. Each time a carry is produced, the multiplier, which was saved in MR0, is added to the most significant 16 bits of the partial product forming in (YD) and (YD+1). The loop is transversed 16 times. At the end of the loop, the 32 bit product is shifted right one more time to make room for the sign bit, then the sign bit in MDR is affixed.

The Unsigned Multiply halfword instruction is identical to the signed multiply with the exception of the sign pre and post processing.

Divide Halfword.

When routine DII is entered, the 16 bit divisor is in the AR and the 32 bit dividend is in the General Register pair specified by (YD) and (YD+1). Initially, the micro-program calculates the sign bit in MDR Bit 15. The dividend sign, which will be the remainder sign, is saved in MDR Bit 14. The divisor is moved from the AR to the MAR and is tested. If minus, routine OKDIV is entered. If positive, routine COMSOR is entered. If zero, routine DFAULT is entered.

Routine COMSOR two's complements the divisor in MAR so that it will be negative, then routine OKDIV is entered. There, the dividend in (YD) and (YD+1) is moved to MR0 and MR1. If it was negative, it is two's complemented.

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

In the divide loop, the divisor in MAR is added to the most significant 16 bits of the dividend in MR0, leaving the difference (remember that the divisor is negative and the dividend is positive) in MR0. If a carry did not result, the attempted division was unsuccessful so MR0 is restored by subtracting MAR from it. Then the MR0, MR1 register pair is shifted left one position and the carry from the trial addition is shifted into Bit 15 of MR1. These carries constitute the result quotient forming in MR1; MR0 contains partial remainders. The divide loop is traversed 17 times.

At the end of the divide loop, the remainder in MR0 is shifted right one place. If a carry results, routine DEFAULT is entered. A carry at this point means that the dividend was larger than the divisor by a factor of 2^{16} .

The sign of the quotient in MR1 is then examined. If it is positive, the result quotient and remainder signs are affixed, MR0 and MR1 are copied back into (YD) and (YD+1), and the emulation is complete.

If the sign of the quotient in MR1 is negative, then the dividend was equal to or greater than 2^{15} times the divisor. Only the equal case is allowable, meaning that the quotient should be considering signs, equal to X'8000' or -32,768. Any other quotient means a divide fault and routine DEFAULT is entered.

Routine DEFAULT causes a PSW swap with core location X'0048' if PSW Bit 3 is set. If the enabling PSW bit is not set, the emulation is completed without modifying (YD) or (YD+1).

4.4.5 Interrupt Support. During user instruction fetch, the micro-program tests for interrupts. If any of the tested interrupts (MALF, ATN, CATN, SNGL) are active, routine HELP is entered. See Figure 8.

Machine Malfunction

If MALF is active, routine TEST is entered. MALF can be caused by Memory Parity Error or Early Power Fail if PSW Bit 2 is set; or by Primary Power Fail. At routine TEST, the micro-program clears the memory parity error and early power fail alarms. If MALF is still active, then the Primary Power Fail signal is active. Routine PWRDWN is entered. There, the PSW and LOC are stored in their core memory save locations and the user's General Registers are saved in the area of core whose starting address is contained in location X'0022'. The Command Power Down micro-instruction is then performed which stops the Processor and closes the initialize (SCLR) relay.

If Primary Power Fail was not causing MALF, the micro-program does a Machine Malfunction PSW swap with location X'0038'. Routine GENSWP, the common PSW swap routine, is discussed later.

I/O Attention

If MALF is not active, the micro-program tests for I/O attention (ATN). If ATN is active, routine TEST0 is entered. If PSW Bit 4 is set, routine HSSVC is entered, otherwise, a PSW swap is performed with location X'0040'.

Routine HSSVC acknowledges the I/O interrupt. The returned device number times two is used to index the Service Pointer table beginning at core location X'00D0'. The halfword contained in the selected location is fetched and placed in MAR. The micro-program then stores the PSW in the location whose address is (MAR) and the LOC in the location whose address is (MAR)+2. The contents of the location whose address is (MAR)+4 is fetched and placed in the PSW, LOC is set equal to (MAR)+6, and the user instruction now pointed to is fetched and executed.

Console Interrupt

If neither MALF nor ATN are active, the micro-program tests for Console Attention (CATN). If not active, the interrupt must have been SNGL, and routine DISPLAY is entered. There, the selected register(s) is output to the Display Console and then the Idle loop is entered. See Section 4.4.2.

If CATN is active, routine CONSER is entered. There, the Display Console is addressed, which resets CATN indication. If SNGL is then also active, the micro-program continues the user instruction emulation. When the next user instruction fetch begins, CATN is inactive but SNGL is still present, causing routine DISPLAY to be entered. See Section 4.4.2.




Figure 8. Interrupt Support

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

Routine GENSWP

Routine GENSWP is the common PSW swap routine, entered with MAR containing the address of the swap area. The PSW is stored in the location whose address is (MAR). LOC is stored in the location whose address is (MAR)⁺². The PSW is loaded with the contents of the location addressed by (MAR)⁺⁴ and LOC is loaded from location (MAR)⁺⁶.

If Bit 6 of the new PSW is set, the micro-program examines Bits 8:15 of the halfword whose address is in location X'0080'. If this byte is non-zero, another PSW swap is performed immediately with location X'0082'. If Bit 6 of the new PSW is not set, the micro-program tests PSW Bit 0. If not set, user instruction execution begins with the instruction specified by LOC. If Bit 0 is set, the interruptable WAIT loop is entered. The WAIT loop tests for MALF, ATN, or CATN. If any interrupt occurs, routine HELP is re-entered.

4.5 Interrupt System

The interrupt structure provides rapid response to external and internal events that require special software attention. The descriptions that follow are oriented towards the emulator.

4.5.1 Internal Interrupts. Five different internal interrupts may be generated. Of these, the Fixed-Point Divide Fault, Queue Service, and Supervisor Call Interrupts are created by the Emulator, and the Illegal Instruction and Machine Malfunction Interrupts are generated in the hardware.

4.5.1.1 Illegal Instruction Interrupt. The illegal instruction interrupt occurs when an instruction not in the user's repertoire is attempted. Table 6 shows the Model 7/16 user's instruction repertoire. Only 128 of the possible 256 combinations of Op Codes are available in the DROM. The 128 that aren't available are trapped by the hardware when DROM1 is interrogated. The RAR is automatically set to '008', the starting address of the Illegal Instruction Interrupt micro-routine. Of the 128 allowable combinations, there are still some illegal instructions. For these Op-Codes, the data in DROM1 equals '008'. When DROM1 is interrogated, a branch to ROM address '008' occurs.

TABLE 6. USER'S INSTRUCTION REPERTOIRE

OP CODE BITS 4:7	OP-CODE BITS 0:3							
	0	2	4	6	9	C	D	E
0		BTBS	STH		SRLS	BXH	STM	
1	BALR	BTFS	BAL	AHM	SLLS	BXLE	LM	SVC
2	BTCR	BFBS	BTC		STBR	LPSW	STB	SINT
3	BFCR	BFFS	BFC		LBR	TII	LB	
4	NHR	LIS	NII		EXBR	NHI	CLB	
5	CLIIR	LCS	CLH		EPSR	CLIII	AL	
6	OIIR	AIS	OII		WBR	OHI	WB	
7	XIIR	SIS	XII		RBR	XHI	RB	
8	LIIR		LII		WHR	LII	WII	
9	CIIR		CII		RHR	CIII	RII	
A	AIIR		AH		WDR	AIII	WD	RRL
B	SIIR		SII		RDR	SHI	RD	RLL
C	MHR*		MH*		MHUR*	SRIIL	MHU*	SRL
D	DHR*		DH*		SSR	SLIIL	SS	SLL
E	ACHR		ACH		OCR	SRHA	OC	SRA
F	SCHR		SCH		AIR	SLHA	AI	SLA

*Completed only with M71-105 Multiply/Divide option.

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

4.5.1.2 Machine Malfunction Interrupt. The Machine Malfunction Interrupt occurs on a memory parity error or early power fail if PSW Bit 2 is set. The emulator also performs a Machine Malfunction PSW swap on Power Up if PSW Bit 2 is set, Auto-Restart is present, and the Run mode is specified.

If the Memory Parity option is present, the parity bit of each halfword in main memory is set or reset to maintain odd parity. The parity bit is generated on every memory write and checked on every memory read or instruction read. If a parity error occurs, and PSW Bit 2 is set, the testable signal MALF goes active. During the user instruction fetch part of the micro-program, MALF, along with other interrupts, is tested. If any interrupt is pending, the micro-program branches to a routine to sort interrupts by priority.

The Early Power Fail condition (EPF) exists if the optional power fail detector determines that the line voltage is low. The condition also occurs when the Initialize key is depressed or when the Power switch is turned off. One millisecond after Early Power Fail, the Primary Power Fail signal (PPF) goes active. The testable signal MALF is active if EPF is active and PSW Bit 2 is set or if PPF is active. When the micro-program does a Command Clear Memory Parity, the EPF flag is also reset.

4.5.2 External Interrupts. If individually enabled by the user's program, a peripheral device controller is allowed to request Processor service when the device itself is ready to transfer data. If PSW Bit 1 is reset, I/O device interrupt signals are ignored. The signal (ATN) remains pending, however, until PSW Bit 1 is set and the interrupt is acknowledged.

The Processor may service an I/O interrupt in one of two ways, depending on the state of PSW Bit 4. Refer to Figure 8.

5. FUNCTIONAL DIAGRAM ANALYSIS

5.1 Introduction

This section relates to Functional Schematic 01-058D08, Sheets 4 through 26. Note that in INTERDATA functional schematics, the last character in the mnemonic symbol designates the logic level when the signal is active. For example; D050 is Data Line Number 5 (D05). The last character (0) indicates that when D050 is active, the line is at a logical zero level. Refer to the General Description section of this manual for further information concerning the INTERDATA documentation system.

5.2 Clock Control

The Clock Generator is shown on Sheet 12. The clock system employs a free running 16 MHz oscillator. The oscillator output is inverted to generate OSCO. The oscillator is adjustable (via the variable Capacitor C1), over the range of 55 to 120 nanoseconds.

OSCO is used as the clock inputs to a pair of flip-flops arranged as a two bit counter. The outputs from this counter are ANDed to form Clock (CLK1). CLK1 is the basic clock of the Model 7/16 from which all other clocks are derived. The counter is initialized and held in this initialized state by STOP0, on a power down or a power up, to inhibit clocks. Refer to Figure 9 for clock timing.




Figure 9. Clock Timing Nominal

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

The clock control logic of the Model 7/16 is shown on Sheet 13 of the functional schematics. All the clock inputs to all flip-flops or registers are derived from CLK1 and are delayed from CLK1 by one and only one TTL gate delay.

C-Clock (CCLK1) (13N5) is used to generate the Load ROM Address Register pulse LRAR0 on either a Branch, a Decode, or an Instruction Read Op Code and to provide a clock for the generation of Input/Output timing. CCLK1 is disabled when MSTOP0 is active.

Clock ROM Data (CKRD0) (13H6) is used to increment the ROM Address Register and to strobe data from the ROM into the ROM Data Register. CKRD0 is skipped whenever RSTOPO is active.

B-Clock (BCLK1) (14H5) is used to synchronize the memory control logic. This clock is an uninhibited clock and is present whenever CLK1 is present.

Various clocks are used for gating data into Processor registers. These clocks, loosely defined as destination clocks, are inhibited by DSTPO.

A hierarchy of clock stops controls the clock system in the Processor. Memory Stop (MSTOPO) stops all clocks except BCLK1 which is used for memory control. Stop I/O (STPIO0) stops all clocks except CCLK1 which is used to control I/O operations. In addition, destination clocks and CKRD0 are skipped for one clock cycle for any micro-instruction which specifies an Instruction Read or a Decode. On a branch micro-operation, no destination clock is generated and one CKRD0 is skipped if the branch is taken. This hierarchy, as well as the structure of the micro-program, insures that Processor clocks are stopped for one reason only.

The SKIP flip-flop (13K8) provides the capability of skipping a clock while performing a Decode, an Instruction Read, or a true Branch. These micro-instructions require two machine cycles for their execution. This flip-flop is set for any of the above reasons and is always reset on the next CLK1.

For the sake of illustration, the timing for an Instruction Read sequence is shown in Figure 10.




Figure 10. Instruction Read Timing

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

5.3 Initialize Control

System initialization is performed by de-energizing the System Clear (SCLR) relay (12H9 and 12A4). This relay is de-energized as a result of one of the following conditions.

1. Placing the Processor in the OFF position.
2. Operating the Processor Initialize key.
3. Activating PFDT0 by the watchdog timer feature of the optional Loader Storage Unit or other external source.
4. Activating PFDT0 from the optional Primary Power Fail detection if the AC input level falls below a minimum operating level.
5. Loss of either +5VDC or -15VDC from the Processor power supply.

The SCLR function provides an orderly shut down of the Processor as well as a reset signal to both the memory and the Multiplexor Bus. On a power up, the SCLR relay remains deactivated until all DC voltages are in regulation. This assures predictable initial states of latched functions.

An Early Power Fail indication is provided to the user program if Bit 2 of the PSW is set. This indication is provided by the micro-program by means of a machine malfunction interrupt swap.

Upon receipt of a power down indication, PFDT0 (12D7) active, by the hardware, the one millisecond timer (12G7) is triggered. The leading edge of this pulse sets the Early Power Fail flip-flop (12K4) which in turn enables, if PSW Bit 2 is set, a branch on machine malfunction to be taken by the micro-program. The micro-program then issues a Command Reset Parity to differentiate between a power fail indication or either an Early Power Fail or Parity Fail. If this Command, RPAR0 active, is not successful in resetting the machine malfunction indication, Power Fail is indicated and the micro-program commences its power down routine. In the event the machine malfunction indication was reset, the micro-program causes a machine malfunction interrupt swap and if the machine malfunction was caused by an Early Power Fail, the less than flag is set in the condition code of the new PSW by copying the contents of the Buffered Early Power Fail flip-flop BEPF (12M4) on the Load PSW (LPSW1 active) micro-instruction. On the trailing edge of the pulse from the one millisecond timer, the Power Fail flip-flop (12I16) becomes set, initiating a power down sequence.

The optional Primary Power Fail Detector (Sheet 12) monitors the AC input by sampling the secondaries of a 12VAC transformer, C₁ and C₃, from the Processor power supply. If the AC is lost or if the AC falls below a preset level, PFDT0 (12K9) and POWDN0 (12K7) become active. PFDT0 initiates the power down sequence and POWDN0 provides a fast discharge path for Capacitors C₅ and C₆ which de-energizes the SCLR relay and holds the relay off in the event the AC is fluctuating about its preset power down level.

5.4 Read-Only-Memory

The Read-Only-Memory (ROM) is a high-speed, solid-state, non-destructive memory used to hold the micro-program. The ROM is organized into pages of 256 20-bit words. Each page of ROM contains five integrated circuit (IC) packages arranged such that each integrated circuit holds four-bits of each word on the associated page.

The Model 7/16 micro-program is complete in three ROM pages and fifteen ROM integrated circuits. Three additional ROM integrated circuits comprise the Decoder ROM (DROM).

Each ROM integrated circuit has two enable leads. Both enables have to be low before a read-out is obtained. If the enables are false, the four data output leads are high. Address decoding is done internal to the IC.

5.4.1 Decoder Read-Only-Memory. The Decoder Read-Only-Memory (DROM) consists of the three ROM integrated circuits shown on Sheet 4. Each IC contains 256 four-bit words. The DROM is addressed by a decoded function of the eight most significant bits of the Instruction Register (Op Code field). Each of the 128 possible combinations of this decoded function may address two locations in the DROM depending on the state of RD021. When this function is low, one of the first 128 words of the DROM is selected, corresponding to a micro-code D1, when high, the second half is selected and a D2 is indicated. If an Illegal instruction is decoded by the hardware, the DROM is disabled.

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

5.4.2 ROM Address Register. The ROM Address Register (RAR) (Sheet 4) is a ten bit register which is loaded from the false SRAXX0 bus. This bus contains the data from the DROM during a Decode micro-operation and the RD register during a Branch micro-operation. In addition, SRA120 is forced low if an Illegal instruction is detected (9R4) and SRA130 is forced low for a data transfer in the Halfword (16-bit) mode. The eight least significant bits of this register are arranged as a counter so that sequential ROM addresses, in a given page, may be selected.

5.4.3 ROM Data Register. The contents of the ROM from the selected address are loaded into the ROM Data Register (RD) (Sheet 5) on the trailing edge of Clock RD (CKRD0). The RD is a 20 bit register which can be thought of as the micro-instruction register. Refer to the Micro-Program Description section of the specification for the micro-instruction word format.

The RD is initialized by SCLR on a power up to either an X'30100', in the normal mode, or an X'30102' with the auto restart option installed. This is decoded as an unconditional branch to either address X'100' or X'102' which starts the micro-program execution at the specified location.

5.5 Processor Registers

The majority of instructions in the micro-program are concerned with moving data from one Processor register to another. This transfer takes place by way of the 16-bit B and S Buses and modification of the data, under control of the micro-program, is done by either the Arithmetic Logic Unit (ALU) or the Shifter. Most of the Processor registers are general purpose but a few of them perform special functions. Each register is described in the following paragraphs.

5.5.1 Memory Address Register and Memory Address Slave. The Memory Address function of the Model 7/16 is accomplished in two steps. First, the selected address is loaded by the micro-program into the Memory Address Register (MAR) and then, the hardware copies the contents of the MAR into the Memory Address Slave (MAS) at the beginning of a memory cycle and presents this address to the memory. The micro-program is then free to modify the contents of the MAR.

Both registers are 16-bit registers and are shown on Sheet 16. The MAR is loaded from the S Bus whenever either the MAR or the LOC is specified as a destination and its outputs are dumped onto the B Bus if MAR is decoded as a source register or are loaded into the MAS at the beginning of a memory cycle on the leading edge of LMAS0.

5.5.2 Memory Data Register. The Memory Data Register (MDR) is shown on Sheets 18 and 19. This register is divided into two parts MDR High and MDR Low and each half is located on its corresponding Processor board CPU-HI and CPU-LO. On a memory read operation, the MDR is first direct cleared by either CLMDH0 or CLMDL0 and then each active bit from the memory Strobed Data Lines (MS000:160) direct sets its corresponding bit in the MDR. The MDR may also be loaded from the S Bus when it is specified as a destination register by the micro-program. When loading from the S Bus, if Cross Shift is specified, only MDR High is loaded when Bit 15 of the MAR is set and only MDR Low is loaded when Bit 15 is reset.

The outputs of the MDR are presented to the Memory during the write portion of a memory cycle, to the B Bus if MDR is a source register and, to the Instruction Register in the case of an Instruction Read.

5.5.3 Instruction Register. The Instruction Register (IR) is a 16-bit register which stores the user instruction presently being executed. The IR is divided into three parts or fields; OP code field (Bits 0:7), YD field (Bits 8:11), and YS field (Bits 12:15). The IR is loaded from the MDR, by the hardware, on an Instruction Read. Refer to Figure 10 for timing information.

The Op Code field, (Sheet 9), contains the encoded instruction to be performed. Its outputs are decoded by the hardware and presented as address to the Decoder Read Only Memory. Of the possible 256 combinations 96 are defined as legal instructions and have unique entry points in the micro-program. The remaining 160 combinations are directed by either the hardware or the firmware to the illegal instruction entry point in the micro-program, address X'008'.

The YD field is defined as the user destination field. YD selects one of the sixteen General Registers, in the Processor, in which the result of the user instruction is to be stored. This portion of the IR (Sheet 21) is arranged as an up/down counter. If YDP1 is specified as either the source or destination of a micro-instruction, the YD field of the IR is incremented by one at the end of the instruction. Likewise, if YDM1 is specified, YD is decremented by one.

YS is the user source field of the instruction being emulated. The second operand of the instruction is contained in the General Register specified by YS for RR format instructions. This field also contains the number of the General Register being used as the index register on an RX or an RS instruction or the actual hexadecimal number in a short form instruction. Refer to User's Manual, Publication Number 29-261, for instruction format information.

5.5.4 Arithmetic Register. The Arithmetic Register (AR) (Sheet 23) is used to hold the second operand of the Add, Subtract, OR, AND, or Exclusive OR micro-instructions. The AR may be loaded from the S Bus when it is specified as the destination of a micro-instruction and its outputs form the 'B' inputs to the ALU for all micro-instructions except a Command, as long as NO AR (NA) is not specified. In the case of the Load micro-instruction, even though the information is present at the B inputs to the ALU, this input is ignored.

5.5.5 Flag Register and Condition Code. The Flag Register (FLR) (Sheet 21) is a four bit register which contains the Carry Flag (C), the Overflow Flag (V), the Greater Than Flag (G), and the Less Than Flag (L). The outputs from the FLR are copied into another four bit register, the Condition Code, at the end of each user instruction being emulated. These flags represent results of instructions not otherwise indicated.

The FLR is loaded from the S Bus whenever either the FLR or the Program Status Word (PSW) register is specified as a destination. The contents are copied into the Condition Code on an Instruction Read (see Figure 10) or on a Load micro-instruction if JAM CC is specified. The outputs from the Flag Register are also used by the Branch Circuit (Sheet 8) for conditional branches. The contents of the CC are copied onto the B Bus Bits 12;15) when the PSW is specified as the source register.

The following conditions also modify the FLR:

1. **Carry Flag** - The C-flag changes on any Arithmetic, Boolean, or Load (except Load Immediate or Load I/O) micro-instruction if carry out is specified. It sets if B Bus Bit 0 is set on a Shift Left, if B Bus Bit 15 is set on a Shift Right, if Carry Save (CSV1) from the ALU is set on an Add, or if CSV1 is inactive on a Subtract. For all other cases the C Flag is reset.
2. **Overflow Flag** - The V-flag is direct set if false sync is detected on an I/O operation and is changed on any Add or Subtract micro-instruction if No Flags (NF) is not specified. The V flag is set on an Add if the sign of the number on the B Bus is positive and the sign of the B Bus is the same as the sign of the A Bus (Arithmetic Register) and the resulting sign (S Bus) is negative or the number on the B Bus is negative and the sign of the B Bus is again the same as the sign of the A Bus and the result is positive. This flag is also set on a subtract operation if the sign of the B Bus is positive and the signs of the B Bus and A Bus differ and the result sign is negative and the B and A Bus signs differ and the result is positive. For all other combinations of A, B, and S Bus signs on Adds and Subtracts, the V-flag becomes reset. The following Boolean expression also defines the setting of the V flag:

$$\begin{aligned} V = & \text{ADD} \cdot \overline{\text{B000}} \cdot (\overline{\text{B000}} \oplus \overline{\text{GA000}}) \cdot \overline{\text{S000}} \\ & + \text{ADD} \cdot \overline{\text{B000}} \cdot (\overline{\text{B000}} \oplus \overline{\text{GA000}}) \cdot \overline{\text{S000}} \\ & + \text{SUB} \cdot \overline{\text{B000}} \cdot (\overline{\text{B000}} \oplus \overline{\text{GA000}}) \cdot \overline{\text{S000}} \\ & + \text{SUB} \cdot \overline{\text{B000}} \cdot (\overline{\text{B000}} \oplus \overline{\text{GA000}}) \cdot \overline{\text{S000}} \end{aligned}$$

3. **Greater Than and Less Than** - These flags change on any Arithmetic or Boolean micro-instruction as long as NF is not specified. The G-flag is set if the result of the operation (S Bus) is positive or if the result is zero and either the G or L flag was set from a previous operation. The L flag is set if the resulting sign is negative. Either flag is reset if these conditions are not met.

5.5.6 Register Stack. The Register Stack shown on Sheet 25 consists of 20 16-bit registers, 16 of which are the General Registers specified by the YD and YS fields of the IR. The remaining four registers are defined as PSW, LOC, MR0, and MR1 and are collectively called Micro-Registers. These registers are loaded from the S Bus and are unloaded onto the B Bus.

The register stack consists of 20 19-041 four-bit by four-word register files arranged in a four by five array. Each IC has a read enable and two read select lines, and a write enable and two write select lines. This allows a stack register to be used as both a source and destination in the same micro-instruction. Each enable line selects a group of four registers in the array and the select lines select one register of the group that is enabled. Since the contents of the CC register are gated onto the B Bus if PSW is specified as the source by the micro-program, only the first three ICs in the array are selected for this special case.

The source and destination decoding for the General Register portion of the stack is located on Sheet 24 and micro-stack decoding is found on Sheet 6. Refer to the truth table on Sheet 25 for word selection information.

5.6 Shifter and Latch

The Shifter/Latch circuit (Sheet 22) takes the data on the B Bus, manipulates that data and stores it (when CLK1 is active) prior to presenting it to the A inputs of the ALU. The shifter can load, shift left, shift right, or cross shift the B Bus data. The function performed is determined by the state of the A and B inputs to the eight shifter ICs. A truth table defining these inputs is provided on Sheet 20. The 19-073 ICs which comprise the shifter are tri-state devices. When the S inputs to the shifter are at a logical ZERO level, the chips are enabled and the specified function is performed. If these inputs are high, the outputs of the shifter are disabled and assume a high impedance state.

The cross coupled flip-flops at the output of each state of the shifter latch the data on the Gated B Bus (GB000-150) during the time that CLK1 is active. This prevents the data, which may be changing on the B Bus at this time, from being felt at the inputs to the ALU when CLK1 is active.

5.7 Arithmetic Logic Unit (ALU)

The Arithmetic Logic Unit (ALU) consists of four 19-039 four-bit ALU packs and one 19-040 Carry Look-Ahead pack. The ALU is shown on Sheet 23.

FUNCTION	M	S ₀	S ₁	S ₂	S ₃
LOAD	1	1	1	1	1
AND	1	0	1	1	1
OR	1	1	1	0	1
XOR	1	1	0	0	1
ADD	0	1	0	0	1
SUB	0	0	1	1	0
CMD	0	1	0	0	1

Each 19-038 ALU pack develops four-bits of the low active S Bus. The internal Carry Propagated (CP) from the most significant stage of the ALU pack and the Carry Generated (CG) for the most significant stage (CPXX1 and CGXX1) are applied to the 19-040 Carry Look-Ahead pack to develop the Carry into the next more significant ALU pack (CNXX1). Only the carry output of the most significant ALU chip is used (CSV1) (23C9). Each function of the ALU that is used is described in the following paragraphs. All gate references are to the arbitrary labels on Figure 11. The mnemonics indicated are the actual symbols used as reference on the ICs (23D6).




Figure 11. Least Significant ALU Stage

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

5.7.1 Load. The ALU is conditioned to the Load mode on any Load micro-instruction. In this mode, Gates 1, 2, 3, and 4 are enabled by S01, S11, S21, and S31 respectively, and Gate 8 is disabled by M1. Since both Gates 1 and 2 are enabled, at least one of their outputs are high producing a low at the output from Gate 5. The state of Gate 6 is the inverse of Ao. If Ao is Low, the output of Gate 7 is high and the output of Gate 8 is Low (Fo). For Ao high, the inverse is true at each stage causing Fo to also be high. Therefore, in this mode, the state of Fo is the same as the state of Ao independent of the Bo input. The state of the Gated B Bus is passed, unmodified, to the S Bus.

5.7.2 AND. The AND function produced by the AND micro-instruction conditions the ALU to logically AND each bit of the Gated B Bus with the gated outputs of the AR. In this mode the output equation for Gate 5 is ($Bo \cdot Ao$) and the output equation for Gate 6 is (Ao). The simplified expression for the output from Gate 7 is then ($Ao \cdot Bo$). Since Gate 8 is disabled by the M1 input to the ALU, its output is high causing the output from Gate 9 to be defined by the same equation as the output from Gate 7, the AND function.

5.7.3 OR. The OR micro-instruction causes each bit from the B Bus to be logically ORed with the corresponding bit from the gated output of the AR. Gate 5 produces a low because of the complimentary Bo inputs. The output equation for Gates 6 and 7 is ($Ao + Bo$) which corresponds to the Fo output from Gate 9.

5.7.4 Exclusive OR. The Exclusive OR micro-instruction produces a logical low at the S Bus if the corresponding bits on the Gated B Bus and the gated outputs of the AR are at different logic levels. The expressions for the outputs from Gates 5 and 6 are ($Ao \cdot Bo$) and ($AoBo$) respectively. The function of the output from Gate 7 is; therefore, $Ao\bar{B}o + \bar{A}oBo$, the Exclusive OR function. Since, once again, the output from Gate 8 is high, $\bar{F}o$ is the same as the output from Gate 7.

5.7.5 Add. The ALU is conditioned to the Add mode on either a command or an Add micro-instruction. Note that with the exception of the M1 control line, Add is the same as Exclusive OR. The M1 control line enables the carry network internal to the ALU device so that the output from Gate 8 is CN. Fo now becomes $CN(AoBo + AoBo) + CN(AoBo + AoBo)$. Figure 11 shows only the least significant stage of the 19-039 four bit ALU. The next three stages are identical except for the internally propagated carry.

5.7.6 Subtract. The Subtract function produced by the four-bit ALU device is A-B-1. For this reason, the carry in to the least significant stage is inverted by the Exclusive OR gate (23B3) on a Subtract micro-instruction. The output equation for Gate 5 is ($Ao \cdot Bo$) and the equation for Gate 6 is ($Ao + Bo$). Gate 7 produces a high output when the equation ($Ao \cdot Bo + AoBo$) is satisfied. The output function, $Fo = CN(AoBo + AoBo) + CN(AoBo + AoBo)$, yields A-B.

5.8 I/O Control


An I/O operation is initiated if I/O is the Source or Destination of a Load micro-instruction. The I/O control logic is shown on Sheet 10. If I/O is a source, then an input operation is initiated if I/O is a destination, an output operation is indicated. I/O timing is discussed separately for input and output.

5.8.1 Input.

Refer to Figure 12 for input timing information.


When I/O is specified as a source, IO IN (IO11) (10G2) is decoded. On the trailing edge of the next clock, the Control In flip-flop sets, enabling the specified control line. The zero output of the Control In flip-flop is inverted to generate ULDIO1 (11D9) which gates the D Bus onto the B Bus for presenting the data to the specified Destination Register. On the receipt of SYN0 (10C1) or the detection of False Sync, the Sync flip-flop sets, allowing the Control In flip-flop to reset. This disables the active Control Line, causes the device to raise the Sync Line, and allows the resetting of the SYNC flip-flop. The I/O operation is now complete and a new micro-instruction can be executed.

5.8.2 Output. An I/O out is very similar to the input operation except that the two micro-instructions are required for completion of the operation. The first instruction activates the I/O Out (IOO1) line (10G2) but does not specify a Control Line. The first step generates a Stop I/O (STPIO0) (10J5) if the SYNC flip-flop is still set from a previous operation. If the Sync flip-flop is reset, the next micro-instruction is performed. This micro-instruction, besides generating IOO1, specifies a control line which activates CONT1 (10G2). CONT1 and IOO1 gate the data from the S Bus to the D Bus, LDIO1 active. On the next clock the Control Out flip-flop sets and the specified control line goes active. The output operation now progresses in the same manner as the IO IN discussed above. Refer to Figure 13 for this timing information.



* THE SYNC FLIP-FLOP IS SHOWN SET FROM A PREVIOUS I/O OPERATION

Figure 12. I/O IN



* THE SYNC FLIP-FLOP IS SHOWN INITIALLY SET FROM A PREVIOUS I/O OPERATION

Figure 13. I/O OUT

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

5.9 Memory Control and Timing

The memory control logic in the Processor is found on Sheet 14 of the schematics. Refer to Figure 14 for Memory Control and Timing information.

All memory operations, both Processor and DMA, are initiated by activating SF11 (14K4). This function triggers the One Shot (15E1) which starts the memory timing and in addition enables the setting of the F11 flip-flop (14K5) and the Memory Busy (BSY) flip-flop (14J5). The F11 flip-flop is set for one system clock (250 ns) only. It is used to clear the MDR on a read operation and to copy the memory address from the MAR to the MAS. If a memory read was indicated by the micro-program, the Read flip-flop sets on the same clock that set the F11 and BSY flip-flops. The Read flip-flop is set for two clocks and is used to indicate Data Unavailable, generate MSTOP0 (13F3) if the MDR is specified as a source when the flip-flop is set, and to enable the loading of the MDR from the Memory Strobed Data Lines (MS000-160). For Processor initiated memory cycles, the Processor Memory Busy (PBSY) (14S5) flip-flop is set as well as the BSY flip-flop. This function prevents the loading of the MDR (MSTOP0) and its trailing edge sets the Parity Fail flip-flop (17M5) if the parity option is installed and a parity error is detected. Both Busy indications are reset on the third system clock.

If a device interfaced to the DMA port of the Processor requests a memory cycle, REQ0 (14M1) becomes active. This causes the EN0 flip-flop (14L5) to become set. When EN0 is active and the memory is not busy, the Processor Select flip-flop (14H5) and the EN0 flip-flop reset, initiating a memory cycle.

The logic for generating the memory timing is shown on Sheet 12. Its outputs are presented to the memory in the Model 7/16 system. The initiation of a memory cycle is described above and the timing is shown in Figure 14.

5.10 Display System

The Display System provides, if the Hexadecimal Display Panel is present, a means for reading the contents of all the system registers and any core memory location, together with the capability of manually entering data and programs. Figure 15 shows the Hexadecimal Display Panel layout. Within the Hexadecimal Display Panel are five eight-bit byte Display Registers, D1 through D5, that hold data output from the Processor, and a 20-bit Switch Register which stores data input from the Hexadecimal Keyboard.

Associated with each Display Register D1 through D4 are eight indicator lamps that provide a binary read-out and two optional hexadecimal read-out indicators. Associated with Display Register 5 are four indicator lamps for binary display and one optional hexadecimal read-out indicator.

The most significant four bits of Display Register D5 (Bits 0:3) control four of the five indicator lamps along the left edge of the Hexadecimal Display Panel. The fifth indicator lamp is controlled by logic internal to the Hexadecimal Display Panel. To the right of each of these five lamps is a diagram that defines what is being displayed. In general, only one of the diagram lamps is on at a time. If none of the diagram lamps are on, a user program has written data to the display registers.

The most significant 20-bits of the display show the contents of Display Registers D3 and D4 and the least significant four bits of Display Register D5 (Bits 4:7) or the contents of the 20-bit Switch Register. When the Switch Register is being displayed, the lamp next to the Switch Register diagram is illuminated. Any other diagram lamp that may have been on, remains on. When the Switch Register is no longer displayed, its diagram lamp goes out and the most significant 20-bits of the display again shows the contents of Display Registers D3 and D4 and the least significant four bits of Display Register D5 (Bits 4:7).

The Key Operated Security Lock is a three-position, OFF-ON-LOCK, key-operated locking switch, which controls the primary power to the system. This switch can also disable the Hexadecimal Display Panel, thereby preventing any accidental manual input to the system. The power indicator lamp (PWR) associated with the key lock is located in the lower right corner of the Hexadecimal Display Panel. The PWR lamp is on when the key lock is in the ON or LOCK position. The relationship between the key lock switch positions, primary power, the Control keys, and the Hexadecimal keys is:

- | | |
|------|---|
| OFF | The primary power is OFF. |
| ON | The primary power is ON and the Control keys and Hexadecimal keys are enabled. |
| LOCK | The primary power is ON and the Control keys and Hexadecimal keys are disabled. |

The Hexadecimal Display Panel operating procedures may be found in the appropriate User's Manual.





Figure 14. Memory Control and Timing

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.




Figure 15. Hexadecimal Display Panel

The Display Controller, built into the Processor, is shown on Sheet 26. Unlike most I/O controllers, data transfer does not take place over the D Bus. Data from the Hexadecimal Display Panel is gated directly to the B Bus, B08:14, and the content of the S Bus, S08:15, is gated by DAG1 and sent to the Hexadecimal Display Panel. Data is transmitted between the Hexadecimal Display Panel and the Display Controller one byte at a time.

5.10.1 Data Transfer. When the display is in the Normal mode, all data outputs are directed into Display Register D1. Conditioning the controller to the Incremental mode, via an Output command, causes the four bit counter (26H7) to be incremented at the trailing edge of DAG1. This counter directs the one-out-of-ten decoder (26H8) to activate LA0, in response to the first DAG1 and then I.B0 for all subsequent DAG1's until the counter is initialized. In this mode, the first DA loads Display Register D1, the next DA loads Display Register D2. The next two DAs load Display Registers D3 and D4. This counter is initialized by SCLR0, by an Output command placing the controller in the Incremental mode, or whenever the display is addressed and the Normal mode is selected.

Input data from the Switch Register on the Hexadecimal Display Panel is handled in a similar manner as output data. In the Normal mode or on the first Data Request, (DR), if in the Incremental mode, Switch Register Bits 12:19 are read. The second DR, in the Incremental mode, reads Switch Register Bits 4:11. The two bit counter (26H5) directs the DR to the appropriate group of Switch Registers. This counter is initialized by the same function as the four bit counter discussed above and is incremented at the trailing edge of DRG1.

NOTE

Bits 0:3 are gated out as part of the status byte when address is read.

5.10.2 Control Logic. When the display requires micro-program support, it generates two outputs, ESNO0 and ESNC0, which are latched in the RS flip-flop at 26C2. The output of this flip-flop sets the Console Attention flip-flop (CATN) at 26F1. This flip-flop is reset by GADR0 when the Processor addresses the display.

When the SGL function switch is depressed, SSGL1 becomes active (26A3) and ESNC0 and ESNO0 are generated which caused the Single flip-flop (26G3) to become set. This flip-flop remains set until another execute is generated and the SGL function is not selected.

5.10.3 Status Input. The status byte encoding is shown in Table 7. The status byte is gated onto the SD00:07 lines by the SRG0 lead. SRG0 gates the SD00:07 lines onto Bits 08:15 of the B Bus.

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

TABLE 7. DISPLAY STATUS AND COMMAND ENCODING

S T A T U S								
	0	1	2	3	4	5	6	7
Run	X	0	0	0	X	X	X	X
Memory Write	X	0	0	1	X	X	X	X
Memory Read	X	0	1	0	X	X	X	X
Address	X	0	1	1	X	X	X	X
Fixed Register	X	1	0	0	X	X	X	X
Floating Register	X	1	0	1	X	X	X	X
Function	X	1	0	0	X	X	X	X
General Register 0	0	X	X	X	1	0	0	0
	1	X	X	X	1	0	0	0
	2	0	X	X	1	0	0	1
	3	1	X	X	1	0	0	1
	4	0	X	X	1	0	1	0
	5	1	X	X	1	0	1	0
	6	0	X	X	1	0	1	1
	7	1	X	X	1	0	1	1
	8	0	X	X	1	1	0	0
	9	1	X	X	1	1	0	0
	A	0	X	X	1	1	0	1
	B	1	X	X	1	1	0	1
	C	0	X	X	1	1	1	0
	D	1	X	X	1	1	1	0
	E	0	X	X	1	1	1	1
	F	1	X	X	1	1	1	1
General Register F								
Function 0	0	X	X	X	0	0	0	0
	1	X	X	X	0	0	0	0
	2	0	X	X	0	0	0	1
	3	1	X	X	0	0	0	1
	4	0	X	X	0	0	1	0
	5	1	X	X	0	0	1	0
	6	0	X	X	0	0	1	1
	7	1	X	X	0	0	1	1
	8	0	X	X	0	1	0	0
	9	1	X	X	0	1	0	0
	A	0	X	X	0	1	0	1
	B	1	X	X	0	1	0	1
	C	0	X	X	0	1	1	0
	D	1	X	X	0	1	1	0
	E	0	X	X	0	1	1	1
	F	1	X	X	0	1	1	1
Function F								
C O M M A N D								
Normal	1	0	0	0	0	0	0	0
Incremental	0	1	0	0	0	0	0	0

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

5.11 Basic Switch Control Panel (Figure 16)

Refer to Functional Schematic 02-272B08. The Basic Switch Control Panel provides a means by which a program, previously loaded into memory, can be executed without the aid of the optional Control Console.

This panel provides a means of controlling the system power, initializing the system, and generating a Console Attention (FCATN1) to start program execution, if the Primary Power Fail/Auto Restart option is not installed.




Figure 16. Basic Control Switch Panel

This option conditions the Processor to the Run mode by grounding SSGL1, SD011, SD021, and SD031 at the Control Console connector. The Display Controller, when addressed by the micro-program in the power up sequence, indicates the Run mode. With the Auto-Restart option present, program execution commences at the address specified in the Location Counter (LOC), when the system is turned on and without the Auto-Restart option the micro-program performs a normal power up sequence and then goes to the un-interruptable Idle Loop until the Execute (EXE) switch is operated. When the EXE switch is operated, program execution then begins as above.

6. MAINTENANCE

This section describes maintenance procedures which may be used to check and, if necessary, adjust the Processor.

6.1 Clock Timing

There is only one adjustment associated with the system clocks. The variable capacitor, C1, on the CPU-III mother board, 35-446, is very stable and should not require field adjustment. The adjustment should only be changed after the test indicates that it is out of tolerance and there are no faulty components in the system.

Clock timing is checked, with the use of an oscilloscope, by monitoring CLK1 at the Back Panel Pin 202-1 of either CPU-III or CPU-LO. The period of CLK1 should be 250 nanoseconds. Adjust capacitor C1 to get the 250 nanosecond period. Refer to Section 5.2 of this specification for a description of the clock system.

6.2 Memory Timing Adjustment (Figure 17)

There is only one adjustment associated with the memory timing in the Processor. This adjusts the interval between the fall of CLK1 and the fall of ER0. All other memory timing relationships are under control of the basic Processor clock. Refer back to Figure 14 for memory timing information.

The interval between the fall of CLK1 and the fall of ER0 should be 120 nanoseconds (see Figure 17). This can be tested if the Display Option is installed, by grounding the SCATN0 Test Point on the front edge of CPU-LO. The Control Console rotary function switch should be placed in the Memory Read (MRD) position with the Single (SNG) Switch depressed. For systems without a display panel, this timing relationship can be checked during normal program execution.

Sync may be obtained from the F11 Test Point (F) on CPU-III. Monitor CLK1 (202-1) and ER0 (204-0) on CPU-III and adjust variable resistor, R129, for the proper timing relationship.




Figure 17. Memory Timing Adjustment

6.3 Overall Processor Test

Use the 06-106 Processor Test Program to perform a comprehensive test of the Processor.

7. MNEMONICS

The following list provides a brief description of each mnemonic found in the Model 7/16 Processor. The 01-058D08 source of each signal is also provided.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
ACK0	Acknowledge Control Line. This signal starts the RACK0/TACK0 daisy chain.	10E9
ADD0	Add micro-instruction decoded.	6M6
ADRS0	Address Control Line.	10F9
ADR1	Output of the Display Controller's Address Latch.	26M7
AMOD1	Address Modification Test Point to the Branch Logic.	21D9
AND0	AND micro-instruction decoded.	6R6
ATN0	Attention Test Line from the I/O Bus.	9A7
BCLK1	Basic Clock. A non-stopable clock used for memory timing and Test Aid control.	14A5
BRAN0	Indicates a true branch was detected.	8R6
BRCH1	Branch. This indicates a branch micro-instruction.	7K7
BRIII1	Indicates a true Branch was detected and RD041 is active.	9R7
BRHL0	Indicates a true Branch was detected and RD041 is inactive.	8H6
B000-150	The B Bus which transmits data from the specified source to the Shifter.	Sheets 5 & 11
CGND0	Ground Reference for system clock, CLK1.	12M2
CGXX1	Carry Generated from the ALU to the look-ahead carry generator.	Sheet 23
CKMDLO	Clock Memory Data Low.	19B4
CKMDHO	Clock Memory Data High.	18B4
CKRD0	The clock used to load the ROM Data Register and increment the ROM Address Register.	13N6
CLFR0	Clear Flag Register.	20C7
CLK1	The major Processor clock from which all other clocks are derived.	12M2
CLMDHO	Clear Memory Data Register High.	14L6
CLMDLO	Clear Memory Data Register Low.	14M6
CLYD0	Clear YD pulse to the YD field of the IR.	7K4
CL070	Control Line 7. This function provides an early power fail indication to devices on the I/O Bus.	10D9
CMD0	Command Control Line.	10F9

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
CMG1	Command Control Line gated by the Display Controller's Address latch.	26G5
CMND1	Command micro-instruction decoded.	7K2
CONT1	Control Line Enable for I/O operations.	10G3
CPXX1	Carry Progated from the ALU to the look-ahead carry generator.	Sheet 23
CRYIN0	Carry In to the least significant bit of the ALU.	23A1
CSV0	Carry Save. Carry Out from the ALU.	23D9
CS0	Cross Shift. Conditions the B Bus shifter to perform a Cross Shift.	20B7
DAG0	Data Available Control Line gated by the Display Controller's Address latch.	26G6
DA0	Data Available Control Line.	10E9
DCLK1	Destination Clock. CLK1 gated with DSTOP0.	21D4
DEC0A	Decode. A decode is specified by the micro-program.	9R5
DRG0	Data Request Control Line gated by the Display Controller's Address latch.	26G6
DR0	Data Request Control Line.	10D9
DSTOP0	Destination Stop. Prevents the loading of any destination register when active.	13M4
D000-150	I/O Bus Data Lines.	Sheet 11
ENBY1	Enable Busy. Enables the setting of the Processor Busy flip-flop.	13E4
ENHW0	Enable Halfword line from the DROM.	4A5
ENH1	Enable High. Enables the loading of the Memory Data Register High.	20B7
ENL1	Enable Low. Enables the loading of Memory Data Register Low.	20B7
ENMS0	Enable MS. Gates the contents of the Memory Strobed Data Lines to the MDR on a Read operation.	14K7
EN0	Enable signal to the Direct Memory Access Port.	14M9
ER0	Early Read, used for Read memory timing.	15M2
ESNC0	Execute Switch normally closed contact.	26B1
ESN00	Execute Switch normally open contact.	26B2
EVEN0	Output from the memory parity generator/detector.	17II4
EXDU0	External Data Unavailable. External input which may be used to extend the memory access time beyond .5 microsecond.	14J1
EXMBY0	External Memory Busy. External input which may be used to extend the memory cycle time to more than 1 microsecond.	14J1

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
FA1	Output from the Processor Timing flip-flop, state A.	12H1
FBY0	Output from the Memory Busy flip-flop.	14J6
FB1	Output from the Processor timing flip-flop, state B.	12G1
FCATN1	Output from the Console Attention flip-flop indicating a request for console service	26G2
FCIT0	Output from the Control Line In flip-flop.	10E6
FCOTO0	Output from the Control Line Out flip-flop.	10F6
FEPFO	Output from the Early Power Fail Relay.	12L4
FER1	Output from the Early Read flip-flop.	15H2
FINCRO	Output from the Display Controller's Incremental mode flip-flop.	26E9
FINH1	Output from the Inhibit flip-flop.	15G5
FINR1	Output from the Instruction Read flip-flop.	21E6
FLGL0	Flag Register Greater Than or Less Than Set.	21S9
FLR1	Output from the Late Read flip-flop.	15H3
FPAR0	Output from the Parity Fail flip-flop.	17N4
FPBY1	Output from the Processor Memory Busy flip-flop.	14S6
FPOW1	The ONE output from the Power Down flip-flop. Set by the micro-program to initialize the system.	7K5
FPSEL1	Output from the Processor Select flip-flop.	14J7
FPSW011	The ONE output from the Program Status Word, Bit 1, Latch.	9J4
FPSW021	The ONE output from the Program Status Word, Bit 2, Latch.	9J5
FRD1	Output from the Memory Read flip-flop.	14N6
FSKIP0	Output from the SKIP flip-flop.	13J8
FSYN0	Output from the SYNC flip-flop.	10C5
FTIT0	Clock Stop signal from the Test Aid.	13B2
FWAIT0	Active when the Processor is in the Wait State.	7K5
FW1	Output from the Write flip-flop.	15H7
F11	Active during the first CLK1 period of a memory operation.	14L6
GARBL0	Gated Arithmetic or Boolean. Arithmetic or Boolean operation gated by No Flags.	21M4
GADR0	Gated Address. Address Control Line gated by the decoded address of the Display Controller.	26A6
GAR0	Gated Arithmetic. Arithmetic operation decoded and gated by No Flags.	21K4

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
GB000-150	Gated B Bus. The output from the Shifter/Latch circuit to the ALU.	Sheet 22
GCCB1	Gates Condition Code to B Bus.	6F6
GCRY0	Gated Carry. Enables the clock to the Carry Flag.	10L5
GCS0	Gated Cross Shift. Cross Shifted line gated by MAR15.	20E6
GRMS0	Gated Read Micro Stack. Active when PSW is specified as the source register.	6F6
GR00-30	Read Enable to the General Register Stack.	24J8-R8
GW00-30	Write Enable to the General Register Stack.	24B9-24D9
Hpare0	Output from the high 8-bits of the memory parity generator/detector circuit.	17F3
HW0	Halfword I/O test line from the active device.	10G9
ILLE1	Illegal. This indicates that an illegal instruction was detected.	9R3
IMME1	Immediate. Decoded function used on a Load Immediate.	8J9
IMM1	Immediate micro instruction decoded.	6G6
INH0	Inhibit, used for Write memory timing.	15M6
INIT0	Output from the system Initialize Switch.	12B7
IOI1	I/O Input operation decoded.	10G2
IOO1	I/O Out operation decoded.	10G3
IR00-07	The outputs from the op code field of the Instruction Register (IR).	Sheet 9
IR08-15	The outputs from the YD and YS fields of the Instruction Register.	Sheet 21
LAR0	Load Arithmetic Register control line.	6M6
LA0	Load Display Byte A, to Display 2 Bits 8-15.	26H9
LB0	Load Display Byte B, to Display 2 Bits 0-7.	16H9
LCC0	Load Condition Code from Flag Register.	10K5
LC0	Load Display Byte C, to Display 1 Bits 8-15.	26H9
LDFLR0	Load the Flag Register from the S Bus.	9G9
LDIO1	Load I/O. Gates data from S Bus to D Bus.	11B9
LD0	Load Display Byte D, to Display 1 Bits 0-7.	26H9
LD1	A Load micro instruction but not a Load Immediate.	7K8
LIRH0	Load Instruction Register high.	21G9
LMAR0	Load the Memory Address Register from the S Bus.	8L9

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
LMDR0	Load the Memory Data Register from the S Bus.	19B3
LMDR1	Load the Memory Data Register from the S Bus.	8K4
LOAD0	Any LOAD micro-instruction decoded.	7K6
LRAR0	Load ROM Address Register. Enables the loading of the RAR.	13N7
LR0	Late Read, used for Read memory timing.	15M3
MA000-150	Memory Address Bus to Memory Modules.	Sheet 16
MAR151	Output from the Memory Address Register Bit 15.	16R6
MD000-160	Memory Data Bus to the Memory System.	Sheets 18-19
MDR001-151	Outputs from the Memory Data Register.	Sheets 18-19
MSK0	Mask Test point to Branch Logic.	21H9
MSTOP0	Memory Stop. Stops all clocks except BCLK1 when active.	13J5
MS000-160	Memory Strobed Data Bus from the Memory System.	Sheets 18-19
M1	The M input to the ALU decoded.	20J7
OSC0	Shaped output from the System Clock Oscillator.	12D2
OVAS1	Overflow enable function on an Add or Subtract.	20N7
OVA1	Overflow enable function on an Add.	20L7
OVS1	Overflow enable function on a Subtract.	20N7
PDN1	Power Down. Indicates the start of a power down sequence in the hardware.	12E7
POFF0	Output from the On/Off Power Switch controlling system power.	12B7
POP1	Indicates that a memory operation is specified by the micro program, and that memory cycle is not suppressed by the DROM.	4A5
POWDN0	Power is Down. Resets the SCLR Relay.	12J7
RAR060-150	The outputs from the RAR.	4H1-4H7
RA1	Read Select to the 'A' inputs of the General Register Stack.	24G6
RB1	Read Select to the 'B' inputs of the General Register Stack.	24F6
RD00-19	The outputs from the ROM Data Register.	Sheet 5
REQ0	Request from the Direct Memory Access Port.	14M1
RMS0	Read Micro Stack. Active when either PSW, LOC, MR0 or MR1 is specified as the source.	6G6

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.


<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
RPAR0	Reset Parity. Active on a command Reset Parity by the micro program when attempting to suppress a Machine Malfunction interrupt.	7K3
RSTOP0	ROM Stop. Stops CKRD0 when active.	13J7
SCATN0	Test Point which when grounded generates a constant console Attention indication.	26F1
SCLR0	System Clear. Signal used to initialize the system on a power up or power down.	12A6
SD001-071	Status and Data Bus to the Display Console.	26R1-26R6
SEQ01	S Bus equals zero.	23N7
SFCOT1	Set Control Out flip-flop enable signal.	10G4
SHCRY1	Shifted Carry. Enables the setting of the Carry Flag on either a Shift Right or Shift Left.	21H3
SHI0	Input high Data Switches.	26J6
SHL1	Shift Left. Conditions the B Bus Shifter to shift the data left one place.	20E7
SHR1	Shift Right. Conditions the B Bus Shifter to shift the data right one place.	20F7
SLO0	Input Low Data Switches.	26J6
SNGL1	Single. Test Point to the micro program indicating status of the Control Console.	26G3
SRA060-150	The Set ROM Address lines to the RAR.	4D6-4D9
SRD000-150	The outputs from the ROM used to load the ROM Data Register.	4S2-4S7
SRG0	Status Request Control Line gated by the Display Controller's Address latch.	26E4
SR0	Status Request Control Line.	10D9
STPIO0	Clock Stop signal for I/O operations.	10J5
STPRD0	Stop RD. Test point which when grounded prevents incrementing the ROM Address Register.	13J6
SV0	Set Overflow flag. Direct sets the Overflow flag when False Sync is detected.	10B1
S000-150	S Bus. Outputs from the ALU.	
S01	The S0 input to the ALU decoded.	20K7
S11	The S1 input to the ALU decoded.	20J7
S20	The S2 input to the ALU decoded.	20K7
S31	The S3 input to the ALU decoded.	6N6
TBRAN0	True Branch. Stops CKRDC when active.	13G7
TEN1	Toggle EN0. Used to toggle the EN0 flip-flop.	14E6

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
ULAR1	Unload Arithmetic Register to the ALU.	20G7
ULDIO1	Unload I/O. Gates data from D Bus to B Bus.	11E9
UMAR0	Unload the Memory Address Register to the B Bus.	8K9
UMDR0	Unload the Memory Data Register to the B Bus.	8J9
VT	Memory sense amplifier threshold voltage.	14E8
WAIT1	Controls the state of the Wait indicator on the Control Console.	26K4
WA1	Write Select to the 'A' inputs of the General Register Stack.	24F6
WB1	Write Select to the 'B' inputs of the General Register Stack.	24E6
WMS0	Write Micro Stack. Active when either PSW, LOC, MR0 or MR1 is the destination.	6C6
W0	Write, used for Write memory timing.	15M7
YDEST0	Active when either YD or YS is specified as the destination.	6B6
YDM1	YD Minus one. Decrement YD.	6K6
YDP1	YD Plus one. Increment YD.	6J6
YDS0	YD is specified as the source register.	6J6
YSS0	YS is specified as the source register.	6H6
YS0	Active when either YD or YS is specified as a source.	6B6

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

SELECTOR CHANNEL



M70-103

NS SELECTOR CHANNEL

INSTALLATION SPECIFICATION

1. INTRODUCTION

This specification provides the necessary information for the installation of the 02-232 Selector Channel (SELCH) (Product Number M70-103) in a Model 70, 74, 80, 7/16 or 7/16 HSALU Processor System. The NS Selector Channel is complete on one 35-391M02 printed circuit board.

2. PHYSICAL CHARACTERISTICS

2.1 Dimensions 15 3/8 x 14 7/8"

2.2 Weight 2½ pounds maximum

3. INSTALLATION

The NS SELCH may be installed in any even numbered universal expansion slot (i.e., 0, 2, 4, or 6) in the Central Processor Unit (CPU) or in the first memory-I/O expansion chassis. See Figure 1. On 7/16 HSALU the NS SELCH may only be installed in Slot 0 of the CPU back panel.

To install a NS Selector Channel on a Model 74 or a 7/16 BASIC, the Selector Channel must be a 35-391M02. To install a Selector Channel on a 7/16 HSALU the Selector Channel must be a 35-391M02, R02 or higher.

NOTE

A SELCH may be installed in slots 0, 1, or 2 of a Model 80/85 CPU chassis only. In this case cutting of the multiplexor bus is not necessary.

3.1 Back Panel Wiring

3.1.1 Multiplexor Channel Bus. At the time of installation it is necessary to cut the Multiplexor Bus wiring between the even numbered slot accepting the SELCH and the next higher numbered slot on the One (1) connector only. The RACK0/TACK0 daisy chain wiring on the back panel is rerouted according to Figure 1. The lower numbered card slots in the chassis become part of the private SELCH Bus on the One (1) connector only.

For the convenience of cutting the Multiplexor Bus, the connections between every other slot are made using "top" wire wraps. (This refers to wire wrap back panels only.) This allows the cutting of the bus by simply lifting the top wraps when the SELCH is installed in an even numbered slot. Refer to Figure 1 A during the following example.

To install a SELCH in Slot 4:


1. Remove all wires on Connector One (1), between Slots 4 and 5, on Pins 11 through 26, Rows 1 and 2. (See backpanel map in 02-232M01D08 Sheet 7.)
2. Remove the wire between 222-0001 and 122-0700.
3. Remove the RACK0/TACK0 jumper between Pins 122 and 222 on both the Zero (0) and One (1) connectors of Slot 4.
4. Connect 122-0700 to 222-0501.
5. Install the SELCH into Slot 4 of the chassis. The private SELCH Bus now appears on the Connector One (1) side of Slots 4, 3, 2, 1, and 0. All slots on the Connector Zero (0) side and Slots 7, 6, and 5 on Connector One (1) side remain as standard Multiplexor Bus slots.

To install a SELCH in any other even numbered slot of a CPU chassis or a Memory-I/O chassis, a similar procedure is followed. Refer to Figure 1 B, C, D, and E.

NOTE: THE CIRCLED NUMBERS ON ILLUSTRATIONS A, B, AND C REFER TO THE CORRESPONDING NUMBERS IN THE FOLLOWING INSTALLATION PROCEDURES.

TO INSTALL A SELECTOR CHANNEL IN SLOT 4 OF THE MEMORY I/O CHASSIS

- ① CUT THE MULTIPLEXOR BUS BY REMOVING THE TOP WRAPS.
- ② JUMPER RACKO/TACKO AS SHOWN, REMOVE DASHED JUMPER.
- ③ THIS SECTION BECOMES THE PRIVATE SELECTOR BUS ON THE CONNECTOR ONE (CONN.1) SIDE ONLY. ALL SLOTS ON THE CONNECTOR ZERO (CONN.0) SIDE, AND SLOTS 7, 6 AND 5 ON CONNECTOR ONE SIDE REMAIN AS STANDARD MULTIPLEXOR BUS SLOTS.
- ④ IF REQUIRED, EXTEND THE SELECTOR CHANNEL BUS TO OTHER CHASSIS BY INSTALLING A CABLE HERE.
- ⑤ EXTEND THE MULTIPLEXOR BUS TO OTHER CHASSIS BY INSTALLING A CABLE HERE.
- ⑥ MEMORY MODULE 7, IF IT EXISTS, MUST BE LOCATED IN SLOT 3.





MODEL 70,
7/16 OR 7/16 HSALU
CPU CHASSIS

TO INSTALL A SELECTOR CHANNEL IN SLOT 2 OF THE CPU CHASSIS

- ① CUT THE MULTIPLEXOR BUS BY REMOVING THE TOP WRAPS.
- ② JUMPER RACKO/TACKO AS SHOWN, REMOVE DASHED JUMPER.
- ③ THIS SECTION BECOMES THE PRIVATE SELECTOR BUS ON THE CONNECTOR ONE (CONN.1) SIDE ONLY. ALL SLOTS ON THE CONNECTOR ZERO (CONN.0) SIDE REMAIN AS STANDARD MULTIPLEXOR BUS SLOTS.
- ④ IF REQUIRED, EXTEND THE SELECTOR CHANNEL BUS TO OTHER CHASSIS BY INSTALLING A CABLE HERE.
- ⑤ EXTEND THE MULTIPLEXOR BUS TO OTHER CHASSIS BY INSTALLING A CABLE HERE.

NOTE: 1
IF A MEMORY I/O CHASSIS IS USED IN THE SYSTEM,
ANY SELECTOR CHANNELS MUST BE INSTALLED IN
THAT CHASSIS.

NOTE: 2
A SELECTOR CHANNEL MAY NOT BE INSTALLED IN
SLOT 2 OF THE 7/16 HSALU. SLOT 0 IS THE ONLY SLOT
IN WHICH A SELCH MAY BE INSTALLED.




**TO INSTALL 4 SELECTOR CHANNELS (IN SLOTS 6, 4, 2 AND 0)
OF THE MEMORY I/O CHASSIS**

- ① CUT THE MULTIPLEXOR BUS IN FOUR PLACES.
- ② JUMPER RACKO/TACKO AS SHOWN, REMOVE DASHED JUMPER.
- ③ EACH SELCH, EXCEPT THE ONE IN SLOT 0, HAS ONE SLOT AVAILABLE ON ITS PRIVATE BUS. THE PRIVATE BUSSES CAN BE EXTENDED TO OTHER CHASSIS BY INSTALLING CABLES IN SLOT POSITIONS 0, 1, 3 AND 5 ON CONNECTOR ONE (CONN.1) SIDE.
- ④ ALL SLOTS ON THE CONNECTOR ZERO (CONN.0) SIDE REMAIN AS THE STANDARD MULTIPLEXOR BUS. THIS BUS CAN BE EXTENDED BY INSTALLING A CABLE HERE.
- ⑤ MEMORY MODULES 5 AND 7, IF THEY EXIST, MUST BE LOCATED IN SLOTS 1 AND 3.

Figure 1. Backpanel Modifications


This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.



TO INSTALL A SELECTOR CHANNEL IN SLOT 2 OF THE CPU CHASSIS

- ① CUT THE MULTIPLEXOR BUS BY REMOVING THE TOP WRAPS.
- ② JUMPER RACKO/TACKO AS SHOWN, REMOVE DASHED JUMPER.
- ③ THIS SECTION BECOMES THE PRIVATE SELECTOR BUS ON THE CONNECTOR ONE (CONN.I) SIDE ONLY. ALL SLOTS ON THE CONNECTOR ZERO (CONN.O) SIDE REMAIN AS STANDARD MULTIPLEXOR BUS SLOTS.
- ④ IF REQUIRED, EXTEND THE SELECTOR CHANNEL BUS TO OTHER CHASSIS BY INSTALLING A CABLE HERE.
- ⑤ EXTEND THE MULTIPLEXOR BUS TO OTHER CHASSIS BY INSTALLING A CABLE HERE.

NOTE:
IF A MEMORY I/O CHASSIS IS USED IN THE SYSTEM,
THE SELECTOR CHANNEL MUST BE IN SLOT 0 OF THE
CPU CHASSIS OR IN SOME SLOT OF THE EXPANSION.



TO INSTALL A SELECTOR CHANNEL IN SLOT 0, 1 OR 2 CHASSIS

- ① JUMPER RACKO/TACKO AS SHOWN, REMOVE DASHED JUMPERS.
- ② THIS SECTION BECOMES THE PRIVATE SELCH BUS ON THE CONNECTOR ONE (CONN.I) SIDE ONLY. ALL SLOTS ON THE CONNECTOR (CONN.O) SIDE REMAIN AS STANDARD MULTIPLEXOR SLOTS.
- ③ EXTEND THE SELCH BUS TO OTHER CHASSIS BY INSTALLING A CABLE HERE.
- ④ EXTEND THE MULTIPLEXOR BUS TO OTHER CHASSIS BY INSTALLING A CABLE HERE.

NOTES:

1. IF A 17-183 CABLE IS INSTALLED BETWEEN CONNECTORS ZERO AND ONE IN THE CPU CHASSIS, THIS CABLE MUST BE REMOVED PRIOR TO INSTALLING SELCH.
2. THE INSTALLATION OF A SELCTOR CHANNEL OR OTHER I/O DEVICE CONTROLLER IN THE M80 CPU CHASSIS REDUCES THE MAXIMUM MEMORY SIZE BY 16K BYTES (ONE MSU) FOR EACH SLOT USED!
3. ONLY ONE SELCTOR CHANNEL MAY BE CONFIGURED IN THE MODEL 80 PROCESSOR CHASSIS.

Figure 1. Backpanel Modifications
(Continued)

3.1.2 ACT0/TAC0. The ACT0/TAC0 jump between Pins 137-0 and 237-0 must be removed from the slot used by the SELCH controller. If the Selector Channel is not the first Direct Memory Access (DMA) channel on the Memory Bus, jumper "K" on the SELCH controller must be removed. Note that on a Model 74 only one DMA device is permitted.

NOTE (Not Applicable on Model 74)

On installations with Multiple SELCH's, remove the "EN0" and the "INH0" filters on all but the last SELCH (Remove the following: R70, R72, C59 and C61).

3.2 Cabling

The cabling necessary for the SELCH depends on the system's physical configuration. When the SELCH Bus does not extend outside the chassis, no cabling is required. When the SELCH Bus must be extended to another chassis, a number of cable configurations can be used. See Figure 2. Care should be taken to minimize bus lengths.

See Figure 2 for a summary of cables. Refer also to User's Manual, Publication Number 29-261, for further details on system configurations.




Figure 2. Cabling

4. ADDRESS STRAPPING

The preferred address of the NS Selector Channel is X'F0'. The controller is strapped for this address at the factory. To change the address, refer to Functional Schematic 02-232M01D08. The number and letter designations shown on the schematic refer to the designations on the apparatus side of the SELCII controller board.

5. MODEL 80/85 STRAPPING

For use with the Model 80 or 85 the following options must be exercised:

1. Remove the jumper labeled J located between IC 14 and 15.
2. Change the jumper, above IC 53, from (L to X) to (L to 2).

6. INSTALLATION CHECKS

The NS SELCII is factory tested using a special high speed device. Therefore, field checks are contingent upon the user having appropriate hardware and software available with which to exercise the Selector Channel. When the SELCII is used with Model 80 or 85, insure that the strap options on the SELCII have been made according to Section 5.

M70-103

NS SELECTOR CHANNEL

MAINTENANCE SPECIFICATION

1. INTRODUCTION

The 02-232M01 NS Selector Channel (SELCH) (Product Number M70-103) is a Direct Memory Access port (DMA) which provides block data transfer between a device controller and memory. Once initiated, the transfer is independent of the Processor. The Processor sets up the device controller, loads the SELCH with the starting and final addresses of the memory block, specifies the type of operation (Read or Write), and issues a GO Command. The SELCH then handles the transfer without further direction by the Processor.

The NS Selector Channel is complete on one printed circuit board and occupies one slot in a system chassis. The SELCH provides the drivers, receivers and termination resistors for the private SELCH Bus. This bus originates at Connector One (1) of the SELCH slot and extends to each lower numbered slot in the system chassis on the Connector One (1) side only. The private SELCH Bus can be extended to other chassis, as required. For installation information, refer to Installation Specification 02-232M01A20.

2. SCOPE

This specification describes the operation of the SELCH in its various modes; Setup, Memory Read, Memory Write, and Termination. Where necessary, this specification references the Multiplexor Channel Bus and Memory Bus operations. These buses are described in detail in the User's Manual, Publication Number 29-261.

3. BLOCK DIAGRAM ANALYSIS

Refer to the SELCH block diagram on Sheet 7 of Functional Schematic 02-232M01D08, and the SELCH Flow Chart, Figure 1, during the following analysis. Before initiating a data transfer via the SELCH, the device controller and the SELCH must be set up. The setup procedure is implemented by the Processor via the Multiplexor Bus (MPX-Bus). When the SELCH is in the Idle mode, the MPX-Bus is tied directly to the private SELCH Bus through the SELCH. This allows the Processor to communicate directly with any device on the private SELCH Bus.

To prepare the SELCH for data transfer, the Address Register (AR) and Auxiliary Address Register (AAR) must be loaded with the starting address in memory where the transfer is to begin, and the Final Address Register (FAR) must be loaded with the address of the last memory location to be accessed. These registers are loaded from the eight least significant Data Lines D080:150 by four consecutive Data Availables (DAs) from the Processor. The first two Data Availables simultaneously load the AR and AAR, which are 16-bit incrementing registers. The AR is incremented, by two, after each halfword is transferred to/from memory, and the AAR is incremented, by one, with each byte transferred to/from the device. Data transfer is terminated when the AAR is equal to the FAR or when the AAR increments past its maximum value, X'FFFF'.

Data transfer is begun by the Processor issuing a GO Command to the SELCH. Transfer to/from the device is now independent of the Processor. The GO Command also prevents communication between the Processor and any device on the private SELCH Bus until the transfer is terminated and the SELCH is addressed.

Data transfer is controlled in the Move Data circuit by inspection of the four least significant bits of the Status Byte presented by the active device on the private SELCH Bus. When any one of the three least significant bits are set, (EX, EOM, or DU), the transfer is terminated. Bit-12 (Busy) regulates the rate of data transfer. In the Memory Read mode, the actual data transfer begins with a memory request, REQ0 active, as soon as a GO Command is issued. When the memory request is serviced by the Processor, the SELCH Memory Bus Control circuit activates Select (SEL), which gates the contents of the Address Register (AR) onto the Memory Address Bus, and gates a halfword of data from memory into the Data Register (DR). At the termination of the memory transfer, the data is loaded from the DR to the Data Buffer (DB) and the AR is incremented.

NOTE

Unless the SELCH has dropped REQ0 in time to remain selected during the next memory cycle, the SELCH is deselected by the rising edge of Inhibit (INH0) after the halfword has been transferred.

[This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.]




Figure 1. Flow Chart

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

Once the DB is loaded, data transfer to the device over Private Data Lines PD000:150 is initiated and, when applicable, a request is made to fetch the next halfword from memory. This cycle continues until either a match is detected between the contents of the Auxiliary Address Register and contents of the Final Address Register, or until the transfer is aborted due to an error condition.

In the Memory Write mode, the data transfer sequence described previously for Memory Read mode is reversed. That is, two bytes of data are loaded into the DR from the device prior to a memory request and the data flow is from the device to the DR, DR to the DB, and finally into memory.

The Branch Gate circuit and the Move Data circuit control the flow of data between memory and the device. The Branch Gate supervises the overall data flow, while the Move Data circuit performs the handshaking between the SELCH and the active device on the private SELCH Bus.

Upon termination of the data transfer, the program is notified via an interrupt and by the inactive state of the SELCH Busy flip-flop which is presented to the program as Bit-12 of the SELCH Status Byte.

Selector Channel Status and Command Byte Data is shown on Table 1.

TABLE 1. SELECTOR CHANNEL STATUS AND COMMAND BYTE DATA

BIT NUMBER	0	1	2	3	4	5	6	7
STATUS BYTE					BSY			
COMMAND BYTE			READ	GO	STOP			

- BSY When this bit is set, a one shot generates the EBS1 pulse to start the appropriate SELCH operation. When this bit is cleared an interrupt is generated.
- READ This command, Bit-2, sets the Memory Write (WT) flip-flop. The controller on the SELCH Bus is setup for a device Read operation.
- GO This command, Bit-3, clears the MSC flip-flop and sets the BSY flip-flop to initiate the Data Transfer mode.
- STOP This command, Bit-4, from the Processor clears the BSY flip-flop and initializes the Load/Unload Sequencer. During the Data Transfer mode, execution of the command is delayed until the end of a memory cycle, if one is in progress.

4. FUNCTIONAL DIAGRAM ANALYSIS

4.1 Introduction

This section relates to Functional Schematic 02-232M01D08, Sheets 1 through 6. Note that in INTERDATA functional schematics, the last character in the mnemonic symbol designates the logic level when the signal is active. For example; D080 is Data Line Number 8 (D08). The last character (0) indicates that when D080 is active, the line is at a logical Zero level.

4.2 SELCH Control Circuit

In the Idle mode, the SELCH Address (2M8), Busy (3F3), and Multiplexor-SELCH (MSC) (3FA) flip-flops are reset and the private SELCH Bus is tied directly to the Multiplexor Bus. This allows the Processor to communicate, via the Multiplexor Bus, with any device on the private SELCH Bus.

To communicate with the SELCH, it must first be addressed. The SELCH Address (X'F0' preferred) is placed on Data Lines D080:150 (1A3-8) and the Address control line is activated (ADRS0)(4B8). The SELCH Address is decoded by the four input NAND gate (1F4) and the Address flip-flop is set (2M8). The set output from the Address flip-flop (AD1)(2J7), when active, prevents the control signals on the MPX-Bus from passing onto the private SELCH Bus by holding the Control Line Gate inactive (CLG1) (1B2). Capacitors C33 and C34 (4D8) delay the propagation of the Private Address control line (PADRS0) (4F9) to the SELCH Bus, so that when the SELCH is being addressed PADRS0 does not become active. This delay allows the SELCH to be addressed without resetting the Address flip-flop of the active device on the private SELCH Bus.

The simultaneous loading of the Address Register (AR) and Auxiliary Address Register (AAR), and the loading of the Final Address Register (FAR) is accomplished by four consecutive Data Availables (DAs) from the Processor. The Load/Unload Sequencer (2L2) controls the loading of these registers (AR, AAR, and FAR) and the unloading of the AAR. The sequencer is set to its initial state by the termination of the last data transfer, a Stop Command, or a System Clear (SCLR0)(4MS) so that the first DA, through Data Available Gate (DAG0)(2L4), will activate Load Address Register High (LARH0)(2S2).

LARH0 gates Data Lines DA081:151 (1D3-8) into the eight most significant bits of the AR and AAR. The rising edge of the first and each successive Data Available Gate (DAG0)(2L4) increments the sequencer and allows the next DA to activate the next load line. The second DA loads the eight least significant bits of these registers. The third and fourth DAs will then load the Final Address Register in the same order. The contents of the AAR may be inspected, via the program, by issuing two Data Requests (DR) to the SELCH whenever the Load/Unload Sequencer is in its initial state. (e.g., Upon termination of a SELCH transfer, sequencer initialized, the FAR may be inspected to determine if the entire block of data had been transferred.)

If a Memory Write operation is desired, an Output Command with Bit-10 set must be issued to set the Write flip-flop (3F5). Since the Write flip-flop is reset by the Data Available/Request Gate (DARG1)(2L5) whenever a DA or DR is sent to the SELCH (setup procedure), no command is necessary to initiate a Memory Read operation.

Data transfer commences with a GO Command from the Processor, which is an Output Command with Bit-11 set. The GO Command sets both the Busy (3F3) and MSC (3F4) flip-flops. The setting of the Busy flip-flop causes an End of Busy Set pulse (EBS1) (3H4) to be generated. This pulse is generated from the falling edge of BSY0 (3F3), and is used by the Branch Gate circuit to initiate the transfer cycle. The Busy latch circuit remains set until the Selector Channel detects the termination of transfer and its state is presented to the program via Bit-12 of the Sense Status Byte.

The MSC flip-flop is reset by SCLR0A or by addressing the SELCH, Set Gate active (SGAD1)(2L9), when the Busy flip-flop is reset. The resetting of the MSC flip-flop, MSC0 active, clears any pending interrupt in the Selector Channel.

Information is steered from the SELCH to both the Data Lines D080:150 (1B4-9) and the Private Data Lines PD080:150 (1S4-9) by the proper gating of four each, four-to-one line multiplexors (Sheet 1). For example; with the SELCH idle, Busy reset, all Data Lines are tied directly to the Private Data Lines in both directions.

4.3 Memory Bus Control Circuit

Memory Bus Control timing relationships are shown in Figure 2. A SELCH request for memory is started by activating Set Request (SREQ0)(3S4). SREQ0 is activated by the Branch Gate circuit (3M8) when either the SELCH has received a halfword of data from the device or, in the Memory Read mode, whenever the Memory Data Register is available to accept the next halfword.

SREQ0 is applied to the direct set input of the Request flip-flop (REQ)(4L5) which sets the flip-flop and sends REQ0 to the Processor. When REQ0 is received, the Processor generates Enable (EN0). EN0, on the first DMA device, is jumpered to Accept (ACT0) which generates the daisy chain priority loop through all DMAs in the system. The daisy chain begins at the highest priority DMA as EN0, and propagates to the lower priority DMAs as Transmit Accept (TAC0) until it is captured by the first DMA requesting a memory cycle. When the REQ flip-flop is set and ACT0 (EN0) is active, the ACT0/TAC0 contention circuit (4H2) blocks the propagation of TAC0, and provide highs on the J input to the SEL flip-flop and the K input to the REQ flip-flop. Thus, on the rising edge of EN0, the Select flip-flop becomes set and the Request flip-flop is reset. When the SELCH REQ flip-flop is reset and ACT0 (EN0) is active, the ACT0 signal is propagated as TAC0 to the DMA with a lower priority.

The trailing edge of Inhibit (INH0) (4H5), from the Processor, indicates the end of the memory cycle. This edge, unless the SELCH has dropped REQ0 in time to remain selected during the next cycle, causes the SEL flip-flop to reset. Two pulses, End of Memory Transfer (EMX0) (4M7) and Inhibit (INH0P) (4M2), are generated by the leading and trailing edges of INH0 respectively. EMX0 is used by the Branch Gate circuit to indicate the end of the memory transfer. The Address Register is toggled by the AND function of SEU and INH1.

In the Memory Read mode, the Memory Data Register (MDR) is cleared by Clear Data Register (CDR0) (4R2) which is generated by the trailing edge of REQ1. Write Not (WT0A) (3F5) is ANDed with SEL1 to form Enable Memory Data Read (ENMDR1) (4R6), which gates the contents of the MDR onto the Memory Data Lines MD000:150 (Sheet 6) for the restore portion of the memory cycle. (This function is disabled when using solid state memory.) The contents of the memory location accessed is gated to the direct set inputs of the MDR by Enable Memory Strobe (ENMS1) (4R4). This function is WT•SEL•CDR0 for use with core memory and WT•SEL•INH when using solid state memory (4R4).

When writing to memory, the contents of the Data Buffer is gated onto Memory Data Lines MD000:150 (Sheet 6) by Enable Memory Data Write (ENMDW1)(4R3), when selected. A Memory Write operation is indicated to the Processor by activating WRT0A (4S3).




Figure 2. Memory Bus Control Timing Diagram

4.4 Address Register and Auxiliary Address Register.

The Address Register (AR) and Auxiliary Address Register (AAR) (Sheet 5) each consist of four, four-bit counters. These registers are loaded simultaneously by the Processor from Data Lines D080:150 (1A3-8), under control of the Load/Unload Sequencer (as discussed in Section 4.2), with the starting address from which the block transfer is to begin. The contents of the AR (Sheet 5) is gated onto Memory Address Lines MA000:140 (5R1-8) whenever the SELCH is selected, SEL flip-flop set. The AR is incremented with each memory transfer by Select-Inhibit (SINH0) (4K8). The AAR (Sheet 5) keeps track of the transfer between the SELCH and the device. This register is incremented, by one, for each byte of data transferred by Toggle Auxiliary Address Register (TAAR0) (3M1). When the transfer is in the Half-word mode, TAAR0 is generated twice for each transfer. The outputs of the AAR are used by the Match circuit to determine the end of the data block. Its contents may be examined, via the program, by issuing two consecutive DRs to the SELCH when the sequencer is initialized. In addition, AAR151 is used in the Byte Transfer mode to determine whether the byte being transferred is odd or even, for byte steering. Carry Out from the most significant stage of the AAR (CO') (541) terminates the transfer, clear Busy, when a transfer is attempted past the maximum memory address. This feature prevents 'wrap-around' in memory.

4.5 Final Address Register

The Final Address Register (FAR) is implemented by four quad latches (Sheet 5). This register, like AR and AAR, is loaded by the Processor under control of the Load/Unload Sequencer. The outputs of this register are used exclusively by the Match circuit to determine when the final address of the transfer is reached.

4.6 Memory Data Register and Data Buffer

The Memory Data Register (MDR) (Sheet 6) is a 16-bit register composed of 16 edge triggered JK flip-flops. In the Memory Read mode, the MDR is first cleared by Clear Data Register (CDR0) (4R2) and then direct set by each active bit on Memory Strobed Data Lines MS000:150 (Sheet 6). During a Memory Write, the data, in double rail format, present at the J and K inputs to the MDR, is toggled into the flip-flops on the trailing edge of either Load Data Register High (LDRH0)(649) or Load Data Register Low (LDRL0)(6J9).

As soon as the MDR is loaded, if the Data Buffer (DB) is empty (as determined by the inactive state of the Buffer Active flip-flop)(3H1), the MDR contents are loaded into the DB (Sheet 6) by Load Data Buffer (LDB1)(357). Information present in the DB is, in turn, either written into memory via Memory Data Lines MD000:150 or sent to the device on Private Data Lines PD000:150.

4.7 Data Transfer Circuit

Refer to Figure 3 for Memory Read timing diagrams and Figure 4 for Memory Write timing diagrams. The Memory Read timing diagram shows the timing of a three byte transfer, in the Byte mode, of 2,000,000 bytes/second. Figure 4 shows a transfer of two halfwords, in the Halfword mode, to a slower device.




Figure 3. Memory Read (Byte Mode)

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.




Figure 4. Memory Write (Halfword I/O Mode)

A GO Command to the Selector Channel sets the Busy flip-flop which generates the End of Busy Set pulse (EBS1)(3K8).

In the Memory Read mode, EBS1 is decoded by the Branch Gate circuit and SREQ0 is generated. Thus, a request for memory is initiated. When the halfword of data is present in the MDR, the End of Memory Transfer pulse (EMX1)(4R6) becomes active and the Branch Gate circuit once again requests memory and generates Set Status Transfer (SSX0)(3S5) and Load Data Buffer (LDB1) (3S7). These signals initiate the transfer to the device and load the Data Buffer (DB) respectively.

SSX0 sets the Status Request flip-flop (3F6) which activates the Private Status Request control line (PSR0)(3G6) to the active device on the private SELCH Bus. This Status Request examines the four least significant bits of the Status Byte. If any of the three least significant bits (EX, EOM, or DU) are set, the transfer is terminated by resetting the Busy flip-flop (3F3). The assumption is made that each of these status bits remain reset for the remainder of this discussion. With Bit-12 (Busy) of the Status Byte reset, the Data Transfer flip-flop becomes set (3F7). Data Transfer (DX0)(3E1) inhibits the generation of PSR0, which causes Private Sync (PSYN1)(4B4) from the device to become inactive. This enables Engage to go high (ENGI)(3D8), which allows the Private Data Available control line (PDA0)(3H5) to become active. The Private Data Available/Request signal (PDAR1)(3H5), generated whenever a Private Data Available (PAD0) or Private Data Request (PDR0) signal is active, will then clear the Status Request flip-flop. Upon receipt of Sync from the device, PSYN1 active, the Data Transfer flip-flop becomes reset and ENGI goes low, disabling PAD0. When the Sync is removed by the device, an 80 nanosecond End of Data Transfer pulse is generated (EDX0) (3J8) which increments the Auxiliary Address Register and is used by the Branch Gate circuit to generate a function in accordance with the truth table for EDX on Sheet 3. This cycle continues until termination of the transfer is detected.

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

In the Memory Write mode, WT1 active (3F5), EBS1 is used to generate SSX0, and the Branch Gate circuit directs the loading of a halfword of data into the DB before a memory request is made. The transfer of data from the device is the same as described in the Memory Read mode, except that ENG1 is used to generate the Private Data Request control line (PDR0)(3H5) rather than PDA0. Data from the device is loaded into the MDR on the trailing edge of either Load Data Register High (LDRH0)(2R2) or Load Data Register Low (LDRL0)(2R2), depending on which eight bits are being loaded. In the Halfword Transfer mode, both LDRH0 and LDRL0 are generated simultaneously. With WT1 active, the generation of EDXI is delayed by activating the clear input to the one-shot (3H8) when the Buffer Active flip-flop is set (BACT1)(3H1), if either the transfer to the device is on an odd boundary or when a Match is detected (MCH0)(5J2). This prevents the reloading of the Data Buffer (DB) before the last halfword has been written into memory.

4.8 RACK0/TACK0 Contention Circuit

The Selector Channel directs the propagation of the Acknowledge signal to lower priority devices on the Multiplexor Channel Bus as well as devices on the private SELCH Bus. If the Selector Channel Attention flip-flop (4B4) is set, the SELCH captures the Receive Acknowledge signal (RACK0) (4B3), place its device address on the Data Lines and return Sync to the Processor, Attention Sync (ATSYN0)(4F4) active. If the Attention flip-flop is reset, RACK0 is propagated as either Private Transmit Acknowledge (PTACK0)(4F2) or Transmit Acknowledge (TACK0)(4F3). Since devices on the private SELCH Bus have a higher interrupt priority than devices below the SELCH on the MPX Bus; if the Private Attention Test line is active (PATN0) (4B1), PTACK0 is generated rather than TACK0. Note that when MSC0 is high (3F4), PATN0 is disabled so that a device on the private SELCH Bus may not interrupt the Processor while the SELCH is active.

5. MAINTENANCE, TROUBLE SHOOTING, AND TEST

Before attempting any maintenance or testing, insure that the necessary back panel modifications and SELCH board option strapping have been made in accordance with the NS Selector Channel Installation Specification 02-232M01A20.

To insure a 2,000,000 Byte/second transfer rate in the Byte Transfer Mode, it is necessary to limit the maximum delay between PDA0, PDR0, and PSR0 and the return of Sync from the device (PSYN0), to 30 nanoseconds. In addition, the device must be ready for the next byte of data, Busy Status Bit reset, whenever a Status Request is made. Field testing of this device is contingent upon the user having appropriate software and hardware available with which to exercise the Selector Channel. There are no adjustments associated with this device. Do not install Terminator Boards 35-433 or 35-434 on the SELCH bus if a transfer rate of 2,000,000 Bytes/second is to be maintained in the Byte (8 Bit) Mode. The SELCH Bus should be contained on a single 15 inch chassis if no terminators are used.

6. MNEMONICS

The following list provides a brief description of each mnemonic found in the SELCH. The source of each signal on Functional Schematic 02-232M01D08 is also provided.

MNEMONIC	MEANING	SCHEMATIC LOCATION
AAR001:151	Outputs of the Auxiliary Address Register	5F1-5F9
ACT0	Accept - Request for memory accepted by Processor	4H1
AD1	Address - Active when SELCH is addressed	2K7
ADRS0	Address control line from MPX-Bus	4B8
AG081:151	Address Gated Lines - Output of Address Strap	1E3 - 1E8
ATN0	Attention - Attention to Processor	4F1
ATSYN	Attention Sync - Generated by an Acknowledge Attention from Processor	4F4
BACT1	Buffer Active - Indicates that valid data is present in the DB	3H1
BSY	Busy - Indicates a data transfer is in progress	3F3
CDR0	Clear Data Register - Clears MDR prior to loading from MS000:150	4R2
CBSY0	Clear Busy - Terminates transfer when a match is detected	3M3
CL070	Control Line 7 - Control Line from MPX-Bus	4B6
CLG1	Control Line Gate - Gates Private Control Lines	1C2

MNEMONIC	MEANING	SCHEMATIC LOCATION
CLUS0	Clear Load/Unload Sequencer - Clears Sequencer	3S2
CMD0	Command Control Line from MPX-Bus	4B8
CMG	Command Gated by AD1	2S7
CO0	Carry Out of the AAR - Prevents Memory 'Wrap-around'	5A1
D000:150	Data Lines from MPX-Bus	1A3 - 1A8 2A1 - 2A8
DA0	Data Available Control Line from MPX-Bus	4B7
DLG0	Data Line Gate - Gates Data Lines and Private Data Lines	1R2 - 1D3
DB001:151	Outputs of Data Buffer	6G2 - 6G9 6R2 - 6R9
DR0	Data Request Control Line from MPX-Bus	4B7
DRG0	Data Request Gated by AD1	2L5
DX	Data Transfer flip-flop	3F8
EBS1	End of Busy Set - Signals the start of a SELCH transfer	3J4
EDX1	End of Data Transfer - Signals the end of a device transfer	3J8
EMX1	End of Memory Transfer - Signals the end of a memory transfer	4R7
EN0	Enable from Memory Bus	4H2
ENG1	Engage - Gates either PDS0 or PDR0	3D8
ENMDR1	Enable Memory Data Register Read - Gates contents of MDR to MD000:150	4R6
ENMDW1	Enable Memory Data Register Write - Gates contents of DB to MD000:150	4R3
ENMS1	Enable Memory Strobe - Gates contents of MS000:150 to MDR	4R4
HW0	Halfword Control Line from MPX-Bus	1D2
INH0	Inhibit from Memory Bus	4H5
LARH0	Load Address Register High - Loads AAR and AR, Bits 00:07	2R2
LARL0	Load Address Register Low - Loads AAR and AR, Bits 08:15	2R2
LDB1	Load Data Buffer - Load contents of MDR to DB	3S2
LDRH0	Load Data Register High - Loads MDR Bits 00:07	3F8
LDRL0	Load Data Register Low - Loads MDR Bits 08:15	3H9
LFRH0	Load Final Address Register High - Loads FAR Bits 00:07	2S3
LFRL0	Load Final Address Register Low - Loads FAR Bits 08:15	2S3
MA000:140	Memory Address Lines to Memory Bus	5R1 - 5R8
MCH1	Match - Indicates a match between AAR and FAR	5J6

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
MD000:150	Memory Data Lines to Memory Bus	6G1 - 6G8 6R1 - 6R8
MS000:150	Memory Strobed Data Lines from Memory Bus	6A1 - 6A8 6H1 - 6H8
MSC0	Multiplexor SELCH Control flip-flop	3F4
PADRS0	Private Address Control Line to SELCH Bus	4F8
PATN0	Private Attention from SELCH Bus	4B1
PCL070	Private Control Line 7 to SELCH Bus	4R6
PCMD0	Private Command Control Line to SELCH Bus	4F8
PD000:150	Private Data Lines - SELCH Bus	2F1 - 2F8 1S3 - 1S9
PDA0	Private Data Available Control Line to SELCH Bus	3H5
PHW0	Private Halfword Control Line from SELCH Bus	1A1
PSR0	Private Status Request Control Line to SELCH Bus	3H6
PSYN0	Private Sync from SELCH Bus	4B5
PTACK0	Private Transmit Acknowledge to SELCH Bus	4F2
RACK0	Receive Acknowledge from MPX-Bus	4B5
RBA0	Reset Buffer Active - Resets Buffer Active flip-flop	3M2
REQ0	Request - Request for memory cycle to Memory Bus	4R5
SCLR0	System Clear - Initialize Signal	4H4
SGAD1	Set Gate - Sets Address flip-flop	2LR
SR0	Status Request Control line from MPX-Bus	4B6
SREQ0	Set Request - Initiates a request for memory	3S4
SSX0	Set Status Transfer - Sets the Status Request flip-flop.	3S5
SX	Status Transfer - Status Request flip-flop	3F6
SYN0	Sync to MPX-Bus	2S5
TAC0	Transmit Accept - To lower priority DMAs	4R1
TACK0	Transmit Acknowledge - To lower priority devices on MPX Bus	4F3
TAAR0	Toggle Auxiliary Address Register - Increments AAR	3M1
TAR0	Toggle Address Register - Increments AR	4S7
UAAH0	Unload Auxiliary Address Register High -- Unloads AAR Bits 00:07	2R4
UAARL0	Unload Auxiliary Address Register Low - Unloads AAR Bits 08:15	2R4
WT	Write flip-flop	3F5
VRT0A	Write to Memory Bus, when selected	4R3

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

AUTO LOADER

M71-103

AUTOMATIC LOADER

INFORMATION SPECIFICATION

1. INTRODUCTION

The Automatic Loader consists of a logic card connector, cable, and switch panel which connects onto CPU-LO board Connector 3 (Display Connector). The Automatic Loader provides a means of applying power to the Processor via a LOCK/ON/OFF switch, initializing the Processor (INIT), and starting a resident program (EXE). The micro-program in the Processor fetches a device address and a command byte from the Automatic Loader on its power up sequence, when enabled. This information is used to load a program from the specified device.

This information specification covers installation and operation of the Autmoatic Loader.

2. INSTALLATION

The Automatic Loader is installed on CPU-LO board Connector 3, and to the 25-327 Terminal Strip, Positions C1 and C2. Refer to Figure 1. Prior to installation, the Automatic Loader must be modified to specify the appropriate device number and command byte. The Automatic Loader is initially equipped with a device number of X'FF' and a command of X'FF'. Refer to Functional Schematic 02-325C08 for the information necessary to change the device and command designations.




Figure 1. CPU-LO Board Connection

3. OPERATION

Refer to Figure 2 during this description.




Figure 2. Switch Features

OFF/ON/LOCK

Power switch. This is a three position key operated security lock switch which controls primary power to the system. When placed in the OFF position, the testable Primary Power Fail signal (PPF) goes active which causes a power fail indication and removes the DC voltages to the system. In the ON position, DC power is applied to the Processor. In the LOCK position, the power remains on but the EXE and INIT switches are disabled.

INIT

Initialize switch. The Initialize switch generates the testable PPF signal. The micro-program responds to PPF by saving the Processor status in main memory and then doing a Command Power Down to initialize the system.

EXE

Execute switch. The Execute switch generates the testable Console Attention signal (CATN0). The micro-program always assumes the Run mode in response to the Automatic Loader CATN0 (EXE), except when the Program Load switch is in the Enable position.

PROGRAM LOAD

Program Load switch. The Program Load switch determines whether or not an auto-load is to be performed after the system is initialized or upon power up. If the Program Load switch is in the Enable position, upon initialization or power up, an automatic load is performed from the device number specified by the Automatic Loader logic card.

The micro-program determines that the Automatic Loader option has been selected by the unique status of the display controller; namely a zero in Bit 4 of the status and a one in Bit 7. The state of the Program Load switch is presented to the Processor as Bit 6 of the display status. On power up or initialize, the micro-program determines that the Automatic Loader option is present, then does two data requests from the device number '01' (Automatic Loader). The first data byte received is the device number from which an automatic load is to be performed and the second data byte is an appropriate output command for that device. The device number and command byte are a function of the Automatic Loader logic card.

NOTE

The type device used must be able to respond with data with one Output command. This device must also have a valid status (busy only or all zeros) immediately after the Output command. The first data byte read must be valid data.

Figure 3 shows the data format for automatic loading. This data may be appended to a system program or may be a stand-alone program used as a general purpose boot loader. Appendix 1 is an example of the latter.




Figure 3. Data Format for Automatic Loading

On the completion of the Auto-Load, the micro-program commences to execute the User program from the Memory Address specified by L₁ (third and fourth bytes). Note that if Bit 0 of the PSW, as specified by the first byte, is set, the Processor goes to the "Wait" state. Program execution then begins when the Execute switch is operated.

APPENDIX 1

GENERAL BOOT LOADER PROGRAM

1. PROGRAM DESCRIPTION

The General Boot Loader Program automatically sets the Binary Input Device definition to the device number and command byte associated with the Automatic Loader logic card.

General Boot Loader Program

0048	8000	ORG	X'0048'
004A	0050	DC	X'8000' START SET WAIT BIT
004C	0050	DC	START,END
004E	005D		
0050	2401	START	LIS 0,1 SET REGISTER 0
0052	D900		RH 0,X'78' READ DEVNO AND COMMAND
0054	0078		
0056	D500	AL	X'CF' DO AUTO LOAD
0058	00CF		
005A	4300	B	X'80'
005C	0080		
		END	EQV *-1

The above program places the Processor in the Wait state after loading. When the Execute switch is operated, the device number and command byte associated with the Boot Loader logic card is read into location X'0078', the binary input device specification. Then, the Auto Load instruction is executed.

2. PROGRAM CREATION

The user can prepare an eight bit tape of this program on any INTERDATA Processor equipped with a display panel by loading CLUB (03-013) or an equivalent program; then, key the program into memory. Use the 'Q' directive with limits of X'0048' through X'005D'. (Any program can be used which generates an eight bit tape. Note that the tape must not be punched with a leading X'F0' as occurs with some operating systems when punching eight bit paper tape.)

3. OPERATION PROCEDURES

Use the following procedure to load programs using the General Boot Loader Program.

1. Place the PROGRAM LOAD switch in the ENABLE position.
2. Apply power to the appropriate input device (e.g., Teletype) and place the General Boot Loader tape in the device with the first character over the read station.
3. Turn the Power switch to the ON position.
4. Note that if a Teletype is used as the input device, place the lever on the TTY reader to the "START" position.
5. The Processor reads the tape and then halts. Any program that can be loaded with a standard 50 Sequence, (AL X'CF') can now be loaded.
(B X'80')
6. Place the appropriate paper tape in the Binary Input Device and momentarily depress the EXE switch. The 50 Sequence which was loaded by the Automatic Loader now begins execution.

4. USAGE

Using a Boot Loader Program that establishes the standard 50 Sequence in memory, in general, the following programs can be run on a Model 7/16 with the Automatic Loader option.

1. Any M10 Tape can be loaded immediately after loading the 50 Sequence (i.e., General Loader, Rel Loader, Basic Assembly, BOSS, or DOS object tape).
2. Any M08, M09, M16, or M17 program tape can be loaded with the General Loader or Rel Loader, provided it has an end transfer address (i.e., CLUB, Memory test, or Processor test).
3. Any M14 Tape can be loaded after CLUB has been loaded and executed to modify the 50 Sequence with an appropriate ending address.

APPENDIX 2

ALTERNATE BOOT LOADER PROGRAM

The following listing shows an alternate program designed to be loaded from a TTY. The information loaded comprises a standard '50 Sequence' with device definition table. After loading, the program issues an X-OFF to the TTY to stop the paper tape. Then an asterisk is printed to indicate that the 50 Sequence is in memory and ready. Execution of the 50 Sequence is begun by depressing the Break key on the TTY. This program issues an X-ON to the TTY to start the tape advancing through the reader before the 50 Sequence is begun.

INTERDATA MODEL 7/16 AUTO-BOOT LOADER

PAGE 1

*	*	*	*	*
* ROUTINE IS AUTOMATICALLY LOADED FROM TTY ON				
* POWER UP OR INITIALIZE. AFTER LOAD, TTY READER				
* IS TURNED OFF AND AN ASTERISK IS PRINTED. THE				
* OPERATOR THEN PLACES GENERAL LOADER OR REL LOADER				
* PAPER TAPE IN TTY READER. DEPRESS BREAK KEY				
* ON KEYBOARD TO START AUTOLOAD SEQUENCE.				
*	*	*	*	*
0008 RET EQU 8				
0009 STAT EQU 9				
000A TTY EQU 10				
000B TWRT EQU 11				
000C TRFAD EQU 12				
000D DAT EQU 13				
000E OUT EQU 14				
000F XON EQU 15				
*	*	*	*	*
0048 ORG X#0048'				
*	*	*	*	*
0048 0100 DC X#0100*,START PSW AND LOC				
0058 0050 DC LOAD START ADDRESS				
004E 0093 DC END END ADDRESS				
*	*	*	*	*
0050 D500 LOAD AL X#CF*				
00CF				
0054 4300 B X#80*				
0080				
*	*	*	*	*
0058 D1A0 START LM TTY,DATA SET UP REGISTERS				
0080				
005C 9EAB OCR TTY,TWRT WRITE MODE				
005E 018E BALR RET,OUT XOFF				
0060 940D EXBR DAT,DAT				
0062 018E BALR RET,OUT				
0064 9FAC OCR TTY,TREAD READ MODE				
0066 9DA9 SSR TTY,STAT				
0068 2241 BFBS 4,1 WAIT FOR BREAK				
006A 9EAB OCR TTY,TWRT WRITE MODE				
006C 08DF LHR DAT,XON				
006F 018E BALR RET,OUT XON				
0070 9DA9 SSR TTY,STAT WAIT FOR				
0072 2091 BTBS 9,1 XON CHARACTER				
0074 4300 B LOAD DO AUTO LOAD				
0050				
*	*	*	*	*
0078 0294 DC X#0294' BINDV				
007A 0298 DC X#0298' BOUTDV				
007C 0294 DC X#0294' SINDV				
007E 0298 DC X#0298' LISTDV				
*	*	*	*	*
0080 0002 DATA DC 2				
0082 0098 DC X#98*				

0084	0094	DC	X'94'
0086	2A93	DC	X'2A93'
0088	008C	DC	OUTPUT
008A	0091	DC	X'91'
008C	9DA9	OUTPUT	SSR TTY,STAT
008E	20F1	BTBS	15+1
0090	9AAD	WDR	TTY,DAT
0092	0308	BR	RET
0093		END	EQU *--1
0094		END	

NO. ERRORS

DAT	000D
DATA	0080
END	0093
LOAD	0050
OUT	000F
OUTPUT	008C
RET	0008
START	005B
STAT	0009
TREAD	000C
TTY	000A
TWRT	000B
XON	000F

TEST AID



M49-410

TEST AID

INFORMATION SPECIFICATION

1. INTRODUCTION

This Information Specification covers installation, operation, and maintenance of the M49-410 Test Aid (02-276) and the associated logic in the Processor. Refer to 02-276D08 for schematics of the M49-410 Test Aid.

2. GENERAL DESCRIPTION

The Test Aid, consists of a switch/display panel and a 17-229 logic card which attaches to the 35-446 CPU-HI board. The Test Aid provides the ability to examine the addresses of the micro-code and to stop Processor clocks at option.

3. INSTALLATION

This section provides the information necessary to install the Test Aid on the Processor.

The installation procedure is:

1. Remove the display from the chassis.
2. Place Test Aid logic card over pins on CPU-HI board (installed in Slot 6 of CPU chassis) (refer to Figure 1) and press down until Test Aid logic card rests on spacers on CPU-HI board. The switch/display panel assembly may be placed on a table or mounted on the chassis as shown in Figure 2.

CAUTION

Refer to Section 12 for use of extender boards.




Figure 1. Test Aid Installation

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.




Figure 2. Switch Panel Mounting

4. POWER

Power and ground are supplied by the CPU-III board. There are no other power requirements.

5. OPERATION

Refer to Figure 3 during the operating description. The 12 light-emitting diodes (LEDs) numbered 4-15 display the contents of the ROM Address Register. The numbers assigned to the LEDs correspond to the ROM Address Register bits. The 12 toggle switches labelled 4-15 provide the ability to set-up a match address. The Test Aid logic stops the Processor clocks when the selected "match address" is in the ROM Address Register and the Address Match switch is in the ON (up) position.




Figure 3. Switch Panel

6. ADDRESS MATCH SWITCH

After selecting an address on the Address Switches, place the Address Match in the ON (up) position. When the ROM Address Register of the Processor contains the "match address", the Processor clocks are stopped on the next clock. The Address Match Switch feature can also be used to interrupt and continue micro-code loops. Follow the procedure for address matching. Select an address within a micro-code loop. Once the match has been found, depressing the Clock Advance (ADV) switch once allows the micro-code to go through the loop and match on the selected address again.

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

NOTE

The LED display in most cases is one increment ahead of the match address. The micro-code instruction at the address selected has been executed or is one clock into execution when the match occurs and the Processor clocks stop.

7. CLOCK ADVANCE SWITCH

The Clock Advance switch allows the Processor to generate one clock each time it is depressed when the Address Match or Single switches are in the ON (up) position.

8. SINGLE SWTCII

When the Single switch is in the ON (up) position, the Processor clocks are stopped. With this switch ON the micro-program may be executed in a micro-instruction at a time by depressing the Clock ADVance switch.

9. ADDRESS SYNC

Address Sync is a BNC connector whose output is a low going signal that becomes active when the Address switches and the contents of the ROM Address Register compare. The contents of the ROM specified by the ROM Address Register will not be loaded into the ROM Data Register until the next clock RD (CKRD0).

10. OPTION

Pins 'A' and 'B' are normally wired together. Pin 'A' is the output of a comparator that compares the ROM Address Register and the Address switches. When they compare, the signal on Pin A goes high (+5 VDC) causing Processor clocks to stop. Removing the wire between Pins 'A' and 'B' provides a means to bring in any high active signal on Pin 'B' to stop Processor clocks. Removing the wire between 'A' and 'B' will remove the capability to stop Processor clocks on address match. See Figure 4.




Figure 4. Option Connections


11. TEST AID MAINTENANCE

11.1 Timing


This section defines timing sequences (Figure 5) in the logic of the Test Aid and associated logic in the Processor. Refer to (01-058D08) the Processor schematics, Sheet 13, Clock Control, for logic detail of the clock stop.

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

TIMING CHART FOR ADDRESS MATCH



TIMING CHART FOR SINGLE STEPPING



* MSTOPO IS A CLOCK STOPPING SIGNAL INTERNAL TO THE MODEL PROCESSOR.
WHEN ACTIVE ALL PROCESSOR CLOCKS EXCEPT CLK1, BCLK1 AND BCLK0 ARE STOPPED.

Figure 5. Test Aid Timing

11.2 Mnemonic Definitions

- ADRMCH1 - This signal is active when the contents of the ROM Address Register and the Address switches are equal.
- ADVCO - Flip-flop output which goes active when the ADV switch is depressed, inactive when the ADV switch is released.
- BCLK0 - Derived from the Processor. This is a clock that cannot be stopped by any clock stop in the Processor. BCLK0 width is typically 60 nanoseconds and the period is typically 250 nanoseconds.
- FADV0 - When active, allows FITIT0 to be inactive for one clock period. If ADVCO and BCLK0 are active at the same time, the FADV0 flip-flop sets.
- FTITO - This flip-flop is reset by Single switch ON, Address Match switch ON, and a match address.

MCH06-150 - When active indicates that a particular address switch has been selected.

RAR06-150 - ROM Address Register outputs indicating the address of the micro-instruction to be executed on the next clock.

12. USE OF MODEL 70 EXTENDER BOARD (11-103) ON THE PROCESSOR

12.1 Hazards

All Model 70 extender boards, below revision level 11-103R02, when used to extend Processor boards, present two hazards.

1. All stiffening metal on the extender board when being plugged in becomes +5VDC. This hazard exists with either Processor board on the extender.
2. When the Test Aid is installed and the CPU-LO is on the extender board, a stiffening bar located on the underside of the extender board rests on top of the Test Aid logic card and forces it down possibly causing a short.

12.2 Modification

The following information describes how to modify the 11-103R01 extender board:

1. Pins 200-0, 200-1, 241-0 and 241-1 are tied into the ground bus of the extender board. These pins in the Processor are +5VDC. Both ends of the extender board tie these pins to the extender board ground but via feedthrough holes causing the ground bus to become +5VDC. Cut the copper between these feed-through holes and the extender board ground bus. Add a strap from the copper run of Pins 101-0, 101-1, 140-0 and 140-1 to the adjacent ground shield to restore the continuity of back panel ground to extender board ground.
2. Remove stiffening bar on underside of extender board. Three new clearance holes must be drilled so that the stiffening bar mounts horizontally rather than vertically. The original screws may bottom out; if so, use #4-40 x 5/8 screws. Refer to Figure 6.

After this change is made, care should still be taken to insure that the Test Aid logic card is not shorting to the stiffening bar.




Figure 6. Stiffening Bar

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

MICRO-PROGRAMS



* MODEL 7/16 WITHOUT HIGH SPEED ALU
 *
 * COPYRIGHT INTERDATA INC. MARCH 1974
 * MARCH 7, 1974
 *
 * IFA GABBERT
 *
 0022 PTR EQU '22'
 0024 APSW EQU '24'
 0026 ALOC EQU '26'
 0030 ILPSW EQU '30'
 0038 OIPSW EQU '38'
 0040 OIPSW EQU '40'
 0048 DFPSW EQU '48'
 0060 SPTABL EQU '60'
 *
 *
 * BEGIN INSTRUCTION DECODING
 * INSTRUCTION READ IS IN PROGRESS
 *
 000 3E8FC START B ATN+CATN+SNGL+MAFL,HELP TEST FOR INTERRUPTS
 *
 * IF NO INTERRUPTS, CONTINUE INSTRUCTION FETC.
 *
 001 0E228 C LOC,LOC,INC INCREMENT LOC
 002 900CC L AR,YS,MR+D1 VECTOR THRU DROM1
 *
 * IF RR OR SF, DROM SUPPRESS MR
 * AR CONTAINS SECOND OPERAND
 * IF RX OR RS, AR CONTAINS INDEX VALUE
 *
 *
 * COMMON RS
 *
 003 0E228 RS C LOC,LOC,INC INCREMENT LOC
 004 38406 L AMOD,RSX
 005 20C8C L AR,MDR,D2
 * 2ND OPERAND TO AR, VECTOR THRU DROM2
 *
 006 0A882 RSX A MDR,MDR,NF+NC FORM A+(X2)
 007 20C8C L AR,MDR,D2
 * 2ND OPERAND TO AR, VECTOR THRU DROM2
 *
 * ILLEGAL INSTRUCTIONS TRAPPED IN DROM2
 *
 008 02C02 ILEG LI AR,2
 009 0C22C S LOC,LOC DECREMENT LOC
 00A 02A30 LI MAR,ILPSW
 00B 301C1 B GENSWP DC PSW SWAP
 *
 *
 * COMMON RX
 *
 00C 38410 RX B AMOD,RXX
 00D 80ABC L MAR,MDR,MR FETCH (A)

00E	0E228	C	LOC,LOC,INC	INCREMENT LOC	71600560	
00F	20C8C	L	AR,MDR,D2		71600570	
		*	2ND OPERAND TO AR, VECTOR THRU DROM2		71600580	
		*			71600590	
010	8AA82	RXX	A	MAR,MDR,MR+NF+NC	FETCH (A+(X2))	71600600
011	0E228		C	LOC,LOC,INC	INCREMENT LOC	71600610
012	20C8C		L	AR,MDR,D2		71600620
		*	2ND OPERAND TO AR, VECTOR THRU DROM2		71600630	
		*			71600640	
		*			71600650	
		*	STORE HALFWORD (ENTERED FROM DROM1)		71600660	
		*			71600670	
013	38415	STH	B	AMOD,STHX		71600680
014	20A8C		L	MAR,MDR,D2	ADDRESS A	71600690
		*	* GO THRU DROM2 TO STH1		71600700	
		*			71600710	
015	0AA8C	STHX	A	MAR,MDR	ADDRESS A+(X2)	71600720
016	4090C	STH1	L	MDR,YD,MW	STORE	71600730
017	0E228		C	LOC,LOC,INC	ADRS NEXT	71600740
018	C0E0C	NOCCC	L	FLR+PSW+IR	NO CC CHANGE	71600750
		*			71600760	
		*			71600770	
		*	* SHORT IMMEDIATES		71600780	
		*			71600790	
019	02C0F	SHORT	LI	AR,'F'		71600800
02A	24C82		N	AR,MDR,NF+NC+D2	VECTOR THRU DROM2	71600810
		*			71600820	
		*			71600830	
		*	* NH,NHI,NHR		71600840	
		*			71600850	
02B	C510C	NH	N	YD,YD,IR		71600860
		*			71600870	
		*			71600880	
		*	* OH,OHI,OHR		71600890	
		*			71600900	
02C	C710C	OH	O	YD,YD,IR		71600910
		*			71600920	
		*			71600930	
		*	* XH,XHI,XHR		71600940	
		*			71600950	
02D	C910C	XH	X	YD,YD,IR		71600960
		*			71600970	
		*			71600980	
		*	* LH,LHI,LHR,LIS		71600990	
		*			71601000	
02E	C70CC	LH	O	YD,NULL,IR		71601010
		*			71601020	
		*			71601030	
02F	CDOOC	LCS	S	YD,NULL,NC+IR		71601040
		*			71601050	
		*			71601060	
		*	* CH,CHI,CHR		71601070	
		*			71601080	
02G	0890C	CH	X	MDR,YD	COMPARE SIGNS	71601090
02H	30824		B	L,DIFFER		71601100
		*	SIGNS ALIKE, SUBTRACT TO SET FLAGS		71601110	
02I	02E00		LI	FLR+0		71601120

			*	71601130
			* CLH,CLHI,CLHR	71601140
			*	71601150
023	CC00C	CLH	S AR,YD,IR	71601160
		*		71601170
024	00D06	DIFFER	L AR,YD,SL+CO	71601180
025	C6D01		O AR,YD,NA+NC+IR	SET C=1ST OP SIGN SET G,L & FETCH NEXT 71601190
		*		71601200
		* ACH,ACHR		71601210
		*		71601220
026	00E0C	ACH	L FLR,PSW	PROPAGATE FLAGS 71601230
		*		71601240
		* AH,AHI,AHR,AIS		71601250
		*		71601260
027	CB10C	AH	A YD,YD,IR	71601270
		*		71601280
		*		71601290
		* SCH,SCHR		71601300
		*		71601310
028	00E0C	SCH	L FLR,PSW	PROPAGATE FLAGS 71601320
		*		71601330
		* SH,SHI,SHR,SIS		71601340
		*		71601350
029	CD10C	SH	S YD,YD,IR	71601360
		*		71601370
		*		71601380
		*		71601390
		* BXLE,BXH		71601400
		*		71601410
02A	3842C	BXLH	B AMOD,BXLHX	71601420
02B	02C00		LI AR,O	71601430
02C	0A882	BXLHX	A MDR,MDR,NF+NC	71601440
02D	00D2C		L AR,YDP1	71601450
02E	0E228		C LOC,LOC,INC	71601460
02F	0A542		A MRO,YDM1,NF+NC	(R1)+(R1+1) 71601470
030	0124C		L YDP1,MRO	INDEX 71601480
031	0002C		L AR,YDP1	NOP 71601490
032	20C4C		L AR,MRO,D2	71601500
		* INCREMENTED INDEX TO AR,VECTOR THRU DROM2		71601510
		*		71601520
033	0CD04	BXH	S AR,YD,CO	COMPARE 71601530
034	34038		B C,BRANCH	BRANCH IF INDEX GREATER 71601540
035	C0E0C	NOBRAN	L FLR,PSW,IR	71601550
		*		71601560
		*		71601570
036	0CD04	BXLE	S AR,YD,CO	COMPARE 71601580
037	34035		B C,NOBRAN	BRANCH IF INDEX NOT GREATER 71601590
038	0028C	BRANCH	L LOC,MDR	DO BRANCH 71601600
039	C0E0C		L FLR,PSW,IR	71601610
03A	00000		DC O	FILLER 71601620
		*		71601630
		*		71601640
		*		71601650
		* BAL,BALR (AR=BRANCH ADRS)		71601660
		*		71601670
03B	0102C	BAL	L YD,LOC	DO LINK 71601680
03C	062CC		O LOC,NULL	DO BRANCH 71601690

03D	C0E0C	L	FLR,PSW,IR	71601780	
	*			71601710	
	*			71601720	
	*			71601730	
	*			71601740	
03E	30442	BTC	B	MSK,DOB	71601750
03F	00A2C	N0B	L	MAR,LOC	71601760
040	C0E0C		L	FLR,PSW,IR	71601770
	*			71601780	
	*			71601790	
	*			71601800	
	*			71601810	
	*			71601820	
041	3043F	BFC	R	MSK,N0B	71601830
042	062CC	D0B	O	LOC,NULL	71601840
043	C0E0C		L	FLR,PSW,IR	71601850
	*			71601860	
	*			71601870	
	*			71601880	
	*			71601890	
044	01190	ATR	L	YD,IO,ACK	71601900
045	02E00		LI	FLR,0	71601910
	*			71601920	
	*			71601930	
046	01900	RRIO	L	IO,YD	71601940
047	01910		L	IO,YD,ADRS	71601950
048	209CF		L	MDR,YS,CS+D2	71601960
	*			71601970	
	*			71601980	
049	01190	AI	L	YD,IO,ACK	71601990
04A	02E00		LI	FLR,0	71602000
	*			71602010	
	*			71602020	
	*			71602030	
04B	01900	RXIO	L	IO,YD	71602040
04C	01910		L	IO,YD,ADRS	71602050
	*			71602060	
	*			71602070	
	*			71602080	
04D	0E228	STR	C	LOC,LOC,INC	71602090
04E	38450		R	4M0D,STBX	71602100
04F	A0A8C		L	MAR,MDR,MR+D2	71602110
	*			71602120	
050	AAA82	STBX	A	MAR,MDR,NF+NC+NR+D2	71602130
	*			71602140	
	*			71602150	
	*			71602160	
	*			71602170	
	*			71602180	
051	02CFF	STBR	LI	AR,'FF'	71602190
052	04DCC		N	AR,YS	71602200
053	089CC		X	MDR,YS	71602210
054	02CFF		LI	AR,'FF'	71602220
055	04D0C		N	AR,YD	71602230
056	2768C		O	YS,MDR,D2	71602240
	*			71602250	
	*			71602260	
057	4090F	STB1	L	MDR,YD,CS+MW	71602270

053	00A2C		L	MAR,LOC	ADRS NEXT INSTR	71602E70
059	C0E0C		L	FLR,PSW,IR		71602E80
	*					71602E90
	*					71602E90
05A	02CFF	LBR	LI	AR,'FF'		71602E90
058	251CC		M	YD,YS,D2	TO NOCCC	71602E90
	*					71602E90
	*					71602E90
05C	00C8F	LB	L	AR,MDR,CS		71602E50
05D	024FF		LI	MRO,'FF'		71602E60
05E	0504C		M	YD,MRO	LOAD LU	71602E70
05F	00A2C		L	MAR,LOC	ADRS NEXT INSTR	71602E80
060	C0E0C		L	FLR,PSW,IR		71602E90
	*					71602E90
	*					71602E90
061	02CFF	CLB	LI	AR,'FF'	1ST OP BYTE	71602E10
062	0450E		M	MRO,YD,NF		71602E20
063	00C8F		L	AR,MDR,CS		71602E40
064	026FF		LI	MR1,'FF'		71602E50
065	04C6E		N	AR,MR1,NF	2ND OP BYTE	71602E60
066	0CC4C		S	AR,MRO	DO COMPARE	71602E70
067	C0A20		L	MAR,LOC,NC+IR		71602E80
	*					71602E90
	*					71602E90
068	211CF	EXRR	L	YD,YS,CS+D2	TO NOCCC	71602E00
	*					71602E10
	*					71602E20
	*					71602E30
	*					71602E40
	*					71602E50
069	01883	WD	L	IO,MDR,CS		71602E60
06A	01887		L	IO,MDR,CS+DA	DATA AVAILABLE	71602E70
06B	C0A2C		L	MAR,LOC,IR		71602E80
	*					71602E90
	*					71602E00
06C	01784	RDR	L	YS,IO,DR	DATA REQUEST	71602E10
06D	C0A2C		L	MAR,LOC,IR		71602E20
	*					71602E30
	*					71602E40
06E	00983	RD	L	MDR,IO,CS		71602E50
06F	00987		L	MDR,IO,CS+DR	DATA REQUEST	71602E60
070	4088C		L	MDR,MDR,MW	STORE IT	71602E70
071	C0A2C		L	MAR,LOC,IR		71602E80
	*					71602E90
	*					71602700
	*					71602710
072	01788	SSR	L	YS,IO,STAT	STATUS REQUEST	71602720
073	00A2C		L	MAR,LOC	NOP	71602730
074	C0FCC		L	FLR,YS,IR	LS 4 BITS TO CC	71602750
	*					71602760
	*					71602770
075	00983	SS	L	MDR,IO,CS		71602780
076	00988		L	MDR,IO,CS+STAT	STATUS REQUEST	71602790
077	40E8F		L	FLR,MDR,CS+MW	LS 4 BITS TO CC, STORE	71602800
078	C0A20		L	MAR,LOC,NC+IR		71602810
	*					71602820
	*					71602830

079	01383	OC	L	10,MDR,CS		71602840
07A	0138E		L	10,MDR,CS+CMD	OUTPUT COMMAND	71602850
07B	C0A2C		L	MAR,LOC,IR		71602860
	*					71602870
	*					71602880
	*					71602890
	*					71602900
07C	0068C	AL	L	MR1,MDR	FINAL ADRS	71602910
07D	82A78		L1	MAR,'78',MR		71602920
07E	02C80		L1	AR,'80'	START ADRS	71602930
07F	0C66C		S	MR1,MR1	START MINUS END	71602940
080	342E0		B	C,FINIS	START GREATER THAN END	71602950
081	01883		L	10,MDR,CS		71602960
082	01893		L	10,MDR,CS+ADRS	ADDRESS THE DEVICE	71602970
083	01880		L	10,MDR		71602980
084	01888		L	10,MDR,CMD	OUTPUT COMMAND	71602990
085	82A80		L1	MAR,'80',MR		71603000
	*					71603010
	*					71603020
086	00F88	INAL	L	FLR,IO,STAT		71603030
087	33AE1		R	VGL,END	BAD STATUS	71603040
088	34086		R	C,INAL	JUST BUSY	71603050
089	00584		L	MRC,IO,DR	INPUT DATA	71603060
08A	0084F		L	MDR,MRO,CS		71603070
08B	02CFF		L1	AR,'FF'		71603080
08C	0444C		N	MRO,MRO	TEST	71603090
08D	02C01		L1	AR,1		71603100
08E	31A4A		R	GL,LOOPR1	NON ZERO	71603110
08F	30086		B	INAL	SKIP LEADER	71603120
	*					71603130
	*					71603140
	*					71603150
	*					71603160
	*					71603170
090	00481	STMLM	L	MRO,MDR,SR+NC	SAVE INSTR	71603180
091	02C78		L1	AR,'78'		71603190
092	0444C		N	MRO,MRO	ISOLATE YD FIELD	71603200
093	00441		L	MRO,MRO,SR+NC		71603210
094	00441		L	MRO,MRO,SR+NC	MRO=2X YD FIELD	71603220
095	80DCC		L	AR,YS,MR	(X2) TO AR	71603230
096	0E228		C	LOC,LOC,INC		71603240
097	38499		B	AMOD,STMLMX		71603250
098	02C00		L1	AR,0		71603260
099	8AA8C	STMLMX	A	MAR,MDR,MR	FETCH A+(X2)	71603270
09A	02C1E		L1	AR,'1E'		71603280
09B	0844C		X	MRO,MRO	COMPLEMENT COUNT	71603290
09C	22C02		L1	AR,2,D2		71603300
	*					71603310
	*					71603320
09D	4092C	STM	L	MDR,YDP1,MW	STORE REGISTER	71603330
09E	0C444		S	MRO,MRO,CO	DECREMENT COUNT	71603340
09F	3403F		B	C,NOB	DONE	71603350
0A0	2AAA0		A	MAR,MAR,NC+D2	LOOP THRU DROM2	71603360
	*					71603370
	*					71603380
0A1	0128C	LM	L	YDP1,MDR	LOAD REGISTER	71603390
0A2	0C444		S	MRO,MRO,CO	DECREMENT COUNT	71603400

0A3	3403F		B	C,NOB	DONE	71603:10
0A4	AAAA0		A	MAR+MAR+NC+MR+D2	LOOP THRU DROM2	71603:20
	*					71603:30
	*					71603:40
	*					71603:50
	*					71603:60
0A5	3043F	BFFR	B	MSK,NOB		71603:70
0A6	02C02	DOFRB	LI	AR,2		71603:80
0A7	0C22C		S	LOC,LOC	POINT TO HERE	71603:90
0A8	02C0F		LI	AR,'F'		71603:00
0A9	24C8C		N	AR+MDR,D2	DISPLACEMENT (D)	71603:10
	*					71603:20
	*					71603:30
0AA	0CCC0	BKWD	S	AR+NULL+NC	AR=-D	71603:40
	*					71603:50
0AB	0A220	FRWD	A	LOC,LOC+NC	LOC+2*(AR)	71603:60
0AC	0A220		A	LOC,LOC+NC		71603:70
0AD	COE0C		L	FLR+PSW+IR		71603:80
	*					71603:90
	*					71603:00
0AE	304A6	BTFR	B	MSK+DOFRB		71603:10
0AF	00A2C		L	MDR,LOC		71603:20
0B0	COE0C		L	FLR+PSW+IR		71603:30
	*					71603:40
	*					71603:50
	*					71603:60
	*					71603:70
	*					71603:80
	*					71603:90
	*					71603:00
	*					71603:10
	*					71603:20
	*					71603:30
	*					71603:40
	*					71603:50
	*					71603:60
	*					71603:70
	*					71603:80
	*					71603:90
	*					71603:00
OB1	0E228	SRH	C	LOC,LOC+INC		71603:10
OB2	384B4		B	AMOD,SRHX		71603:20
OB3	02C00		LI	AR,0		71603:30
OB4	0A882	SRHX	A	MDR,MDR,NF+NC	FORM A+(X2)	71603:40
	*					71603:50
OB5	02C0F	SRLS	LI	AR,'F'		71603:60
OB6	0488E		N	MDR,MDR,NF	COUNT	71603:70
OB7	01106		L	YD,YD,SL+CO	PREF-SHIFT	71603:80
OB8	004CD		L	MRO,NULL,SR	SAVE SIGN	71603:90
OB9	22C01		LI	AR,1,D2		71603:00
	*					71603:10
	*					71603:20
0BA	0C886	SRHL	S	MDR,MDR,NF+CO	DECREMENT COUNT	71603:30
0BB	340C2		B	C,SRHLX	DONE	71603:40
0BC	00446		L	MRO,MRO,SL+CO	SIGN TO CARRY	71603:50
0BD	2110D		L	YD,YD,SR+D2	LOOP THRU DROM2	71603:60
	*					71603:70
	*					71603:80
0BE	0C886	SRHA	S	MDR,MDR,NF+CO	DECREMENT COUNT	71603:90
0BF	340C2		B	C,SRHLX	DONE	71603:00
0C0	00646		L	MRI,MRO,SL+CO	PROPAGATE SIGN	71603:10
0C1	2110D		L	YD,YD,SR+D2	LOOP THRU DROM2	71603:20
	*					71603:30
0C2	00446	SRHLX	L	MRO,MRO,SL+CO	CATCH LAST BIT	71603:40
0C3	0110D		L	YD,YD,SR	COMPENSATE PREF-SHIFT	71603:50
0C4	00A20		L	MAR,LOC,NC		71603:60
0C5	C7101		O	YD,YD,NA+NC+IR		71603:70

			*		71603980	
			* COMMON SLLS,SLHL,SLHA		71603990	
			*		71604000	
0C6	01106	SLHA	L	YD,YD,SL+CO	71604010	
0C7	006CD		L	MR1,NULL,SR	SAVE SIGN	71604020
		*			71604030	
0C8	0E228	SLH	C	LOC,LOC,INC	71604040	
0C9	384CB		B	AMOD,SLHX	71604050	
0CA	02C00		LI	AR,0	71604060	
0CB	0A882	SLHX	A	MDR,MDR,NF+NC	FORW A+(X2)	71604070
		*			71604080	
0CC	02C0F	SLLS	LI	AR,*F*	71604090	
0CD	0488E		N	MDR,MDR,IF	COUNT	71604100
0CE	01105		L	YD,YD,SR+LG	PRESHIFT	71604110
0CF	004CE		L	MR0,NULL,SL	SAVE USB	71604120
0D0	22C01		LI	AR,1,D2		71604130
		*			71604140	
		*			71604150	
0D1	0C886	SLHLL	S	MDR,MDR,NF+CO	DECREMENT COUNT	71604160
0D2	340D5		B	L,SLHLX	DOBL	71604170
0D3	00445		L	MRO,MRO,SR+CO		71604180
0D4	2110E		L	YD,YD,SL+D2	LOOP THRU DROM?	71604190
		*			71604200	
0D5	00445	SLHLX	L	MRO,MRO,SR+CO	71604210	
0D6	0110E		L	YD,YD,SL	COMPENSATE PRE-SHIFT	71604220
0D7	00A20		L	MAR,LOC,NC		71604230
0D8	C7101		O	YD,YD,NA+NC+IR		71604240
		*			71604250	
		*			71604260	
0D9	0C886	SLHAL	S	MDR,MDR,NF+CO	DECREMENT COUNT	71604270
0DA	340DC		B	C,SLHAX		71604280
0DB	2110E		L	YD,YD,SL+D2	LOOP THRU DROM2	71604290
		*			71604300	
0DC	00C6C	SLHAX	L	AR,MR1	SIGN TO AR	71604310
0DD	00706		L	MR1,YD,SL+CO	SET C	71604320
0DE	00661		L	MR1,MR1,SR+NC		71604330
0DF	C7060		O	YD,MR1,NC+IR		71604340
		*			71604350	
		*			71604360	
		* COMMON SRL,SRA			71604370	
		*			71604380	
0E0	384E2	SR	B	AMOD,SRX		71604390
0E1	02C00		LI	AR,0		71604400
0E2	0A882	SRX	A	MDR,MDR,NF+NC		71604410
0E3	0072C		L	MR1,YDP1		71604420
0E4	02C1F		LI	AR,*1F*		71604430
0E5	0110E		L	YD,YD,SL	PRESHIFT	71604440
0E6	0066E		L	MR1,MR1,SL		71604450
0E7	004CD		L	MRO,NULL,SR	SAVE SIGN	71604460
0E8	04882		N	MDR,MDR,NF+NC	MDK=COUNT	71604470
0E9	22C01		LI	AR,1,D2	VECTOR THRU DROM2	71604480
		*			71604490	
		*			71604500	
		*			71604510	
0EA	384EC	SL	B	AMOD,SLX		71604520
0EB	02C00		LI	AR,0		71604530
0EC	0A882	SLX	A	MDR,MDR,NF+NC		71604540

0E0	0072D	L	MR1,YDP1,SR	PRL-SHIFT	71604 150
0E1	02C1F	LI	AR,'1F'		71604 160
0FF	0110D	L	YD,YD,SR		71604 170
0F0	004CE	L	MRO,NULL,SL	SAVE LSH	71604 180
0F1	04882	N	MDR,MDR,NF+NC		71604 190
0F2	22C01	LI	AR,1,D2		71604 200
*					
*					
* COMMON SLA,RRL,RLL					
*					
0F3	384F5	RLR	B	AMOD,RLRX	71604 210
0F4	02C00		LI	AR,0	71604 220
0F5	0A882	RLRX	A	MDR,MDR,NF+NC	71604 230
0F6	0072C		L	MR1,YDP1	71604 240
0F7	00462		L	MRO,MR1,SL+NC	71604 250
0F8	00441		L	MRO,MRO,SR+NC	71604 260
0F9	02C1F		LI	AR,'1F'	71604 270
0FA	0488E		N	MDR,MDR,NF	71604 280
0FB	22C01		LI	AR,1,D2	71604 290
*					
*					
*					
* COMMON INTERRUPT SUPPORT					
*					
0FC	389BA	HELP	B	MALE,TEST	71604 300
0FD	3C1BE		B	ATN,TEST0	71604 310
0FE	3A164		B	CATN,CONSER	71604 320
0FF	30156		B	DISPLAY	71604 330
PPF OR MPE					
ATO+PSW01					

			100		71604830
			* POWER-UP		71604840
			*		71604850
100	02600	PWRUP	L1	MR1,0	71604860
101	30103		R	PWRUPX	71604870
102	02601	ARST	LI	MR1,1	71604880
			*		71604890
103	02405	PWRUPY	L1	MR0,*0*	71604900
104	01840		L	IO,MRO	71604910
105	01850		L	IO,MRO,ADRS	71604920
106	32137		S	V,PWRUP2	71604930
			*		71604940
			* AUTO-BOOT LOADER		71604950
			*		71604960
107	00F80	AUTO1	L	FLR,IO,STAT	71604970
108	34107		B	C,AUTO1	71604980
109	00087		L	AR,IO,DR+CS	71604990
10A	00F88	AUTO2	L	FLR,IO,STAT	71605000
10B	3410A		B	C,AUTO2	71605010
10C	00184		L	PSW,IO,DR	71605020
10D	006D0		L	MP1,FULL,NC+JAM	71605030
10E	06002		O	PSW,PSW,INF+NC	71605040
10F	00F88	AUTO3	L	FLK,IO,STAT	71605050
110	3410F		B	C,AUTO3	71605060
111	00087		L	AP,IO,DR+CS	71605070
112	00F88	AUTO4	L	FLR,IO,STAT	71605080
113	34112		B	C,AUTO4	71605090
114	00384		L	LOC,IO,DR	71605100
115	0622C		O	LOC,LOC	71605110
116	00F88	AUTO5	L	FLR,IO,STAT	71605120
117	34116		B	C,AUTO5	71605130
118	00087		L	AP,IO,DR+CS	71605140
119	00F88	AUTO6	L	FLR,IO,STAT	71605150
11A	34119		B	C,AUTO6	71605160
11B	00884		L	MAR,IO,DR	71605170
11C	06AAC		O	MAR,MAR	71605180
11D	00F88	AUTO7	L	FLR,IO,STAT	71605190
11E	3411D		B	C,AUTO7	71605200
11F	00087		L	AR,IO,DR+CS	71605210
120	00F88	AUTO8	L	FLR,IO,STAT	71605220
121	34120		B	C,AUTO8	71605230
122	00784		L	MP1,IO,DR	71605240
123	0666C		O	MR1,MR1	71605250
			*		71605260
124	00CAC		L	AR,MAR	71605270
125	0C66C		S	MR1,MR1	71605280
126	3415F		B	C, IDLE	71605290
127	82C01		LI	AR,1,MR	71605300
			*		71605310
128	00F88	AUTOL	L	FLR,IO,STAT	71605320
129	3395F		B	VGL,IULE	71605330
12A	34128		C	C,AUTOL	71605340
12B	00983		L	MDR,IO,CS	71605350
12C	00987		L	MDR,IO,CS+DR	71605360
12D	4C66C		S	MR1,MR1,MW	71605370
12E	341CA		R	C,TEST2	71605380
12F	8AAAC		A	MAR,MAR,MR	71605390

130	30128	B	AUTOL		71605+00
	*				71605+10
	*				71605+20
	*				71605+30
131	02A38	MMF	LI	MAR,OMPSW	71605+40
132	00402	L		MRO,PSW,SL+NC	71605+50
133	00442	L		MRO,MRO,SL+NC	71605+60
134	00446	L		MRO,MRO,SL+CO	71605+70
135	341C1	B		C,GENSWP	71605+80
136	3017D	R		CLRWT	71605+90
	*				71605+00
	*			*	71605+10
	*			NORMAL POWER UP	71605+20
	*				71605+30
137	82A24	PWRUP2	LI	MAR,APSW,MR	71605+40
138	0008C	L		PSW,MDR	71605+50
139	82A26	LI		MAR,ALOC,MR	71605+60
13A	00290	L		LOC,MDR,NC+JAM	71605+70
13B	82A22	LI		MAR,PNTR,MR	71605+80
13C	0E454	C		MRO,MRO,CYD+CMP	71605+90
13D	0241E	LI		MRO,'1E'	71605+00
13E	02C02	LI		AR,'2'	71605+10
13F	80A8C	L		MAR,MDR,MR	71605+20
	*				71605+30
140	0128C	LMLP1	L	YDP1,MDR	71605+40
141	0C444	S		MRO,MRO,CO	71605+50
142	34145	R		C,ENDLM1	71605+60
143	8AAAC	A		MAR,MAR,MR	71605+70
144	30140	R		LMLP1	71605+80
	*				71605+90
145	82A20	ENDLM1	LI	MAR,'20',MR	71605+00
146	00E8C	L		FLR,MDR	71605+10
147	3394B	B		VGL,PWRUP3	71605+20
	*				71605+30
	*			*	71605+40
	*			DISPLAY WAS IN RUN MODE	71605+50
	*				71605+60
148	00E6C	L		FLR,MR1	71605+70
149	30931	B		L,MMF	71605+80
14A	30152	B		LOCDIS	71605+90
	*				71605+00
	*			*	71605+10
	*			DISPLAY WAS NOT IN RUN MODE BEFORE POWER DOWN	71605+20
	*				71605+30
14B	02401	PWRUP3	LI	MRO,1	71605+40
14C	01840	L		IO,MRO	71605+50
14D	01850	L		IO,MRO,ADRS	71605+60
14E	00588	L		MRO,IO,STAT	71605+70
14F	00E4C	L		FLR,MRO	71605+80
150	35152	B		CG,LOCDIS	71605+90
151	309AF	B		L,NODSPL	71605+00
	*				71605+10
152	02400	LOCDIS	LI	MRO,0	71605+20
153	0062C	L		MR1,LOC	71605+30
154	02845	LI		MDR,'45'	71605+40
155	30191	B		OUTDIS	71605+50
	*				71605+60
	*				71605+70
	*				71605+80
156	02401	DISPLAY	LI	MRO,1	71605+90

157	01840	L	10,MRO		71605970	
158	01850	L	10,MRO,ADRS	ADDRESS THE DISPLAY	71605980	
159	00588	L	MRO,10,STAT	SENSE STATUS	71605990	
160	0064F	L	MR1,MRO,CS		71606000	
161	00E4C	L	FLR,MRO		71606010	
162	3419F	R	C,REGDIS	GENERAL REGISTER	71606020	
163	3295F	R	VL,IDLE		71606030	
164	3118C	R	G,PSWLLOC	PSW OR LOC	71606040	
	*				71606050	
	*		* UN-INTERRUPTABLE IDLE LOOP		71606060	
	*				71606070	
15F	0E226	IOLL	C	LOC,LOC,SWA+CMP	SET WAIT LAMP	71606080
160	3A163	IDLE1	R	CATN,IDLFX	EXECUTE	71606090
161	389D2		R	HALF,PWRDN	POWER DOWN	71606100
162	30160		R	IDLE1	LOOP	71606110
	*				71606120	
163	3917D	IDLEX	R	SNGL,CLRWIT	SINGLE STEP	71606130
	*		* FALL THRU TO CONSER		71606140	
	*				71606150	
	*				71606160	
	*		* CONSOLE SERVICE		71606170	
	*				71606180	
164	02401	CONSER	LI	MR0,1		71606190
165	01840		L	10,MRO		71606200
166	01850		L	10,MRO,ADRS	ADRS THE CONSOLE	71606210
167	00588		L	MRO,10,STAT	CONSOLE STATUS	71606220
168	00641		L	MR1,MRO,SR+NC	SHIFT STATUS BYTE	71606230
169	00661		L	MR1,MR1,SR+NC	RIGHT 4 PLACES	71606240
170	00661		L	MR1,MR1,SR+NC		71606250
171	00661		B	PATCH		71606260
172	301D5	BACK	LI	AR,'0F'	TEST STATUS 0:3	71606270
173	02C0F		X	FLR,MR1,NF+NC	FOR ANY BIT RESET	71606280
174	08E62		X	CVGL,MODE	IF SO, NO BOOT LOAD	71606290
175	37971		B	CLRWIT	RUN IF BOOT LOAD	71606300
176	3017D		B	FLR,MR1	TEST STATUS 0:3	71606305
177	34156	FN	R	V,FN	SGL, HALT, OR FN	71606310
178	00E4C		L	CVGL,DISPLAY	READ MEMORY	71606320
179	37956		B	MAR,LOC,MR	ADDRESS OR MEMORY WRITE	71606330
	*		B	L,ADRMW	MEMORY READ	71606340
170	30980		B	G,DISMEM	MEMORY READ	71606350
171	31184		B	CLRWIT	ASSUME RUN MODE	71606360
172	3017D		*			71606370
	*					71606380
	*					71606390
173	34156	FN	B	C,DISPLAY	STATUS = 11XX XXXX	71606400
174	00E4C		L	FLR,MRO	TEST STATUS 4:7	71606410
175	37956		B	CVGL,DISPLAY	NOT FN 0	71606420
	*					71606430
	*					71606440
	*					71606450
176	02401	LI	MR0,1			71606460
177	00EOF	L	FLR,PSW,CS	TEST PSW04		71606470
178	342F4	B	C,IOSVC	DO CONSOLE INTERRUPT		71606480
	*					71606490
179	00002	CLRWIT	L	PSW,PSW,SL+NC	RESET WAIT BIT	71606500
17E	00001		L	PSW,PSW,SR+NC		71606510
17F	3003F		B	NOB	DO USER INSTRUCTION	71606520

		*		71606E30
		*		71606E40
		*		71606E50
180	00980	ADRMW	L MDR,IO	71606E60
181	00984		L MDR,IO,DR	71606E70
182	00987		L MDR,IO,DR+CS	71606E80
183	31189		B G,ADR	71606E90
		* MEMORY WRITE		71606E00
		*		71606E10
184	4068C	D1SMEM	L MR1,MDR,MW	71606E20
185	0E22E		C LOC,LOC,INC+SWA+CMP	71606E30
186	004AC		L MRO,MAR	71606E40
187	02880		LI MDR,'80'	71606E50
188	30191		B OUTDIS	71606E60
		*		71606E70
		*		71606E80
189	00881	ADR	L MDR,MDR,SR+NC	71606E90
18A	00282		L LOC,MDR,SL+NC	71606F00
18B	30152		B LOCDIS	71606F10
		*		71606F20
		*		71606F30
18C	00666	PSWLOC	L MR1,MR1,SL+CO	71606F40
18D	34152		B C,LOCDIS	71606F50
18E	02400		LI MRO,0	71606F60
18F	0060C		L MR1,PSW	71606F70
190	02844		LI MDR,'44'	71606F80
		*		71606F90
		* OUTPUT DATA TO DISPLAY		71606G00
		*		71606G10
191	01860	OUTDIS	L IO,MR1	71606G20
192	01864		L IO,MR1,DA	71606G30
193	01863		L IO,MR1,CS	71606G40
194	01867		L IO,MR1,DA+CS	71606G50
195	01840		L IO,MRO	71606G60
196	01844		L IO,MRO,DA	71606G70
197	01843		L IO,MRO,CS	71606G80
198	01847		L IO,MRO,DA+CS	71606G90
199	01880		L IO,MDR	71606H00
19A	01884		L IO,MDR,DA	71606H10
		*		71606H20
		* FLIP DISPLAY MODE TO CLEAR COUNTERS		71606H30
19B	02680		L1 MR1,'80'	71606H40
19C	01860		L IO,MR1	71606H50
19D	01868		L IO,MR1,CMD	71606H60
19E	3015F		B IDLE	71606H70
		*		71606H80
		*		71606H90
19F	0E236	REGDIS	C LOC,LOC,CYD+SWA+CMP	71607000
1A0	02C07		LI AR,'7'	71607010
1A1	0444C		N MRO,MRO	71607020
1A2	00666		L MR1,MR1,SL+CO	71607030
1A3	0044A		L MRO,MRO,SL+CI	71607040
1A4	02C01		LI AR,1	71607050
1A5	0084C		L MDR,MRO	71607060
1A6	0C444	REGLP	S MRO,MRO,CO	71607070
1A7	341AA		B C,REGS	71607080
1A8	0072C		L MR1,YDP1	71607090

INTERRUPT MODE: TYPE: MICRO-CODE: 05-048R01A13

PAGE 14

1AF	301A6		R	PR GLP		71607100
	*					71607110
1B0	004CC	REGS	L	PRO, NULL	DISPLAY 1	71607120
1AE	0070C		L	MRI, YD	DISPLAY 2	71607130
1AC	02C20		L	AR, '20'	REGISTER	71607140
1AD	0668C		C	MDR, MDR	NUMBER	71607150
1AE	30191		E	OUTDIS		71607160
	*					71607170
	*					71607180
	*					71607190
	*					71607200
1AF	00584	MODSPL	L	MR0, IO, DR	AUTO-BOOT DEVICE	71607210
1B0	00784		L	MR1, IO, DR	COMMAND	71607220
	*					71607230
1B1	01840		L	IO, MR0		71607240
1B2	01850		L	IO, MR0, ADRS	ADDRESS THE DEVICE	71607250
1B3	01860		L	IO, MR1		71607260
1B4	01868		L	IO, MR1, CMD	OUTPUT COMMAND	71607270
1B5	30107		R	AUTO1		71607280
	*					71607290
	*					71607300
	*					71607310
1B6	80A8C	LPSW	L	MAR, MDR, MR		71607320
1B7	301C5		R	LPSW1	LOAD PSW	71607330
	*					71607340
	*					71607350
1B8	02E00	CONT	L	FLR, 0	CLEAR FLAGS AND	71607360
1B9	30001		R	START+1	CONTINUE INSTR. FETC	71607370
	*					71607380
1BA	0E446	TEST	C	MR0, MR0, CMP+SWA	RESET PARITY ALARM	71607390
1BB	02A38		L	MR0, OMPSW		71607400
1BC	389D2		R	HALF, PWRDN	MUST BE PPF	71607410
1BD	301C1		R	GENSWP	MUST BE MPE+PSW02	71607420
	*					71607430
	*					71607440
1BE	02A40	TEST0	L	MAR, OIPSW		71607450
1BF	00EOF		L	FLR, PSW, CS	TEST PSW04	71607460
1C0	342F3		R	C, HSSVC	IMMEDIATE INTERRUPT	71607470
	*					71607480
	*					71607490
	*					71607500
	*					71607510
1C1	4080C	GENSWP	L	MDR, PSW+MW	STORE OLD PSW	71607520
1C2	0EAAB		C	MAR, MAR, INC		71607530
1C3	4082C		L	MCR, LOC, MW	STORE OLD LOC	71607540
1C4	8EAAB		C	MAR, MAR, INC+MR		71607550
	*					71607560
1C5	0EAAB	LPSW1	C	MAR, MAR, INC		71607570
1C6	8008C		L	PSW, MDR, MR	LOAD NEW STATUS	71607580
1C7	00290		L	LOC, MDR, NC+JAM	LOAD NEW LOC & CC	71607590
	*					71607600
1C8	00EOF	TEST1	L	FLR, PSW, CS	TEST PSW06	71607610
1C9	311EC		B	G, QUEBL	QUEUE SERVICE ENABLED	71607620
1CA	00C06	TEST2	L	AR, PSW, SL+CO	TEST PSW00	71607630
1CB	341CD		R	C, WAIT		71607640
1CC	3003F		B	NOB		71607650
	*					71607660

			* INTERRUPTABLE WAIT LOOP	716076 0
			*	716076 0
1CD	0E222	WAIT	C LOC,LOC,SWA	716076 0
1CE	39156		B SNGL,DISPLY	716077 0
1CF	3C8FC	WAIT1	B MALF+ATN,HELP	716077 0
1D0	3A163		B CATN,IDLEX	716077 0
1D1	301CF		B WAIT1	716077 0
			*	716077 0
			*	716077 0
			* POWER DOWN	716077 0
			*	716077 0
1D2	02A24	PWRDN	LI MAR,APSW	716077 0
1D3	4080C		L MDR,PSW,MW	716077 0
1D4	301E0		B PWRDN1	716078 0
			*	716078 0
			*	716078 0
1D5	02A20	PATCH	LI MAR,'20'	716078 0
1D6	4086C		L MDR,MRI,MW	716078 0
1D7	391D9		B SNGL,CONTIN	716078 0
1D8	3016D		B BACK	716078 0
			*	716078 0
			*	716078 0
1D9	80A2C	CONTIN	L MAR,LOC,MR	716078 0
1DA	301B8		B CONT	716078 0
1DB	00000		DC 0	716078 0
1DC	00000		DC 0	716078 0
1DD	00000		DC 0	716078 0
1DE	00000		DC 0	716078 0
1DF	00000		DC 0	716078 0
1E0	02A26	PWRDN1	LI MAR,ALOC	716078 0
1E1	4082C		L MDR,LOC,MW	716078 0
1E2	0E230		C LOC,LOC,CYD	716078 0
1E3	82A22		LI MAR,PNTR,MR	716078 0
1E4	0241E		LI MRQ,'1E'	716078 0
1E5	02C02		LI AR,2	716078 0
1E6	00A8C		L MAR,MDR	716078 0
			*	716078 0
1E7	4092C	STMLP1	L MDR,YDP1,MW	716080 0
1E8	0C444		S MRO,MRO,CO	716080 0
1E9	341F7		R C,POW	716080 0
1EA	0AAA0		A MAR,MAR,NC	716080 0
1EB	301E7		B STMLP1	716080 0
			*	716080 0
			*	716080 0
			*	716080 0
			*	716080 0
1EC	82A80	QUEBL	LI MAR,'80',MR	716080 0
1ED	02CFF		LI AR,'FF'	716081 0
1EE	80A8C		L MAR,MDR,MR	716081 0
1EF	02E00		LI FLR,0	716081 0
1F0	02A82		LI MAR,'82'	716081 0
1F1	04C8C		N AR,MDR	716081 0
1F2	311C1		G,GENSWP	716081 0
1F3	301CA		TEST2	716081 0
			*	716081 0
			*	716081 0
			*	716081 0

INTERGRAL MODEL 7/16 MICRO-CODE 05-048E01A13

PAGE 16

1F4	020FF	SINT	L1	AR,FF		71608200
1F5	0448C		N	MDR,MDR	DEVICE NUMBER	71608210
1F6	302F4		R	IOSVC	SIMULATE INTERRUPT	71608220
	*					71608230
	*					71608240
	*					71608250
1F7	0CB8C	PUW	L	MDR,MDR	SKT FOR MEMORY	71608260
1F8	0E221		C	LOC,LOC,PUW		71608270

ORG '200'				
* HALFWORD IO				716082 0
*				716082 0
200 009CC	WHR	L	M0R,YS	OUTPUT TWO BYTES
201 01883	WH1	L	IO,M0R,CS	HI BYTE
202 01887		L	IO,M0R,CS+DA	716083 0
203 30205		R	WHR1	716083 0
204 009CC	WHR1	L	M0R,YS	716083 0
205 01880	WHR1	L	IO,M0R	716083 0
206 01884		L	IO,M0R,DA	716083 0
207 C0A2C		L	MAR,LOC+IR	716083 0
			*	716084 0
208 00A2C	WH1	L	MAR,LOC	716084 0
209 30201		L	HI	716084 0
			*	716084 0
210 00197	RHR	L	AR,IO,UR+CS	INPUT TWO BYTES
211 A0210		L	WHR1	716084 0
212 00205	WHR	L	WHR1	716084 0
			*	716084 0
* TEST HALFWORD IMMEDIATE				716084 0
			*	716085 0
213 04L0C	TH1	R	AR,YS,IR	716085 0
			*	716085 0
			*	716085 0
214 01784	RH0R	L	YS,IO,DR	INPUT ONE HALFWORD
215 C0A2C		L	MAR,LOC,IR	716085 0
216 00584	RH1	L	MRO,IO,DR	716085 0
217 4684E		O	M0R,MRO,NF+MW	716085 0
218 C764E		L	YS+MRO,NF+IR	716085 0
			*	716085 0
219 00087	RH	L	AR,IO,DR+CS	INPUT TWO BYTES
220 00584	RH1	L	MRO,IO,DR	716086 0
221 4684E		O	M0R,MRO,NF+MW	716086 0
222 C0A2C		L	MAR,LOC,IR	716086 0
			*	716086 0
223 02C00	RH0	L	AR,O	INPUT ONE HALFWORD
224 30213		L	RH1	716086 0
			*	716086 0
* ADD HALFWORD TO MEMORY				716086 0
			*	716086 0
225 00D0C	AHM	L	AR,YD	716086 0
226 4A88C		A	M0R,M0R,MW	716086 0
227 C0A20		L	MAR,LOC,NC+IR	716086 0
			*	716087 0
			*	716087 0
* BLOCK IO				716087 0
			*	716087 0
228 0068C	RWPRR	L	MR1,M0R	SAVE INSTR
229 005CC		L	MRO,YS	START ADRS
230 01900		L	IO,YD	716087 0
231 01910		L	IO,YD,ADRS	716087 0
232 02C0F		L1	AR,'F'	716087 0
233 0E230		C	LOC,LOC,CYD	716087 0
234 0466C		N	MR1,MR1	716087 0
235 02C01		L1	AR,'1'	YS FIELD
				716088 0

223	00B2C	RWBR1	L	MAR,YDP1		71608850
224	0C66C		S	MR1,MR1	MAKE YD FIELD	71608860
225	34227		R	C,RWBR2	EQUAL YS FIELD+1	71608870
226	30223		B	RWBR1		71608880
	*					71608890
227	2070C	RWBR2	L	MR1,YD,D2	FINAL ADRS	71608900
	*	VECTOR THRU DROM 2				71608910
	*					71608920
	*					71608930
228	01900	RWB RX	L	IO,YD		71608940
229	01910		L	IO,YD,ADRS	ADDRESS THE DEVICE	71608950
22A	3862C		B	AMOD,RWBXX		71608960
22B	02C00		LI	AR,0		71608970
22C	8AA8C	RWBXX	A	MAR,MDR+MR		71608980
22D	02C02		LI	AR,2		71608990
22E	0048C		L	MRO,MDR	START ADRS	71609000
22F	8AAC		A	MAR,MAR,MR		71609010
230	0E228		C	LOC,LOC,INC		71609020
231	2068C		L	MR1,MDR,D2	FINAL ADRS	71609030
	*					71609040
	*					71609050
	*					71609060
232	00C4C	WB	L	AR,MRO		71609070
233	0C66C		S	MR1,MR1	START MINUS END	71609080
234	342E0		B	C,FINIS		71609090
235	02C01		LI	AR,1		71609100
236	80A4C		L	MAR,MRO,MR		71609110
237	00F88	LOOPW	L	FLR,IO,STAT		71609120
238	37A3F		B	CVGL,TESTW		71609130
239	01883		L	IO,MDR,CS		71609140
23A	01887		L	IO,MDR,DA+CS	OUTPUT DATA	71609150
23B	0C66C		S	MR1,MR1	DECREMENT COUNT	71609160
23C	342E0		B	C,FINIS	DONE	71609170
23D	8AAC		A	MAR,MAR,MR	INCREMENT ADRS	71609180
23E	30237		B	LOOPW		71609190
	*					71609200
	*					71609210
23F	33AE1	TESTW	B	VGL,END	BAD STATUS ABORT	71609220
240	34237		B	C,LOOPW	LOOP ON BUSY	71609230
	*					71609240
	*					71609250
241	00C4C	RB	L	AR,MRO		71609260
242	0C66C		S	MR1,MR1	START MINUS END	71609270
243	342E0		B	C,FINIS		71609280
244	02C01		LI	AR,1		71609290
245	80A4C		L	MAR,MRO,MR		71609300
	*					71609310
246	00F88	LOOPR	L	FLR,IO,STAT		71609320
247	37A4E		B	CVGL,TESTR		71609330
248	00983		L	MDR,IO,CS		71609340
249	00987		L	MDR,IO,DR+CS	INPUT DATA	71609350
24A	4C66C	LOOPR1	S	MR1,MR1,MW	DECREMENT COUNT	71609360
24B	342E0		B	C,FINIS	DONE	71609370
24C	8AAC		A	MAR,MAR,MR	INCREMENT ADRS	71609380
24D	30246		B	LOOPR		71609390
	*					71609400
	*					71609410

24E	33AE1	TESTR	B	VGL,END			71609420
24F	34246		B	C,LOOPR	BAL STATUS ABORT LOOP ON BUSY		71609430
	*						71609440
	*						71609450
	*						71609460
	*						71609470
					* MULTIPLY HALFWORD		71609480
					*		71609490
250	012CC	MH	L	YDP1,NULL	CLEAR HI PRODUCT		71609500
251	02E02		LI	FLR,2			71609510
252	0890E		X	MDR,YD,NF	RESULT SIGN		71609520
253	064CC		O	MRO,NULL	MULTIPLIER		71609530
254	31256		H	G,MH1			71609540
255	0C4CC		S	MRO,NULL	2'S COMP IF NEGATIVE		71609550
256	06D0D	MH1	O	AR,YD,NA	MULTPLICAND		71609560
257	31259		B	G,MH2			71609570
258	0CCCC		S	AR,NULL	2'S COMP		71609580
259	074CC	MH2	O	YDM1,NULL			71609590
25A	0260F		LI	MR1,15	COUNT		71609600
25B	0130D	MHL	L	YDP1,YD,SR	SHIFT YD,YDP1		71609610
25C	00C40		L	AR+MRO,NC			71609620
25D	0150D		L	YDM1,YD,SR	RIGHT 1 PLACE		71609630
25E	3426D		B	C,ONE			71609640
25F	02C01	MHL1	LI	AR,1			71609650
260	0C660		S	MR1,MR1,NC	DECREMENT COUNT		71609660
261	3125B		R	G,MHL			71609670
	*						71609680
262	0130D		L	YDP1,YD,SR			71609690
263	00CC0		L	AR,NULL,NC			71609700
264	0110D		L	YD,YD,SR			71609710
265	0688D		O	MDR,MDR,NA			71609720
266	3126C		B	G,ENDMPY			71609730
267	0000C		L	AR,YD			71609740
268	0D4C4		S	YDM1,NULL,CO			71609750
269	00CC0		L	AR,NULL,NC			71609760
26A	00D00		L	AR,YD,NC			71609770
26B	0D0CC		S	YD,NULL			71609780
26C	COEOC	ENDMPY	L	FLR,PSW,IR			71609790
	*						71609800
26D	0B104	ONE	A	YD,YD,CO			71609810
26E	3025F		B	MHL1			71609820
	*						71609830
	*						71609840
	*						71609850
	*						71609860
	*						71609870
	*						71609880
	*						71609890
	*						71609900
	*						71609910
	*						71609920
	*						71609930
	*						71609940
	*						71609950
274	0890E	DH	X	MDR,YD,NF	MDR BIT 0 = RESULT SIGN		71609960
275	00B06		L	MAR,YD,SL+CO			71609970
276	0088E		L	MDR,MDR,SL	MDR BIT 14=DIVIDEND SIGN		71609980

277	0088E		L	MDR,MDR+SL	TEST IT IS RESULT SIGN	71609990
278	06A0C	*	O	PAR, NULL	PAR TEST	71610000
279	31A7D		O	L,OKDIV	IS NEGATIVE	71610010
280	3127C		R	O,COMSOR	IS POSITIVE	71610020
281	302A9		R	DEFAULT	IS ZERO	71610030
282	0CACC	COMSOR	S	MAR,HOLE	*'S COMP DIVISOR	71610040
283	06520	OKDIV	O	MR0,YDE1,DA		71610050
284	00C6C		L	AR,MR1		71610060
285	0070C		L	MR1,YL		71610070
286	31285		P	G,DH2	DIVIDEND IS POSITIVE	71610080
287	00C6C		I	AR,MR1		71610090
288	0C6CC		S	MR1,NULL	*'S COMP	71610100
289	00C40		L	YR,MR0,NC	DIVIDEND	71610110
290	0C4CC		S	MR0,NULL		71610120
291	02C03	DHL	LI	AR,3		71610130
292	0488C		N	MDR,MDR	MASK SIGN BITS	71610140
293	08C8C		X	AR,MDR	FLIP	71610150
294	02844		LI	MDR,*'44*	COUNT	71610160
295	0688C		O	MDR,MDR	PACK	71610170
296	02C04	*				71610180
297	0C884	*				71610190
298	34294	DHL	LI	AR,4		71610200
299	34294		S	MDR,MDR+CU	DECREMENT COUNT	71610210
300	00CAC		R	C,DTST		71610220
301	0A44C		L	AR,MAR		71610230
302	34291		A	MR0,MR0		71610240
303	34291		B	C,GES	GE	71610250
304	0C44C		S	MR0,MR0	RESTORE	71610260
305	0066E	GOS	L	MR1,MR1,SL	SHIFT IN QUOTIENT	71610270
306	0044E		L	MR0+MR0,SL		71610280
307	3028A		R	DHL	SHIFT REMAINDER	71610290
308	00445	*				71610300
309	342A9	*				71610310
310	0666D	DTST	L	MR0,MR0,SR+CO	ADJUST REMAINDER	71610320
311	30AA4		B	C,DEFAULT		71610330
312	00E8C		O	MR1,MR1,MA	TEST QUOTIENT SIGN	71610340
313	00E8C		B	L,STEST	NEGATIVE	71610350
314	30A9D		L	FLR,MDR		71610360
315	00C6C		R	L,DH4	QUOTIENT OK	71610370
316	0C6CC		S	AR,MR1		71610380
317	00E8C	DH3	L	MR1,NULL	*'S COMP QUOTIENT	71610390
318	312A0	DH4	R	FLR,MDR		71610400
319	00C4C		B	G,DHS	REMAINDER SIGN	71610410
320	0C4CC		L	AR,MR0	SHOULD EQUAL	71610420
321	0146C		S	MR0,NULL	DIVIDEND SIGN	71610430
322	0104C	DH5	L	YDM1,MR1	STORE QUOTIENT	71610440
323	00A2C	DHX	L	YD,MR0	STORE REMAINDER	71610450
324	00E8C		L	MAR,LOC		71610460
325	30AA9	*	L	FLR,PSW,IR		71610470
326	00C6C	STEST	L	FLR,MDR		71610480
327	30AA9		R	L,DEFAULT		71610490
328	00C6C		L	AR,MR1		71610500
329	0C6CC		S	MR1,NULL	*'S COMP QUOTIENT	71610510
330	00E8C					71610520
331	30AA9					71610530
332	00C6C					71610540
333	0C6CC					71610550

2D1	0E228		C	LOC,LOC,INC	71611130	
2D2	C7040		O	YD,MR0,NC+IR	71611140	
	*				71611150	
	*				71611160	
	*				71611170	
2D3	0C886	RRLL	S	MDR,MDR,NF+CO	DECREMENT COUNT	71611180
2D4	342D8		B	C,RRLX		71611190
2D5	0050D		L	MR0,YD,SR	LS BIT TO CARRY	71611200
2D6	0066D		L	MR1,MR1,SR	DO ROTATE	71611210
2D7	2110D		L	YD,YD,SR+D2	LOOP THRU DR0M2	71611220
	*					71611230
2D8	0714D	RRlx	O	YD,YDM1,NA	SET G AND L	71611240
2D9	0E228		C	LOC,LOC,INC		71611250
2DA	C706D		O	YD,MR1,NA+IR		71611260
	*					71611270
	*					71611280
	*					71611290
2DB	0C886	RLLl	S	MDR,MDR,NF+CO	DECREMENT COUNT	71611300
2DC	342D8		B	C,RRLX		71611310
2DD	0046E		L	MR0,MR1,SL	MS BIT TO CARRY	71611320
2DE	0110E		L	YD,YD,SL	DO ROTATE	71611330
2DF	2066E		L	MR1,MR1,SL+D2	LOOP THRU DR0M2	71611340
	*					71611350
2E0	02E00	FINIS	LI	FLR,0		71611360
2E1	C0A2C	END	L	MAR,LOC,IR	DO NEXT INSTR	71611370
	*					71611380
	*					71611390
2E2	0100C	EPSR	L	YD,PSW	EXCHANGE PSW	71611400
2E3	00CC0		L	AR,NULL,NC	NOP	71611410
2E4	001CC		L	PSW,YS		71611420
2E5	201D0		L	PSW,YS,NC+JAM+D2	TO TEST1	71611430
	*					71611440
	*					71611450
	*					71611460
2E6	008AC	SVC	L	MDR,MAR	A+(X2)	71611470
2E7	42A94		LI	MAR,'94',MW	STORE IT	71611480
2E8	02A96		LI	MAR,'96'		71611490
2E9	02C1E		LI	AR,'1E'		71611500
2EA	4080C		L	MDR,PSW,MW	STORE PSW	71611510
2EB	02A98		LI	MAR,'98'		71611520
2EC	0844C		X	MRO,MRO	UN-COMPLEMENT COUNT	71611530
2ED	4082C		L	MDR,LOC,MW	STORE LOC	71611540
2EE	02C9C		LI	AR,'9C'	MRO=2X YD FIELD	71611550
2EF	82A9A		LI	MAR,'9A',MR		71611560
2F0	0AA40		A	MAR,MRO,NC		71611570
2F1	80080		L	PSW,MDR,NC+MR	NEW PSW	71611580
2F2	C0280		L	LOC,MDR,NC+IR	NEW LOC	71611590
	*					71611600
	*					71611610
2F3	00590	HSSVC	L	MRO,IO,ACK	ACKNOWLEDGE INTERRUPT	71611620
	*					71611630
2F4	02CD0	IOSVC	LI	AR,SPTABL	2X DEVNO INDEXES TABLE	71611640
2F5	0AC40		A	AR,MRO,NC		71611650
2F6	8AA40		A	MAR,MRO,NC+MR	FETCH ENTRY	71611660
2F7	02C02		LI	AR,2		71611670
2F8	00A8C		L	MAR,MDR		71611680
2F9	4080C		L	MDR,PSW,MW	STORE OLD PSW	71611690

2FA	0AAA0	A	MAR,MAR+NC		71611'00
2FB	4082C	L	MDR,LOC,MW	STORE OLD LOC	71611'10
2FC	8A2A0	A	LOC,MAR,NC+MR		71611'20
2FD	0008C	L	PSW,MDR	NEW STATUS	71611'30
2FE	CE228	C	LOC,LOC,INC+IR	NEW LOC	71611'40
2FF		END			71611'50

MC TERMS

ACH	0028
ADR	0159
ADRMW	0160
AH	0027
AHM	0218
AI	0049
AIR	0044
AL	007C
ALOC	0026
APSW	0024
AST	0102
AT-1	0107
AT-2	0114
AT-3	0108
AT-4	0112
AT-5	0116
AT-6	0119
AT-7	0110
AT-8	0120
ATCL	0128
BACK	0160
BAL	0038
BFC	0041
BFER	00A5
BKWD	00AA
BRANCH	0038
BTC	003E
BTFR	00AE
BXH	0033
BXLE	0036
BXLH	002A
BXLHX	002C
CH	0020
CLB	0061
CLH	0023
CLRWT	0170
COMSOR	027C
CONSER	0164
CONT	01B8
CONTIN	0109
DEFAULT	02A9
DFPSW	0048
DH	0274
DH2	0285
DH3	029C
DH4	029U
DHS	02A0
DHL	028A
DHX	02A2
DIFFER	0024
DISMEM	0184
DISPLAY	0156
DOB	0042

DOFRB	00A6
DTST	0294
END	02E1
ENDLM1	0145
ENDMPY	026C
EPSR	02E2
EXBR	0068
FINIS	02E0
FN	0177
FRWD	00AB
GENSEWP	01C1
GOES	0291
HELP	00FC
HSSVC	02F3
IDLE	015F
IDLE1	0160
IDLEX	0163
ILEG	0008
ILPSW	0030
INAL	0086
IOSVC	02F4
LB	005C
LBLR	005A
LCS	001F
LH	001E
LM	00A1
LMLP1	0140
LOCDIS	0152
LOOPR	0246
LOOPR1	024A
LOOPW	0237
LPSW	0186
LPSW1	01C5
MH	0250
MH1	0256
MH2	0259
MHL	025B
MHL1	025F
MHU	026F
MMF	0131
MODE	0171
NH	0018
NOB	003F
NOBRAN	0035
NOCCC	0018
NODSPL	01AF
OC	0079
OH	001C
OIPSW	0040
OKDIV	027D
OMPSW	0038
ONE	026D
OUTDIS	0191
PATCH	01D5
PNTR	0022
POW	01F7
PSHLLOC	018C

PWRDN1	01E0
PWRDWN	01D2
PWRUP	0100
PWRUP2	0137
PWRUP3	014B
PWRUPX	0103
QUEBL	01EC
RB	0241
RD	006E
RDR	006C
REGDIS	019F
REGLP	01A6
REGS	01AA
RH	0212
RH1	0213
RHH	0216
RHR	020A
RHR1	0210
RHRH	020E
RLLL	02DB
RLR	00F3
RLRX	00F5
RR10	0046
RRLL	02D3
RRLX	02D8
RS	0003
RSX	0006
RWBR1	0223
RWBR2	0227
RWBRR	021B
RWBRX	0228
RWBXX	022C
RX	000C
RXIO	004B
RXX	0010
SCH	0028
SH	0029
SHORT	0019
SINT	01F4
SL	00EA
SLAL	02CB
SLAX	02CC
SLH	00C8
SLHA	00C6
SLHAL	00D9
SLHAX	00DC
SLHLL	0001
SLHLX	00D5
SLHX	00CB
SLL	02BD
SLLS	00CC
SLLX	02C2
SLLX1	02C5
SLX	00EC
SPTABL	00D0
SR	00E0
SRA	02B3

SRH	00B1
SRHA	00BE
SRHL	00BA
SRHLX	00C2
SRHX	00B4
SRL	02AE
SRLS	00B5
SRLX	02B9
SRX	00E2
SS	0075
SSR	0072
START	0000
STB	004D
STB1	0057
STBR	0051
STBX	0050
STEST	02A4
STH	0013
STH1	0016
STHX	0015
STM	009D
STMLM	0090
STMLMX	0099
STMLP1	01E7
SVC	02E6
TEST	01BA
TEST0	01BE
TEST1	01C8
TEST2	01CA
TESTR	024E
TESTW	023F
THI	020D
WAIT	01CD
WAIT1	01CF
WB	0232
WD	0069
WH	0208
WH1	0201
WHH	020C
WHR	0200
WHR1	0205
WHRH	0204
XH	001D

INTERDATA MODEL 7/16 DRAM w/o RPY, DIV 05-049F01A13

PAGE 1

OPT PASS1

* COPYRIGHT INTERDATA INC. NOVEMBER 1973

* IKA GABERT

* * * * *

* COMMENT FIELD SHOWS OP-CODE AND MNEMONIC AND
* SYMBOLIC ROM ENTRY POINT IN PARENTHESIS

* LOCATIONS 00 THRU 7F COMprise DRAM 1

*

*

000	00408	DC	'408'	00	(ILEG)	DRM0030
001	0043B	DC	'43B'	00	BALK (BAU)	DRM0040
002	0043E	DC	'43E'	02	BTCK (BTO)	DRM0050
003	00441	DC	'441'	03	BFCK (BFC)	DRM0060
004	00418	DC	'418'	04	BNK (BNR)	DRM0070
005	00423	DC	'423'	05	CLHR (CLH)	DRM0080
006	0041C	DC	'41C'	06	DRR (DR)	DRM0090
007	0041D	DC	'41D'	07	XHR (XH)	DRM0100
008	0041E	DC	'41E'	08	LHR (LH)	DRM0110
009	00420	DC	'420'	09	CHR (CH)	DRM0120
00A	00427	DC	'427'	0A	AHR (AH)	DRM0130
00B	00429	DC	'429'	0B	SHR (SH)	DRM0140
00C	00408	DC	'408'	0C		DRM0150
00D	00408	DC	'408'	0D		DRM0160
00E	00426	DC	'426'	0E	ACHC (ACH)	DRM0170
00F	00428	DC	'428'	0F	SCHR (SCH)	DRM0180
	*					
010	004AE	DC	'4AE'	20	GTBS (BTFR)	DRM0190
011	004AE	DC	'4AE'	21	GTFS (BTFR)	DRM0200
012	004A5	DC	'4A5'	22	BFBS (BEFR)	DRM0210
013	004A5	DC	'4A5'	23	BFBS (BEFR)	DRM0220
014	00419	DC	'419'	24	LIS (SHORT)	DRM0230
015	00419	DC	'419'	25	LCS (SHORT)	DRM0240
016	00419	DC	'419'	26	VIS (SHORT)	DRM0250
017	00419	DC	'419'	27	SIS (SHORT)	DRM0260
018	00408	DC	'408'	28	(ILEG)	DRM0270
019	00408	DC	'408'	29	(ILEG)	DRM0280
01A	00408	DC	'408'	2A	(ILEG)	DRM0290
01B	00408	DC	'408'	2B	(ILEG)	DRM0300
01C	00408	DC	'408'	2C	(ILEG)	DRM0340
01D	00408	DC	'408'	2D	(ILEG)	DRM0350
01E	00408	DC	'408'	2E	(ILEG)	DRM0360
01F	00408	DC	'408'	2F	(ILEG)	DRM0370

020	00013	DC	'013'	40 STH	(STH)	DRM00490
021	00003	DC	'003'	41 BAL	(RS)	DRM00500
022	00003	DC	'003'	42 BTC	(RS)	DRM00510
023	00003	DC	'003'	43 BFC	(RS)	DRM00520
024	0000C	DC	'00C'	44 NH	(RX)	DRM00530
025	0000C	DC	'00C'	45 CLH	(RX)	DRM00540
026	0000C	DC	'00C'	46 OH	(RX)	DRM00550
027	0000C	DC	'00C'	47 XH	(RX)	DRM00560
028	0000C	DC	'00C'	48 LH	(RX)	DRM00570
029	0000C	DC	'00C'	49 CH	(RX)	DRM00580
02A	0000C	DC	'00C'	4A AH	(RX)	DRM00590
02B	0000C	DC	'00C'	4B SH	(RX)	DRM00600
02C	00408	DC	'408'	4C		DRM00610
02D	00408	DC	'408'	4D		DRM00620
02E	0000C	DC	'00C'	4E ACH	(RX)	DRM00630
02F	0000C	DC	'00C'	4F SCH	(RX)	DRM00640
*						
030	00408	DC	'408'	60	(ILEG)	DRM00660
031	00040	DC	'040'	61 AHM	(STB)	DRM00670
032	00408	DC	'408'	62	(ILEG)	DRM00680
033	00408	DC	'408'	63	(ILEG)	DRM00690
034	00408	DC	'408'	64	(ILEG)	DRM00700
035	00408	DC	'408'	65	(ILEG)	DRM00710
036	00408	DC	'408'	66	(ILEG)	DRM00720
037	00408	DC	'408'	67	(ILEG)	DRM00730
038	00408	DC	'408'	68	(ILEG)	DRM00740
039	00408	DC	'408'	69	(ILEG)	DRM00750
03A	00408	DC	'408'	6A	(ILEG)	DRM00760
03B	00408	DC	'408'	6B	(ILEG)	DRM00770
03C	00408	DC	'408'	6C	(ILEG)	DRM00780
03D	00408	DC	'408'	6D	(ILEG)	DRM00790
03E	00408	DC	'408'	6E	(ILEG)	DRM00800
03F	00408	DC	'408'	6F	(ILEG)	DRM00810

040	004B5	DC	'4B5'	90	SRLS (SRLS)	DRM00850
041	004CC	DC	'4CC'	91	SLLS (SLLS)	DRM00840
042	00451	DC	'451'	92	STBR (STBR)	DRM00850
043	0045A	DC	'45A'	93	LBR (LBR)	DRM00860
044	00468	DC	'468'	94	EXBR (EXBR)	DRM00870
045	006E2	DC	'6E2'	95	EPSR (EPSR)	DRM00880
046	0061B	DC	'61B'	96	WBR (RWBR)	DRM00890
047	0061B	DC	'61B'	97	RBR (RWBR)	DRM00870
048	00446	DC	'446'	98	WHR (RRIO)	DRM00810
049	00446	DC	'446'	99	RHR (RRIO)	DRM00820
04A	00446	DC	'446'	9A	WDR (RRIO)	DRM00830
04B	00446	DC	'446'	9B	KDR (RRIO)	DRM00840
04C	00408	DC	'408'	9C		DRM00850
04D	00446	DC	'446'	9D	SSR (RRIO)	DRM00860
04E	00446	DC	'446'	9E	UCR (RRIO)	DRM00870
04F	00444	DC	'444'	9F	AIR (AIR)	DRM00890
*						
050	00490	DC	'490'	D0	STM (STMLM)	DRM01000
051	00490	DC	'490'	D1	LM (STMLM)	DRM01010
052	0004D	DC	'04D'	D2	STB (STB)	DRM01020
053	0004D	DC	'04D'	D3	LB (STB)	DRM01030
054	0004D	DC	'04D'	D4	CLB (STB)	DRM01040
055	00003	DC	'003'	D5	AL (RS)	DRM01050
056	00228	DC	'228'	D6	WB (RWBRX)	DRM01060
057	00228	DC	'228'	D7	RB (RWBRX)	DRM01070
058	0004B	DC	'04B'	D8	WH (RXIO)	DRM01080
059	0004B	DC	'04B'	D9	RH (RXIO)	DRM01090
05A	0004B	DC	'04B'	DA	WD (RXIO)	DRM01100
05B	0004B	DC	'04B'	DB	RD (RXIO)	DRM01110
05C	00408	DC	'408'	DC		DRM01120
05D	0004B	DC	'04B'	DD	SS (RXIO)	DRM01130
05E	0004B	DC	'04B'	DE	OC (RXIO)	DRM01140
05F	00049	DC	'049'	DF	AI (AI)	DRM01150

060	0002A	DC	'02A'	C0 BXH (BXLH)	DRM01170
061	0002A	DC	'02A'	C1 BXLE (BXLH)	DRM01180
062	00003	DC	'003'	C2 LPSW (RS)	DRM01190
063	00003	DC	'003'	C3 THI (RS)	DRM01200
064	00003	DC	'003'	C4 NHI (RS)	DRM01210
065	00003	DC	'003'	C5 CLHI (RS)	DRM01220
066	00003	DC	'003'	C6 UHI (RS)	DRM01230
067	00003	DC	'003'	C7 XHI (RS)	DRM01240
068	00003	DC	'003'	C8 LH (RS)	DRM01250
069	00003	DC	'003'	C9 CHI (RS)	DRM01260
06A	00003	DC	'003'	CA AHI (RS)	DRM01270
06B	00003	DC	'003'	CB SHI (RS)	DRM01280
06C	000B1	DC	'0B1'	CC SRHL (SRH)	DRM01290
06D	000C8	DC	'0C8'	CD SLHL (SLH)	DRM01300
06E	000B1	DC	'0B1'	CE SRHS (SRH)	DRM01310
06F	000C6	DC	'0C6'	CF SLHA (SLHA)	DRM01320
*					
070	00408	DC	'408'	E0 (ILEG)	DRM01330
071	00490	DC	'490'	E1 SVC (STMLM)	DRM01340
072	00003	DC	'003'	E2 SINT (RS)	DRM01350
073	00408	DC	'408'	E3 (ILEG)	DRM01360
074	00408	DC	'408'	E4 (ILEG)	DRM01370
075	00408	DC	'408'	E5 (ILEG)	DRM01380
076	00408	DC	'408'	E6 (ILEG)	DRM01390
077	00408	DC	'408'	E7 (ILEG)	DRM01400
078	00408	DC	'408'	E8 (ILEG)	DRM01410
079	00408	DC	'408'	E9 (ILEG)	DRM01420
07A	000F3	DC	'0F3'	EA RRL (RLR)	DRM01430
07B	000F3	DC	'0F3'	EB RLL (RLR)	DRM01440
07C	000E0	DC	'0E0'	EC SRL (SR)	DRM01450
07D	000EA	DC	'0EA'	ED SLL (SL)	DRM01460
07E	000E0	DC	'0E0'	EE SRA (SR)	DRM01470
07F	000F3	DC	'0F3'	EF SLA (RLR)	DRM01480
					DRM01490

*				DRM015 ¹ 0
* LOCATIONS 80 THRU FF COMPRIZE DROM 2				DRM015 ² 0
*				DRM015 ³ 0
080 00000	DC	0	00	DRM015 ⁴ 0
081 00000	DC	0	01 BALR	DRM015 ⁵ 0
082 00000	DC	0	02 BTCR	DRM015 ⁶ 0
083 00000	DC	0	03 BFCR	DRM015 ⁷ 0
084 00000	DC	0	04 NHR	DRM015 ⁸ 0
085 00000	DC	0	05 CLHR	DRM015 ⁹ 0
086 00000	DC	0	06 UHR	DRM016 ⁰ 0
087 00000	DC	0	07 XHR	DRM016 ¹ 0
088 00000	DC	0	08 LHR	DRM016 ² 0
089 00000	DC	0	09 CHR	DRM016 ³ 0
08A 00000	DC	0	0A AHR	DRM016 ⁴ 0
08B 00000	DC	0	0B SHR	DRM016 ⁵ 0
08C 00000	DC	0	0C	DRM016 ⁶ 0
08D 00000	DC	0	0D	DRM016 ⁷ 0
08E 00000	DC	0	0E ACHR	DRM016 ⁸ 0
08F 00000	DC	0	0F SCHR	DRM016 ⁹ 0
*				DRM017 ⁰ 0
090 000AA	DC	'0AA'	20 BTRS (BKWD)	DRM017 ¹ 0
091 000AB	DC	'0AB'	21 BTFS (FRWD)	DRM017 ² 0
092 000AA	DC	'0AA'	22 BFBS (BKWD)	DRM017 ³ 0
093 000AB	DC	'0AB'	23 BFFS (FRWD)	DRM017 ⁴ 0
094 0001E	DC	'01E'	24 LIS (LH)	DRM017 ⁵ 0
095 0001F	DC	'01F'	25 LCS (LCS)	DRM017 ⁶ 0
096 00027	DC	'027'	26 AIS (AH)	DRM017 ⁷ 0
097 00029	DC	'029'	27 SIS (SH)	DRM017 ⁸ 0
098 00000	DC	0	28	DRM017 ⁹ 0
099 00000	DC	0	29	DRM018 ⁰ 0
09A 00000	DC	0	2A	DRM018 ¹ 0
09B 00000	DC	0	2B	DRM018 ² 0
09C 00000	DC	0	2C	DRM018 ³ 0
09D 00000	DC	0	2D	DRM018 ⁴ 0
09E 00000	DC	0	2E	DRM018 ⁵ 0
09F 00000	DC	0	2F	DRM018 ⁶ 0

INTERDATA MODEL 7/16 DRAM W/O MPY, DIV 05-049F01A13 PAGE 6

0A0	00016	DC	'016'	40 STH (STH1)	DRM01880
0A1	0003B	DC	'03B'	41 BAL (BAL)	DRM01890
0A2	0003E	DC	'03E'	42 BTC (BTC)	DRM01900
0A3	00041	DC	'041'	43 BFC (BFC)	DRM01910
0A4	0001B	DC	'01B'	44 NII (NH)	DRM01920
0A5	00023	DC	'023'	45 CLH (CLH)	DRM01930
0A6	0001C	DC	'01C'	46 OH (OH)	DRM01940
0A7	0001D	DC	'01D'	47 XH (XH)	DRM01950
0A8	0001E	DC	'01E'	48 LH (LH)	DRM01960
0A9	00020	DC	'020'	49 CH (CH)	DRM01970
0AA	00027	DC	'027'	4A AH (AH)	DRM01980
0AB	00029	DC	'029'	4B SH (SH)	DRM01990
0AC	00000	DC	0	4C	DRM02000
0AD	00000	DC	0	4D	DRM02010
0AE	00026	DC	'026'	4E ACH (ACH)	DRM02020
0AF	00028	DC	'028'	4F SCH (SCH)	DRM02030
*					
0B0	00000	DC	0	60	DRM02040
0B1	00218	DC	'218'	61 AHM (AHM)	DRM02050
0B2	00000	DC	0	62	DRM02060
0B3	00000	DC	0	63	DRM02070
0B4	00000	DC	0	64	DRM02080
0B5	00000	DC	0	65	DRM02090
0B6	00000	DC	0	66	DRM02100
0B7	00000	DC	0	67	DRM02110
0B8	000C0	DC	0	68	DRM02120
0B9	00000	DC	0	69	DRM02130
0BA	00000	DC	0	6A	DRM02140
0BB	00000	DC	0	6B	DRM02150
0BC	00000	DC	0	6C	DRM02160
0BD	00000	DC	0	6D	DRM02170
0BE	00000	DC	0	6E	DRM02180
0BF	00000	DC	0	6F	DRM02190
					DRM02200

OC0	000BA	DC	'0BA'	90	SRLS (SRHL)	DRM022E0
OC1	000D1	DC	'0D1'	91	SLLS (SLHLL)	DRM022E0
OC2	00018	DC	'018'	92	STBR (NOCCC)	DRM022E0
OC3	00018	DC	'018'	93	LBR (NOCCC)	DRM022E0
OC4	00018	DC	'018'	97	EXBR (NOCCC)	DRM022E0
OC5	001C8	DC	'1C8'	95	EPSR (TEST1)	DRM02230
OC6	00232	DC	'232'	96	WBR (WB)	DRM022E0
OC7	00241	DC	'241'	97	RBR (RB)	DRM02250
OC8	00A00	DC	'A00'	98	WHR (WHR)OR(WHRH)	DRM02310
OC9	00A0A	DC	'A0A'	99	RHR (RHR)OR(RRH)	DRM02310
OCA	00069	DC	'069'	9A	WDR (WD)	DRM02320
OCB	0006C	DC	'06C'	9B	RDR (RDR)	DRM02320
OCC	00000	DC	0	9C		DRM02340
OCD	00072	DC	'072'	9D	SSR (SSR)	DRM023E0
OCE	00079	DC	'079'	9E	OCR (OC)	DRM023E0
OCF	00072	DC	'072'	9F	AIR (SSR)	DRM02370
OD0	0009D	DC	'09D'	D0	STM (STM)	DRM023E0
OD1	000A1	DC	'0A1'	D1	LM (LM)	DRM02410
OD2	00057	DC	'057'	D2	STB (STB1)	DRM02410
OD3	0005C	DC	'05C'	D3	LB (LB)	DRM02420
OD4	00061	DC	'061'	D4	CLB (CLB)	DRM02420
OD5	0007C	DC	'07C'	D5	AL (AL)	DRM02440
OD6	00232	DC	'232'	D6	WB (WB)	DRM02450
OD7	00241	DC	'241'	D7	RB (RB)	DRM024E0
OD8	00A08	DC	'A08'	D8	WH (WH)OR(WHH)	DRM02470
OD9	00A12	DC	'A12'	D9	RH (RH)OR(RHH)	DRM02480
ODA	00069	DC	'069'	DA	WD (WD)	DRM02490
ODB	0006E	DC	'06E'	DB	RD (RD)	DRM02500
ODC	00000	DC	0	DC		DRM02510
ODD	00075	DC	'075'	DD	SS (SS)	DRM02520
ODE	00079	DC	'079'	DE	OC (OC)	DRM02530
ODF	00075	DC	'075'	DF	AI (SS)	DRM02540

INTERDATA MODEL 7/16 DROM W/O MPY,DIV 05-049F01A13

PAGE 8

OE0	00033	DC	'033'	C0 BXH (BXH)	DRM02560
OE1	00036	DC	'036'	C1 BXLE (BXLE)	DRM02570
OE2	001B6	DC	'1B6'	C2 LPSW (LPSW)	DRM02580
OE3	0020D	DC	'20D'	C3 THI (THI)	DRM02590
OE4	0001B	DC	'01B'	C4 NHI (NH)	DRM02600
OE5	00023	DC	'023'	C5 CLHI (CLH)	DRM02610
OE6	0001C	DC	'01C'	C6 OHI (OH)	DRM02620
OE7	0001D	DC	'01D'	C7 XHI (XH)	DRM02630
OE8	0001E	DC	'01E'	C8 LHI (LH)	DRM02640
OE9	00020	DC	'020'	C9 CHI (CH)	DRM02650
OEA	00027	DC	'027'	CA AHI (AH)	DRM02660
OEB	00029	DC	'029'	CB SHI (SH)	DRM02670
OEC	000BA	DC	'0BA'	CC SRHL (SRHL)	DRM02680
OED	000D1	DC	'0D1'	CD SLHL (SLHLL)	DRM02690
OEE	000BE	DC	'0BE'	CE SRHA (SRHA)	DRM02700
OEF	000D9	DC	'0D9'	CF SLHA (SLHAL)	DRM02710
	*				
OF0	00000	DC	0	E0	DRM02720
OF1	002E6	DC	'2E6'	E1 SVC (SVC)	DRM02730
OF2	001F4	DC	'1F4'	E2 SINT (SINT)	DRM02740
OF3	00000	DC	0	E3	DRM02750
OF4	00000	DC	0	E4	DRM02760
OF5	00000	DC	0	E5	DRM02770
OF6	00000	DC	0	E6	DRM02780
OF7	00000	DC	0	E7	DRM02790
OF8	00000	DC	0	E8	DRM02800
OF9	00000	DC	0	E9	DRM02810
OFA	002D3	DC	'2D3'	EA RRL (RRLL)	DRM02820
OFB	002DB	DC	'2DB'	EB RLL (RLLL)	DRM02830
OFC	002AE	DC	'2AE'	EC SRL (SRL)	DRM02840
OFD	002BD	DC	'2BD'	ED SLL (SLL)	DRM02850
OFE	002B3	DC	'2B3'	EE SRA (SRA)	DRM02860
OFF	002C8	DC	'2C8'	EF SLA (SLAL)	DRM02870
					DRM02880

INTERDATA MODEL 7/16 DROM W/O MPY,DIV 05-049F01A13

PAGE 1

100

END

DRM02890

OPT PASS1

* COPYRIGHT INTERDATA INC. NOVEMBER 1973

* IRA GABBERT

*

* * * * * * * * * * * * * * * * *

*

* COMMENT FIELD SHOWS OP-CODE AND MNEMONIC AND
* SYMBOLIC ROM ENTRY POINT IN PARENTHESIS

*

* LOCATIONS 00 THRU 7F COMprise DRom 1

*

*

000	00408	DC	'408'	00	(ILEG)	DRM00050
001	00438	DC	'438'	00	BALK (BAL)	DRM00140
002	0043E	DC	'43E'	02	BTCR (BTC)	DRM00150
003	00441	DC	'441'	03	BFCR (BFC)	DRM00160
004	00418	DC	'418'	04	NHR (NH)	DRM00170
005	00423	DC	'423'	05	CLHR (CLH)	DRM00210
006	0041C	DC	'41C'	06	OHR (OH)	DRM00210
007	0041D	DC	'41D'	07	XHR (XH)	DRM00220
008	0041E	DC	'41E'	08	LHR (LH)	DRM00230
009	00420	DC	'420'	09	CHR (CH)	DRM00240
00A	00427	DC	'427'	0A	AHR (AH)	DRM00250
00B	00429	DC	'429'	0B	SHR (SH)	DRM00260
00C	00650	DC	'650'	0C	MHR (MH)	DRM00270
00D	00674	DC	'674'	0D	DHR (DH)	DRM00280
00E	00426	DC	'426'	0E	ACHR (ACH)	DRM00290
00F	00428	DC	'428'	0F	SCHR (SCH)	DRM00310
	*					
010	004AE	DC	'4AE'	20	BTBS (BTFR)	DRM00320
011	004AE	DC	'4AE'	21	BTFS (BTFR)	DRM00330
012	004A5	DC	'4A5'	22	BFBS (BFFR)	DRM00340
013	004A5	DC	'4A5'	23	BFFS (BFFR)	DRM00350
014	00419	DC	'419'	24	LIS (SHORT)	DRM00360
015	00419	DC	'419'	25	LCS (SHORT)	DRM00370
016	00419	DC	'419'	26	AIS (SHORT)	DRM00380
017	00419	DC	'419'	27	SIS (SHORT)	DRM00390
018	00408	DC	'408'	28	(ILEG)	DRM00410
019	00408	DC	'408'	29	(ILEG)	DRM00420
01A	00408	DC	'408'	2A	(ILEG)	DRM00430
01B	00408	DC	'408'	2B	(ILEG)	DRM00440
01C	00408	DC	'408'	2C	(ILEG)	DRM00450
01D	00408	DC	'408'	2D	(ILEG)	DRM00460
01E	00408	DC	'408'	2E	(ILEG)	DRM00470
01F	00408	DC	'408'	2F	(ILEG)	DRM00480

INTERDATA MODEL 7/16 DRAM WITH MPY, DIV 05-049E02A13

PAGE 2

020	00013	DC	'013'		40	STH	(STH)	DRM00490
021	00003	DC	'003'		41	BAL	(RS)	DRM00500
022	00003	DC	'003'		42	BTC	(RS)	DRM00510
023	00003	DC	'003'		43	BFC	(RS)	DRM00520
024	0000C	DC	'00C'		44	NH	(RX)	DRM00530
025	0000C	DC	'00C'		45	CLH	(RX)	DRM00540
026	0000C	DC	'00C'		46	OH	(RX)	DRM00550
027	0000C	DC	'00C'		47	XH	(RX)	DRM00560
028	0000C	DC	'00C'		48	LH	(RX)	DRM00570
029	0000C	DC	'00C'		49	CH	(RX)	DRM00580
02A	0000C	DC	'00C'		4A	AH	(RX)	DRM00590
02B	0000C	DC	'00C'		4B	SH	(RX)	DRM00600
02C	0000C	DC	'00C'		4C	MH	(RX)	DRM00610
02D	0000C	DC	'00C'		4D	DH	(RX)	DRM00620
02E	0000C	DC	'00C'		4E	ACH	(RX)	DRM00630
02F	0000C	DC	'00C'		4F	SCH	(RX)	DRM00640
	*							
030	00408	DC	'408'		60		(ILEG)	DRM00650
031	0004D	DC	'040'		61	AHM	(STB)	DRM00660
032	00408	DC	'408'		62		(ILEG)	DRM00670
033	00408	DC	'408'		63		(ILEG)	DRM00680
034	00408	DC	'408'		64		(ILEG)	DRM00690
035	00408	DC	'408'		65		(ILEG)	DRM00700
036	00408	DC	'408'		66		(ILEG)	DRM00710
037	00408	DC	'408'		67		(ILEG)	DRM00720
038	00408	DC	'408'		68		(ILEG)	DRM00730
039	00408	DC	'408'		69		(ILEG)	DRM00740
03A	00408	DC	'408'		6A		(ILEG)	DRM00750
03B	00408	DC	'408'		6B		(ILEG)	DRM00760
03C	00408	DC	'408'		6C		(ILEG)	DRM00770
03D	00408	DC	'408'		6D		(ILEG)	DRM00780
03E	00408	DC	'408'		6E		(ILEG)	DRM00790
03F	00408	DC	'408'		6F		(ILEG)	DRM00800

040	004B5	DC	'4B5'	90	SRLS (SRLS)	DRM00830
041	004CC	DC	'4CC'	91	SLLS (SLLS)	DRM00840
042	00451	DC	'451'	92	STBR (STBR)	DRM00850
043	0045A	DC	'45A'	93	LBR (LBR)	DRM00860
044	00468	DC	'468'	94	EXBR (EXBR)	DRM00870
045	006E2	DC	'6E2'	95	EPSR (EPSR)	DRM00880
046	0061B	DC	'61B'	96	WBR (RWBR)	DRM00890
047	0061B	DC	'61B'	97	RBR (RWBR)	DRM00900
048	00446	DC	'446'	98	WHR (RRI0)	DRM00910
049	00446	DC	'446'	99	RHR (RRI0)	DRM00920
04A	00446	DC	'446'	9A	WDR (RRI0)	DRM00930
04B	00446	DC	'446'	9B	RDR (RRI0)	DRM00940
04C	0066F	DC	'66F'	9C	MHUR (MHU)	DRM00950
04D	00446	DC	'446'	9D	SSR (RRI0)	DRM00960
04E	00446	DC	'446'	9E	OCR (RRI0)	DRM00970
04F	00444	DC	'444'	9F	AIR (AIR)	DRM00980
*						
050	00490	DC	'490'	00	STM (STMLM)	DRM01000
051	00490	DC	'490'	01	LM (STMLM)	DRM01010
052	00040	DC	'040'	02	STB (STB)	DRM01020
053	00040	DC	'040'	03	LB (STB)	DRM01030
054	00040	DC	'040'	04	CLB (STB)	DRM01040
055	00003	DC	'003'	05	AL (RS)	DRM01050
056	00228	DC	'228'	06	WB (RWBRX)	DRM01060
057	00228	DC	'228'	07	RB (RWBRX)	DRM01070
058	00048	DC	'048'	08	WH (RXIO)	DRM01080
059	00048	DC	'048'	09	RH (RXIO)	DRM01090
05A	00048	DC	'048'	0A	WD (RXIO)	DRM01100
05B	00048	DC	'048'	0B	RD (RXIO)	DRM01110
05C	0000C	DC	'00C'	0C	MHU (RX)	DRM01120
05D	00048	DC	'048'	0D	SS (RXIO)	DRM01130
05E	00048	DC	'048'	0E	UC (RXIO)	DRM01140
05F	00049	DC	'049'	0F	AI (AI)	DRM01150

060	0002A	DC	'02A'	C0 BXH (BXLH)	DRM01170
061	0002A	DC	'02A'	C1 BXE (BXLH)	DRM01180
062	00003	DC	'003'	C2 LPSW (RS)	DRM01190
063	00003	DC	'003'	C3 THI (RS)	DRM01200
064	00003	DC	'003'	C4 NHI (RS)	DRM01210
065	00003	DC	'003'	C5 CLHI (RS)	DRM01220
066	00003	DC	'003'	C6 UHI (RS)	DRM01230
067	00003	DC	'003'	C7 XHI (RS)	DRM01240
068	00003	DC	'003'	C8 LH (RS)	DRM01250
069	00003	DC	'003'	C9 CHI (RS)	DRM01260
06A	00003	DC	'003'	CA AHI (RS)	DRM01270
06B	00003	DC	'003'	CB SHI (RS)	DRM01280
06C	000B1	DC	'0B1'	CC SRHL (SRH)	DRM01290
06D	000C8	DC	'0C8'	CD SLHL (SLH)	DRM01300
06E	000B1	DC	'0B1'	CE SRHS (SRH)	DRM01310
06F	000C6	DC	'0C6'	CF SLHA (SLHA)	DRM01320
*					
070	00408	DC	'408'	E0 (ILEG)	DRM01330
071	00490	DC	'490'	E1 SVC (STMLM)	DRM01340
072	00003	DC	'003'	E2 SINT (RS)	DRM01350
073	00408	DC	'408'	E3 (ILEG)	DRM01360
074	00408	DC	'408'	E4 (ILEG)	DRM01370
075	00408	DC	'408'	E5 (ILEG)	DRM01380
076	00408	DC	'408'	E6 (ILEG)	DRM01390
077	00408	DC	'408'	E7 (ILEG)	DRM01400
078	00408	DC	'408'	E8 (ILEG)	DRM01410
079	00408	DC	'408'	E9 (ILEG)	DRM01420
07A	000F3	DC	'0F3'	EA RRL (RLR)	DRM01430
07B	000F3	DC	'0F3'	EB KLL (RLR)	DRM01440
07C	000E0	DC	'0E0'	EC SRL (SR)	DRM01450
07D	000EA	DC	'0EA'	ED SLL (SL)	DRM01460
07E	000E0	DC	'0E0'	EE SRA (SR)	DRM01470
07F	000F3	DC	'0F3'	EF SLA (RLR)	DRM01480
					DRM01490

*

* LOCATIONS 80 THRU FF COMPRIZE DROM 2

*

080	00000	DC	0	00	DRM01,510
081	00000	DC	0	01 BALR	DRM01,520
082	00000	DC	0	02 BTCR	DRM01,530
083	00000	DC	0	03 BFCR	DRM01,540
084	00000	DC	0	04 NHR	DRM01,550
085	00000	DC	0	05 CLHR	DRM01,560
086	00000	DC	0	06 OHR	DRM01,570
087	00000	DC	0	07 XHR	DRM01,580
088	00000	DC	0	08 LHR	DRM01,590
089	00000	DC	0	09 CHR	DRM01,600
08A	00000	DC	0	0A AHR	DRM01,610
08B	00000	DC	0	0B SHR	DRM01,620
08C	00000	DC	0	0C MHR	DRM01,630
08D	00000	DC	0	0D DHR	DRM01,640
08E	00000	DC	0	0E ACHR	DRM01,650
08F	00000	DC	0	0F SCHR	DRM01,660
		*			DRM01,670
090	000AA	DC	'0AA'	20 BTBS (BKWD)	DRM01,680
091	000AB	DC	'0AB'	21 BTFS (FRWD)	DRM01,690
092	000AA	DC	'0AA'	22 BFBS (BKWD)	DRM01,700
093	000AB	DC	'0AB'	23 BFFS (FRWD)	DRM01,710
094	0001E	DC	'01E'	24 LIS (LH)	DRM01,720
095	0001F	DC	'01F'	25 LCS (LCS)	DRM01,730
096	00027	DC	'027'	26 AIS (AH)	DRM01,740
097	00029	DC	'029'	27 SIS (SH)	DRM01,750
098	00000	DC	0	28	DRM01,760
099	00000	DC	0	29	DRM01,770
09A	00000	DC	0	2A	DRM01,780
09B	00000	DC	0	2B	DRM01,790
09C	00000	DC	0	2C	DRM01,800
09D	00000	DC	0	2D	DRM01,810
09E	00000	DC	0	2E	DRM01,820
09F	00000	DC	0	2F	DRM01,830

INTERDATA MODEL 7/16 DRAM WITH MPY+DIV 05-049F02A13

PAGE 6

0A0	00016	DC	'016'	40 STH (STH1)	URM01880
0A1	0003B	DC	'03B'	41 BAL (BAL)	URM01890
0A2	0003E	DC	'03E'	42 BTC (BTC)	URM01900
0A3	00041	DC	'041'	43 BFC (BFC)	URM01910
0A4	0001B	DC	'01B'	44 NH (NH)	URM01920
0A5	00023	DC	'023'	45 CLH (CLH)	URM01930
0A6	0001C	DC	'01C'	46 OH (OH)	URM01940
0A7	0001D	DC	'01D'	47 XH (XH)	URM01950
0A8	0001E	DC	'01E'	48 LH (LH)	URM01960
0A9	00020	DC	'020'	49 CH (CH)	URM01970
0AA	00027	DC	'027'	4A AH (AH)	URM01980
0AB	00029	DC	'029'	4B SH (SH)	URM01990
0AC	00250	DC	'250'	4C MH (MH)	URM02000
0AD	00274	DC	'274'	4D DH (DH)	URM02010
0AE	00026	DC	'026'	4E ACH (ACH)	URM02020
0AF	00028	DC	'028'	4F SCH (SCH)	URM02030
*					
0B0	00000	DC	0	60	URM02040
0B1	00218	DC	'218'	61 AHM (AHM)	URM02050
0B2	00000	DC	0	62	URM02060
0B3	00000	DC	0	63	URM02070
0B4	00000	DC	0	64	URM02080
0B5	00000	DC	0	65	URM02090
0B6	00000	DC	0	66	URM02100
0B7	00000	DC	0	67	URM02110
0B8	00000	DC	0	68	URM02120
0B9	00000	DC	0	69	URM02130
0BA	00000	DC	0	6A	URM02140
0BB	00000	DC	0	6B	URM02150
0BC	00000	DC	0	6C	URM02160
0BD	00000	DC	0	6D	URM02170
0BE	00000	DC	0	6E	URM02180
0BF	00000	DC	0	6F	URM02190
					URM02200

OC0	000BA	DC	'0BA'	90	SRLS (SRHL)	DRM022P0
OC1	00001	DC	'001'	91	SLLS (SLHLL)	DRM022E0
OC2	00018	DC	'018'	92	STBR (NOCCC)	DRM022E0
OC3	00018	DC	'018'	93	LBR (NOCCC)	DRM022E0
OC4	00018	DC	'018'	97	EXBR (NOCCC)	DRM022E0
OC5	001C8	DC	'1C8'	95	EPSR (TEST1)	DRM02270
OC6	00232	DC	'232'	96	WBR (WB)	DRM022E0
OC7	00241	DC	'241'	97	RBR (RB)	DRM022E0
OC8	00A00	DC	'A00'	98	WHR (WR)OR(WHRR)	DRM023E0
OC9	00A0A	DC	'A0A'	99	RHR (RHR)OR(RHRR)	DRM02310
OCA	00069	DC	'069'	9A	WDR (WD)	DRM023E0
OCH	0006C	DC	'06C'	9B	RDR (RDR)	DRM023E0
OCC	00000	DC	0	9C	MHUR	DRM023E0
OC0	00072	DC	'072'	9D	SSR (SSR)	DRM023E0
OCE	00079	DC	'079'	9E	OCH (OC)	DRM023E0
OCF	00072	DC	'072'	9F	AIR (SSR)	DRM023E0
*						
OD0	0009D	DC	'09D'	D0	STM (STM)	DRM023E0
OD1	000A1	DC	'0A1'	D1	LM (LM)	DRM024E0
OD2	00057	DC	'057'	D2	STB1 (STB1)	DRM024E0
OD3	0005C	DC	'05C'	D3	LB (LB)	DRM024E0
OD4	00061	DC	'061'	D4	CLB (CLB)	DRM024E0
OD5	0007C	DC	'07C'	D5	AL (AL)	DRM024E0
OD6	00232	DC	'232'	D6	WB (WB)	DRM024E0
OD7	00241	DC	'241'	D7	RB (RB)	DRM024E0
OD8	00A08	DC	'A08'	D8	WH (WH)OR(WHH)	DRM024E0
OD9	00A12	DC	'A12'	D9	RH (RH)OR(RHH)	DRM024E0
ODA	00069	DC	'069'	DA	WD (WD)	DRM024E0
ODB	0006E	DC	'06E'	DB	RD (RD)	DRM02510
ODC	0026F	DC	'26F'	DC	MHU (MHU)	DRM02510
ODD	00075	DC	'075'	DD	SS (SS)	DRM025E0
ODE	00079	DC	'079'	DE	OC (OC)	DRM025E0
ODF	00075	DC	'075'	DF	AI (SS)	DRM025E0

OE0	00033	DC	'033'	C0 BXH (BXH)	DRM02560
OE1	00036	DC	'036'	C1 BXLE (BXLE)	DRM02570
OE2	001B6	DC	'1B6'	C2 LPSW (LPSW)	DRM02580
OE3	0020D	DC	'20D'	C3 THI (THI)	DRM02590
OE4	0001B	DC	'01B'	C4 NHI (NH)	DRM02600
OE5	00023	DC	'023'	C5 CLHI (CLH)	DRM02610
OE6	0001C	DC	'01C'	C6 OH1 (OH)	DRM02620
OE7	0001D	DC	'01D'	C7 XHI (XH)	DRM02630
OE8	0001E	DC	'01E'	C8 LHI (LH)	DRM02640
OE9	00020	DC	'020'	C9 CHI (CH)	DRM02650
OEA	00027	DC	'027'	CA AHI (AH)	DRM02660
OEB	00029	DC	'029'	CB SHI (SH)	DRM02670
OEC	0008A	DC	'08A'	CC SRHL (SRHL)	DRM02680
OED	000D1	DC	'0D1'	CD SLHL (SLHL)	DRM02690
OEE	000BE	DC	'0BE'	CE SKHA (SRHA)	DRM02700
OEF	000D9	DC	'0D9'	CF SLHA (SLHAL)	DRM02710
*					
OF0	00000	DC	0	E0	DRM02720
OF1	002E6	DC	'2E6'	E1 SVC (SVC)	DRM02730
OF2	001F4	DC	'1F4'	E2 SINT (SINT)	DRM02740
OF3	00000	DC	0	E3	DRM02750
OF4	00000	DC	0	E4	DRM02760
OF5	00000	DC	0	E5	DRM02770
OF6	00000	DC	0	E6	DRM02780
OF7	00000	DC	0	E7	DRM02790
OF8	00000	DC	0	E8	DRM02800
OF9	00000	DC	0	E9	DRM02810
OFA	002D3	DC	'2D3'	EA RRL (RRL)	DRM02820
OFB	002DB	DC	'2DB'	EB RLL (RLL)	DRM02830
OFC	002AE	DC	'2AE'	EC SRL (SRL)	DRM02840
OFD	002BD	DC	'2BD'	ED SLL (SLL)	DRM02850
OFE	002B3	DC	'2B3'	EE SRA (SRA)	DRM02860
OFF	002C8	DC	'2C8'	EF SLA (SLAL)	DRM02870

DISPLAY PANEL



M71-102

HEXADECIMAL DISPLAY

INFORMATION SPECIFICATION

1. INTRODUCTION

The optional Hexadecimal Display Panel provides a means to manually control the Processor, interrogate and display various Processor registers and machine status, set and display Processor memory locations, and may be programmed as an I/O device by the user.

This specification describes the 09-065F02 Hexadecimal Display Panel (Product Number M71-102). It is also applicable to the 09-065F01 Binary Display Panel (Product Number M71-101), which is identical to the Hexadecimal Display Panel except for the omission of the hexadecimal indicators. The Hexadecimal Display Panel provides the following functions:

Displays five bytes of programmable digital information.

Registers and displays five hexadecimal digits of manually entered keyboard data.

Displays the WAIT and Power (PWR) indicators for the Processor.

Provides a 26 key control keyboard for manual input to the display.

Provides two bytes of unbuffered Switch Register data to the Processor.

Provides one byte of status to the Processor.

Provides a three position OFF-ON-LOCK key type switch capable of switching three separate power supply control lines.

Provides a control signal to the Processor that the display requires micro-program support.

2. GENERAL DESCRIPTION

A complete description of the operation of the Hexadecimal Display Panel is provided in the appropriate User's Manual. This specification describes the display from a maintenance view point. Figure 1 shows the Hexadecimal Display Panel.




Figure 1. Hexadecimal Display Panel

Various parts of the Hexadecimal Display Panel in Figure 1 are numbered to correlate to the following descriptions.

1. Control Keyboard. The keyboard is the operators manual input to the Processor. The function of the specific keys are:

- DTA The function of the Data (DTA) key is to clear the Switch Register, connect the Switch Register to the display indicators, and enable hexadecimal data to be entered into the register. The Switch Register remains enabled and connected to the display indicators until any non-hexadecimal key other than DTA is depressed.
- Hexadecimal Keys 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, and F supply data to the Switch Register when it is enabled, and the function number or register number for the Processor supported display (see Section 2.2).
- ADD The Address (ADD) key causes the Processor to read the five hexadecimal characters of the Switch Register, store them in the address portion of the Program Status Word (PSW), and display PSW 32:63 on the indicators.
- RD The Read (RD) key causes the Processor to read the memory location specified by the PSW, increment the PSW address by two, and display on the indicators the new address and the data read from memory.
- WRT Depressing the Write (WRT) key causes the data contained in the Switch Register to be written into the address specified by the PSW, the PSW to be incremented by two, and the new address and the data written to be displayed on the indicators.
- FLT Depressing the Floating-Point Register (FLT) key, followed by any hexadecimal key n, causes Floating-Point Register n to be displayed on the indicators.
- REG Depressing the Register (REG) key, followed by any hexadecimal key n, causes general register n to be displayed.
- FN Depressing the Function (FN) key, followed by any hexadecimal key n, causes the Processor to perform "Function n" as described in the appropriate User's Manual.
- SGL Depressing the Single Step (SGL) key causes the Processor to execute one user instruction and display the last register or function selected.
- RUN Depressing the Run (RUN) key causes the Processor to enter the Run mode at the address specified by the PSW.
- INI Depressing the Initialize (INI) key initializes the Processor.

NOTE

The display requires support from the micro-program for all functions other than entering or displaying Switch Register data.

2. OFF-ON-LOCK Key Operated Locking Switch. This switch controls the power to the Processor and allows the keyboard to be completely disabled in the LOCK position.

3. Indicator Formats. These formats aid the user in interpreting the display indicators.

4. Format Selectors L0:4. Light Emitting Diode (LED) indicators L0:4 determine the format to be used to interpret display indicators L5:40.

5. Display Indicators L5:40. These LED indicators are used to display the PSW, general registers, etc., as described by the indicator formats.

6. Display Indicators I1:9. These indicators display the corresponding values displayed on L5:40 in the hexadecim al format.

7. WAIT and PWR. These indicators are illuminated when Processor is in the Wait state and Power is supplied to the Processor.

2.1 Switch Register Entries

When the operator is manipulating the Switch Register, there is no interaction between the display and the Processor. Data is entered into this register by first depressing the DTA key. This operation clears the Switch Register; connects the Switch Register to L5:24 of the display, and allows subsequent hexadecimal keyboard entries to be left shifted into the least significant digit of the register. The register is disconnected from the display and disabled when any non-hexadecimal key other than DTA is depressed. The register can be momentarily examined when it is disabled without affecting the Processor operation by depressing any hexadecimal key.

2.2 Processor Intervention

Depressing the following single keys causes the signals ESNC0 and ESNO0 to be complimentarily pulsed (ESNC0 is a positive going pulse):

ADD
RD
WRT
SGL
RUN

Depressing one of the following sequences of two keys causes a similar action:

FLT n (n is any hexadecimal digit)
REG n
FN n

3. FUNCTIONAL DIAGRAM ANALYSIS AND CIRCUIT DESCRIPTION

Refer to Figure 2. Hexadecimal Display Panel Block Diagram and Functional Schematic 09-065D08.

3.1 OFF-ON-LOCK Switch

This switch (2K1) controls power to the Processor by completing the circuit between CONT2 and CONT1 in the ON and LOCK positions. The switch is factory wired to provide one set of closures, but two additional sets are available for switching power supplies connected to different phased AC power. This switch also provides a hard ground to the Processor as POFF0 in the OFF position which may be used as an early power down indication. When the switch is in the ON position, LP5 (2L1) is provided to the keyboard to enable the sensing of these switch closures.

3.2 Keyboard

The keyboard (Sheet 2) has a 5 x 5 switch array which is used to enter information to the Hexadecimal Display Panel logic, plus an Initialize (INI) key used to transmit this condition to the Processor (2G1). The keyboard is a self-contained unit and connects to the 35-520 logic board by 27 stakes 00-1 through 26-1. These normally open switches are encoded by diode logic (Sheet 2) to form HEX01:31 (2B8) and FUN00:30 (2C8), plus a few additional control signals mentioned later in this description. The switches are designed to be high active when a switch is depressed by biasing all receiving gates low with a 220 ohm input resistor. A switch being depressed causes an input gate to go high by supplying LP5 through a current limiting resistor from the common input, Pin 0, if the OFF-ON-LOCK switch is in the ON position. There is no keyboard rollover protection and if more than one key is simultaneously depressed, the result is unspecified.




Figure 2. Hexadecimal Display Panel Block Diagram

3.3 Matrix Encoding

The diode matrix is encoded to drive signals HEX01:31 to the hexadecimal equivalent of the respective key 0:F (HEX31 is the LSB) when it is depressed. Depressing any function key other than DTA causes FUN00:30 to yield the codes specified by Table 1.

TABLE 1. FUNCTION KEY ENCODING (FUN00:30)

Key Depressed	FUN00	FUN10	FUN20	FUN30
SGL	0	1	1	1
RUN	1	1	1	1
WRT	1	1	0	1
RD	1	0	1	1
ADD	1	0	0	1
REG	0	1	1	0
FLT	0	1	0	0
FN	0	1	1	1

3.4 Clocking

Depressing any keyboard key other than DTA or INI generates one of three types of clocks used by the Hexadecimal Display Panel logic. This is accomplished by a positive transition of signal KEY1 (2F8) whenever one of these keys is depressed. The one shot triggered by this transition (2G8) is used to allow a one to two millisecond interval for switch bounce to subside before triggering the second one shot STRB1 (2K8) which is used to generate one of the three clocks. Since contact bounce is likely to retrigger these one shots when a key is released, the occurrence of signal KEY1 (any key depressed), HKEY1 (2F9 a hexadecimal key depressed), or FKEY1 (2H7 a function key depressed) being true in coincidence with the one shot is used to derive the clocks.

3.5 Switch Register Clocks

The Switch Register is enabled for clocking by depressing the DTA key. This is accomplished by direct clearing the Switch Register Enable flip-flop (SREN_B) (2L6) when DTA is depressed and ANDing the zero output of the flip-flop plus HKEY1 and STRB1 to drive the Switch Register Clock (SRCLK0) (2M7). This clock is disabled by setting SREN_B with the occurrence of FKEY1 when any function key is depressed.

3.6 Status Register Clocks

Two different clocks are used to load the status register. FTYPCL0 (2M8) is generated whenever any function key other than DTA is depressed and is used to load FUN00:30 into one half of the status register. The second clock FHEXCL0 (2N8) is generated whenever a hexadecimal key is depressed if the previously depressed key was FN, REG, or FLT. In this case, the hexadecimal input would be the register number or function number desired and FHEXCL0 is used to clock HEX01:31 into the second half of the status register.

3.7 Processor Intervention

The logic of the display signals the Processor that a response is necessary to a console function by signal ESNC0 (2R7) and its compliment ESNO0 (2R7). These signals are complimentarily pulsed whenever a function key other than DTA, FN, REG, or FLT is depressed, or whenever a hexadecimal key is depressed following FN, REG, or FLT (the occurrence of FHEXCL0).

3.8 Switch Register Loading

The Switch Register (4B1, 4D1, 4G1, 4J1, and 4M1) is loaded with a hexadecimal character with the occurrence of each SRCLK0 as mentioned previously. Data is entered into the least significant character (4B1) from the switches (HEX01:31) and left shifted through the register with each clock. The register is cleared whenever the DTA key is depressed.

3.9 Status Register

The status register is loaded in two parts as described previously. One half is loaded from FUN00:30 when a Function (FN) key is depressed by the occurrence of FTYPCL0. The least significant bit of this register is re-circulated on SGL or RUN and the second LSB is re-circulated on SSL to conform to the status codes indicated in Table 2. The second half of the register is loaded from HEX01:31 with the occurrence of FHEXCL0. These registers are initialized by SCLR0 from the Processor.

TABLE 2. STATUS CODES

KEY	DL1	DL2	DL3	DL4	DL5	DL6	DL7	DL0
SGL	1	U	X	X	X	X	X	X
INITIALIZE	U	U	U	U	U	U	O	U
RUN	0	0	0	X	X	X	X	X
WRT	0	0	1	U	U	U	U	U
RD	0	1	0	U	U	U	U	U
ADR	0	1	1	U	A ₁	A ₂	A ₃	A ₄
REG n	1	0	0	1	n ₁	n ₂	n ₃	n ₄
FLT n	1	0	1	1	n ₁	n ₂	n ₃	n ₄
FN n	1	0	0	0	n ₁	n ₂	n ₃	n ₄

A = Most significant hexadecimal digit of Switch Register

U = Unspecified

X = Unchanged

n = Hexadecimal digit associated with function (see Section 6)

The display status is presented to the Processor on the data lines (DL01:71) for the duration of time that control signal SRG0 is at a logical zero level. The data presented for status is in accordance with Table 2.

3.10 Display Register Loading

The Hexadecimal Display Panel registers and displays five bytes of data transmitted from the Processor. Two control signals are transmitted from the Processor to direct the loading of these registers. LA0 (2K5) is a low active pulse which signifies that data is available on bi-directional Data Lines D01:71 and it is to be loaded into the least significant byte of the display register. LA0 is used to initialize a four bit shift register (2M4) to 1000_2 which is used to load subsequent bytes, and generate a load pulse LA1 which is used to load the data into the LSB of the display register (2B6 and 3E6). Four subsequent LB0 pulses sent from the Processor gates data from D01:71 into successive bytes of the display register (3G6 and 3J6, 4C5 and 4E5, 4G5 and 4K5, 4N5 and 3N2). This is accomplished as each LB0 pulse is inverted and gated as LDB1, LDC1, LDD1 and LDE1 (2N4) respectively as controlled by the sequencing shift register (2M4) which is right shifted with each LB0 pulse.

3.11 Display Indicators

The two least significant bytes of the display register are gated directly to LEDs L25:40 and the hexadecimal indicators I6:9 (Sheet 3). LEDs L5:24 and hexadecimal indicators I1:5 are used to display either the most significant bytes of the display registers or the Switch Register. These sets of registers are selected through the 2:1 multiplexors (4C6, 4E6, 4H6, 4K6 and 4N6) as determined by the state of the DISSW1 (2N6). DISSW1 is high whenever the Switch Register is enabled (SRENB1) or a hexadecimal key is depressed (HKEY1).

3.12 Processor Inputs

Data is gated to the Processor in response to control signals SHI0, SLO0 or SRG0. SLO0 gates the two least significant digits of the Switch Register onto the bi-directional Data Lines D01:71 (4C3 and 4C4). SHI0 gates the next two Switch Register digits onto the bi-directional Data Lines D01:71 (4H3 and 4K3). SRG0 causes the status register bits to be gated (3D4) as per Table 2. Note that either the most significant Switch Register character is gated (4N3) if DL11 is low or the hexadecimal portion of the status register if DL11 is high (3H4).

4. PROCESSOR INTERFACING

4.1 Processor Connector

Signals from the display are terminated at a 26-080F06 type connector per the following list:

<u>SIGNAL</u>	<u>PIN</u>	<u>SIGNAL</u>	<u>PIN</u>
D01	109	LA0	203
D11	110	LB0	114
D21	111	SHI0	200
D31	112	SLO0	206
D41	202	WAIT1	102
D51	204	SRG0	113
D61	205	ESNC0	103
D71	208	ESNO0	104
POFF0	105	INIT0	101
CONT1	DB1-C1	SSGL1	106
CONT2	DB1-C2	GND	100-3
CONT3	213	GND	108
SCLR0	107	GND	212 twisted with 114
		GND	201 twisted with 203

4.2 Timing




Figure 3. Hexadecimal Display Panel Timing

5. INSTALLATION PROCEDURE

The Hexadecimal Display Panel is connected to the Processor via a 17-305 cable. The 26-080F06 30-pin connector of the Hexadecimal Display Panel plugs into the mating connector as shown in Figure 4.

CNTL1, CNTL2, P5, GND, LGND, +L jumpers go to corresponding lugs on the Processor chassis display terminal strip as shown in Figure 4.

6. POWER

The Hexadecimal Display Panel draws its power from the P5 and +L lugs on the Processor chassis display terminal strip. See Figure 4.




Figure 4. Typical Hexadecimal Display Installation


7. MNEMONICS


The following list provides a brief description of each mnemonic found in the Hexadecimal Display Panel. The source of each signal on Functional Schematic 09-065D08 is also provided.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
CONT1	12 VAC to turn on power supply	2L1
CONT2	12 VAC to turn off power supply	2M1
DISSW1	Controls Display Multiplexors for L5:24	2R6
ESNC0	Execute switch normally open	2R7
ESNO0	Execute switch normally closed	2R7
FTYPCL0	Function type status register clock	2N7
FHEXCL0	Hexadecimal type status register clock	2N8
FUN00:30	Encoded functional keys	Sheet 2
HEX01:31	Encoded hexadecimal keys	Sheet 2
INIT0	Initialize Processor	2H2
LA0	Low active signal from Processor which initializes the loading sequence and loads the least significant byte of the Hexadecimal Display Panel	2K5
LB0	Low active signal from Processor used to control loading of display registers by generating LDB1, LDC1, LDD1, LDE1	2L5
LDB1 LDC1 LDD1 }	Load display registers	2R3 2R4 2R4
LDE1	Loads display mode register and most significant hexadecimal digit of the display	2R4
POFF0	Early power OFF failure	2K1
SCLR0	System Clear, initialize status registers	3J1
SDA0	DTA key depressed	2J2
SHI0	Switch Register high half gate command	2M2
SLO0	Switch Register low half gate command	2L3
SOR0	SGL or RUN keys depressed	2K2
SRAG1	Switch Register most significant hexadecimal digit gate command	2R2
SRCLK0	Switch Register clock	2M7
SRFG1	Status Register Function high half gate command	2R2
SRG1	Status Register low half gate command	2M2
SSL1	SGL key depressed	2J6
WAIT1	Wait light control	2M6

DRAWINGS







* INDICATES WHERE OPTIONAL CUTS MUST BE MADE


NAME	TITLE	DATE	TITLE		
DRAFT					
CHK					
ENGR					
DIR ENG			TAB NO 03018 EBC NO 02-271/RO/CDR	SHEET OF 2 - 2	

A B C D E F G H J K L M P R

REVISIONS


JB 1-3-73
CHG: S2 WAS S3 & S3 WAS
S2 LOC C4, CS.

E1	M1	1717	M1	3/9/73	201
----	----	------	----	--------	-----



NOTES

NAME	TITLE	DATE	TITLE FUNCTIONAL SCHEMATIC	
B. GRAY	DRAFT	11-13-72	MOD 74	
R. CERO	CHK	11-15-72	BASIC CONTROL SWITCH	
D. FRANKENBERGER	ENG	12-19-72	TASK NO.	03018
H. ROSS	QC	12-19-72	SHEET OF	1
R.E. JONES	DIRENG	1-3-73	DWG. NO.	02-272 R01 B08





CONN-3		
TERM	ROW 1	ROW 2
00	GND	SHIO
01	INIT0	GND
02	WAITI	D41
03	ESNCO	LAO
04	ESNOO	DSI
05	POFFO	D61
06	SSGLI	SLOO
07	SCLRO	
08	GND	D71
09	D01	
10	D11	
11	D21	
12	D31	GND
13	SRGO	CONT3
14	LBO	


REVISION LEVEL OF THIS SHEET IS CONSIDERED THE REVISION LEVEL OF THE DOCUMENT

SHEET	REV	1	2	3	4
INDEX	SHT	2	3	4	


NAME	TITLE	DATE	TITLE
H. MATTER	DRAFT	1-28-74	FUNCTIONAL SCHEMATIC
H. MATTER	CHK	1-25-74	HEXADECIMAL DISPLAY
S. MESSINA	LENGH	1-31-74	
G. JOHANNAN	TEST	1-31-74	03081
			09-065 DOB
			SHEET OF 1-4










PRE PRODUCTION APPROVAL	INITIAL DATE
W2 V/C 3020 001	6-27-73 R01
ADDED RV1 (24-050)	
W2 V/C 3020 004	7-18-73 R02
RELEASED FOR PRODUCTION	
MFG. ENG. 1001	DATE 11/11
R11 & R12 WERE 5.1K	
WE CHANGED R11 & R12 TO 2.4K	10-23-73 R03
RGG WAS 1/2 W. (02)	
W2 V/C 2026 001	11/22/73 R04
R11 & R12 WERE 2.4 &	
ADDED C36 & GND SYMBOL	
ADDED LEADS TO T81-8,9.	
ADDED (2) STRAP OPTION JUMPERS.	
W2 V/C 2086 001	1-17-74 R05





INTERDATA


RELEASED FOR PRODUCTION
MFG ENG DATE 2-20-74
REVISED TO REFLECT
FOZ COPPER
PC BOARD 11-10-74 11574 R01
CHANGED DEENTATION UPE
FOR LEGS DID NOT SPLIT FLAT SIDE
GM 11574 11-28-74 R01



DETAIL A
FOR USE ON FOZ ONLY

FOZ AS SHOWN
FOI LESS ITEMS 30 & 33
INFORMATION INFORMATION

PRINTED CIRCUIT BOARD ASSEMBLY



PEDWARDS	1-16-74	ASSY PRT. CRT.
H MATTER	19FC874	HEXADECIMAL
S MESSINA	2-15-74	DISPLAY
0308		
VGR. 2-15-74		35-519E02 D03

EST POINT INDEX

IG.	MNEM.	LOC.	BOARD
	DISFS0	10A0	CPU-HI
	SPARE		CPU-HI
	GND	19T5	CPU-HI
	STRD00	19T5	CPU-HI
	ILLE1	953	CPU-HI
	F11	14L7	CPU-HI
	SPARE		CPU-HI
D	SCATNO	26E1	CPU-LO
	GND	26E7	CPU-LO
	S081	23J1	CPU-LO
	S091	23J1	CPU-LO
	S101	23J1	CPU-LO
	S111	23J1	CPU-LO
	S121	23L1	CPU-LO
	S131	23M1	CPU-LO
	S141	23M1	CPU-LO
	S151	23M1	CPU-LO
	E0001	SE1	CPU-HI
	R0011	SEB	CPU-HI
	R0021	SEB	CPU-HI
	R0031	SE4	CPU-HI
	R0051	SE6	CPU-HI
	R0061	SE7	CPU-HI
	R0071	SE7	CPU-HI
	R0051	SEB	CPU-HI
	R0111	SL2	CPU-HI
	R0151	SL5	CPU-HI

PRIMARY POWER FAIL

MNEM.	SCHEMATIC LOCATION	TYPE
C1	12K9 - 12VAC	EXT
C3	12KB - 12VAC	EXT
PENTO	12K9 - SOURCE	EXT
POWER	12K7 - SOURCE	EXT
P15	12K7 - 15VDC	EXT

CONNECTOR 3 PIN INDEX

SQSI	16E1-SOURCE	236-INPUT	INT.			
SQ51	16E1-SOURCE	236-INPUT	INT.			
SQ61	16F1-SOURCE	236-INPUT	INT.			
SQ71	16H1-SOURCE	23N-INPUT	INT.			
SCLR0	12E5-SOURCE		I/O			
SCLR00	12E5-SOURCE	26A3-INPUT	INT.			
SCRL0C	12E6-SOURCE		EXT. TEST			
SD001	26R1-SOURCE	EXT. DIS.				
SD011	26R2-SOURCE	EXT. DIS.				
SD021	26R2-SOURCE	EXT. DIS.				
SD031	26R3-SOURCE	EXT. DIS.				
SD041	26R4-SOURCE	EXT. DIS.				
SD051	26R5-SOURCE	EXT. DIS.				
SD061	26R5-SOURCE	EXT. DIS.				
SD071	26R6-SOURCE	EXT. DIS.				
SGGL1	26H9-INPUT	EXT. DIS.				
SH420	26J5-SOURCE	EXT. DIS.				
SL00	26J6-SOURCE	EXT. DIS.				
SRO	10E7-SOURCE	26A4-INPUT	I/O			
SRG0	26E3-SOURCE		EXT. DIS.			
SSGL1	26R3-INPUT	EXT. DIS.				
SVO	10C1-SOURCE	21L6-INPUT	INT.			
SVO	10C1-INPUT	26K4-SOURCE	I/O			
SCLR0A	26A3-SOURCE	MEM				
ULD101	11F9-SOURCE	11M9-INPUT	INT.			
UMPRO	8K9-SOURCE	16S1-INPUT	INT.			
UMDRO	8J9-SOURCE	19A8-INPUT	INT.			
VT	14D8-SOURCE	MEM				
WAIT1	26K3-SOURCE	EXT. DIS.				
WMS0	6C6 SOURCE	25R2-INPUT	INT.			
WD	12E8 SOURCE		MEM			
WRCF	12E8-FU1		MEM			
MNEM		SCHEMATIC	LOCATION			TYPE
BCLKO	14H8-SOURCE	CPU-H1	CPU-LO			
ESNCO		26L2-INPUT				EXT.
ESNOO		26C1-INPUT				
ETT0	13B2-INPUT					
INIT0		12B7-INPUT				
LA0		26H9-SOURCE				
L80		26H9-SOURCE				
LCO		26H9-SOURCE				
LD0		26H9-SOURCE				
RAR060	4H7-SOURCE					
RAR070	4H6-SOURCE					
RAR080	4H6-SOURCE					
RAR090	4H6-SOURCE					
RAR100	4H9-SOURCE					
RAR110	4H4-SOURCE					
RAR120	4H3-SOURCE					
RAR130	4H3-SOURCE					
RAR140	4H1-SOURCE					
RAR150	4H1-SOURCE					
SCLR0C	12E6-SOURCE					
SD001		26R1-SOURCE+INPUT				
SD011		26R2-				
SD021		26R2-				
SD031		26R3-				
SD041		26R5-				
SD051		26R5-				
SD061		26R6-				
SD071		26J5-SOURCE				
SH420		26J6-SOURCE				
SL00		26E3-SOURCE				
SRG0		26A3-INPUT				
SSGL1		12B7-INPUT				
POFPO						
WAIT1		26K3-SOURCE				
SCLR0		12E8-0 INPUT				
GNK		26K3				
CMD		21D0				


THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT.

SUPPLEMENTARY
INFORMATION

PRINTED CIRCUIT BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REV.	
CPU-HI	35-446 R06
GPU-LO	35-447 R02
PRI.PWR FAIL	35-448 R00
PV-HI W10 M10	35-446 F01 R03
PV-HI W10 M17	35-446 .502 R03
PV LO	35-520
PV LO	35-520 M01

BACK PANEL MAP

TITLE N. TERM. NO.	CPU LOC ROW	CPU HZ		MEM I/O		C ON N. TERM. NO.	CPU LOC ROW	CPU HZ		MEM I/O		C ON N. TERM. NO.
		07	06	05	04			03	02	01	00	
41	PS	PS	PS	PS	PS	31	PS	PS	PS	PS	PS	41
40	GND	GND	GND	GND	GND	40	GND	GND	GND	GND	GND	40
39	RDO91A	WM50	RDO91A	WM50	P5	39	P5	P5	P5	P5	P5	39
38	RDI01A	GCGB1	RDI01A	GCGB1	NIS	38	NIS	NIS	NIS	NIS	NIS	38
37	RDI31A	GRM50	RDI31A	GRM50	MD150	37	MD150	MD160	MD160	MD150	MD160	37
36	RDI61A	RM50	RDI61A	RM50	MD130	36	MD130	MD140	MD140	MD130	MD140	36
35	S31	B6000	S31	ADDO	MD110	35	MD110	MD120	MD120	MD110	MD120	35
34	IMM1	AMOD1	IMM1	AMORI	MD090	34	MD090	MD100	MD100	MD090	MD100	34
33	MD150	MD130	MD070	MD160	MD070	33	MD070	MD080	MD080	MD070	MD080	33
32	MD140	MD110	MD050	MD060	MD050	32	MD060	MD060	MD060	MD050	MD060	32
31	MD130	MD030	MD030	MD040	MD030	31	MD040	MD040	MD040	MD030	MD040	31
30	MD120	MD010	MD010	MD020	MD010	30	MD020	MD020	MD020	MD010	MD020	30
29	YDESTO	SCLR18	YPS510	EXVT	MD000	29	EXVT	MD000	MD000	EXVT	MD000	29
28	Y50	YDPI	Y50	TEMPA	VT	28	TEMPA	VT	VT	Y50	TEMPA	28
27	Y550	ANDO	Y50	WRTO	TEMPB	27	WRTO	TEMPB	TEMPB	Y550	WRTO	27
26	Y550	YOMI	Y550	SCLR0	HWO	26	SCLR0	HWO	HWO	Y550	SCLR0	26
25	IMM0	LCADO	IMM0	LOAD0	LOAD0	25	LOAD0	LOAD0	LOAD0	IMM0	LCADO	25
24	RDI21	RDI61	IMM0	EXDUO	SYNO	24	EXDUO	ATNO	ATNO	RDI21	IMM0	24
23	RDO61	RDI90	RDO61	RACK0	TACK0	23	RACK0	TACK0	TACK0	RDO61	RDI90	23
22	IREADY	ENH1	IREADY	CLO70	DAO	22	CLO70	DAO	DAO	IREADY	ENH1	22
21	CMND1	ENNS1	CMND1	DRO	CMDO	21	DRO	CMDO	CMDO	CMND1	ENNS1	21
20	GND	GNC	GND	SRO	ADRS0	20	SRO	ADRS0	ADRS0	GND	GNC	20
19	FLFLR0	CLYD0	FLFLR0	D140	D150	19	D140	D150	D150	FLFLR0	CLYD0	19
18	FLFLR1	FLR131	FLR131	D100	D130	18	D100	D130	D130	FLFLR1	FLR131	18
17	FLR131	FLR151	FLR151	D110	D120	17	D110	D120	D120	FLR131	FLR151	17
16	UMDRO	UMDRI	UMDRO	D090	D090	16	D090	D090	D090	UMDRO	UMDRI	16
15	RDI180	RDI71	RDI180	D060	D070	15	D060	D070	D070	RDI180	RDI71	15
14	RDI181	RDI91	RDI181	D040	D050	14	D040	D050	D050	RDI181	RDI91	14
13	RDI61	RDI61	RDI61	D020	D030	13	D020	D030	D030	RDI61	RDI61	13
12	CMMD0	CMMD0	CMMD0	D000	D010	12	D000	D010	D010	CMMD0	CMMD0	12
11	GND	GNC	GND	WRTOA	M5000	11	WRTOA	M5000	M5000	GND	GNC	11
10	MS100	MS080	MS010	MS020	MS010	10	MS020	MS020	MS020	MS100	MS080	10
9	MS120	MS090	MS030	MS040	MS030	09	MS040	MS040	MS040	MS120	MS090	09
8	MS160	MS110	MS050	MS060	MS050	08	MS060	MS060	MS060	MS160	MS110	08
7	MS150	MS130	MS070	MS160	MS070	07	MS160	MS080	MS080	MS150	MS130	07
6	EPSTL0	MSK0	EPSE60	MSK0	MS090	06	MS090	MS100	MS100	EPSTL0	MSK0	06
5	GCRY0	CAR0	GCRY0	CAR0	MS110	05	MS110	MS120	MS120	GCRY0	CAR0	05
4	HPARE0	CAND0	HPARE0	CGND0	MS130	04	MS130	MS140	MS140	HPARE0	CAND0	04
3	DSTOP0	CLK1	DSTOP0	CLK1	MS150	03	MS150	MS160	MS160	DSTOP0	CLK1	03
2	GND	GND	GND	GND	GND	02	GND	GND	GND	GND	GND	02
1	PS	PS	PS	PS	PS	01	PS	PS	PS	PS	PS	01
0	PS	PS	PS	PS	PS	00	PS	PS	PS	PS	PS	00
41	PS	PS	PS	PS	PS	41	PS	PS	PS	PS	PS	41
40	GND	GND	GND	GND	GND	40	GND	GND	GND	GND	GND	40
39	B150	B150	REQ0	REQ0	P5	39	REQ0	REQ0	REQ0	B150	B150	39
38	B160	B160	ENO	ENO	NIS	38	ENO	ENO	ENO	B160	B160	38
37	B130	B130	B130	ACT0	TAC0	37	B130	TAC0	TAC0	B130	B130	37
36	B110	B100	B110	B110	B110	36	B110	B110	B110	B110	B100	36
35	B080	B080	B080	B090	B070	35	B080	B070	B070	B080	B080	35
34	B060	B070	B060	B070	B070	34	B060	B070	B070	B060	B060	34
33	B060	B060	B040	B050	MA130	33	B040	MA140	MA140	B060	B060	33
32	B020	B020	B030	B030	MA110	32	B030	MA120	MA120	B020	B020	32
31	B000	B010	B000	B010	MA090	31	B010	MA100	MA100	B000	B010	31
30	MA080	SCLR0	MA070	SCLR0	MA070	30	MA070	MA080	MA080	MA080	MA070	30
29	MA130	MA140	MA050	MA060	MA050	29	MA060	MA060	MA060	MA130	MA140	29
28	MA110	MA120	PUW0	GND	GND	28	PUW0	GND	GND	MA110	MA120	28
27	LCG0	SVO	LCG0	SVO	ATNO	27	SVO	ATNO	ATNO	LCG0	SVO	27
26	MA090	MA100	SCLR0	HWO	SCLR0	26	HWO	SCLR0	SCLR0	MA090	MA100	26
25	UMAR0	LMAR0	UMAR0	LMAR0	CL070	25	LMAR0	CL070	DAO	UMAR0	LMAR0	25
24	LMAS0	UDI01	LMAS0	UDI01	DRO	24	UDI01	DRO	CMDO	LMAS0	UDI01	24
23	SYNO	GND	SYNO	ATNO	SYNO	23	ATNO	SYNO	ATNO	SYNO	GND	23
22	GND	LDI01	ACK0	LDI01	RACK0	22	ACK0	RACK0	TACK0	GND	LDI01	22
21	GND	RA0	CL070	DAO	CL070	21	DAO	CL070	DAO	GND	RA0	21
20	DRO	CMR0	DRO	CMR0	DRO	20	CMR0	DRO	CMDO	DRO	CMR0	20
19	SRO	ADRS0	SRO	ADRS0	SRO	19	ADRS0	SRO	ADRS0	SRO	ADRS0	19
18	S061	S071	S071	D160	D150	18	D160	D150	D150	S061	S071	18
17	S061	S051	S051	D120	D130	17	D120	D130	D130	S061	S051	17
16	S021	S031	S021	D100	D110	16	D100	D110	D110	S021	S031	16
15	S001	S011	S011	D090	D090	15	D090	D090	D090	S001	S011	15
14	D150	R150	D060	D070	D060	14	D060	D070	D070	D150	R150	14
13	D120	D130	D040	D050	D040	13	D040	D050	D050	D120	D130	13
12	D100	D10	D20	D30	D20	12	D30	D20	D20	D100	D10	12
11	D000	D090	D000	D010	D000	11	D010	D000	D010	D000	D090	11
10	GND	GND	MA030	MA040	MA030	10	MA040	MA040	MA040	GND	GND	10
09	GND	GND	MA020	MA021	MA020	09	MA021	MA021	MA021	GND	GND	09
08	FCATNI	FSNG1	FCATNI	FSNG1	MA01	08	MA01	MA02	MA02	FCATNI	FSNG1	08
07	GND	GNC	MA010	MA011	MA010	07	MA011	MA010	MA011	GND	GNC	07
06	GND	GND	MA000	MA001	MA000	06	MA001	MA000	MA001	GND	GND	06
05	FWAIT0	FWAIT0	FWAIT0	PAR0	PAR0	05	PAR0	PAR0	PAR0	FWAIT0	FWAIT0	05
04	GND	GND	INHQ	ER0	INHQ	04	ER0	ER0	ER0	GND	GND	04
03	VT	GND	W0	LRO	W0	03	LRO	LRO	LRO	VT	GND	03
02	P15	PEPT0	P15	PEPT0	P15	02	PEPT0	NIS	NIS	P15	P15	02
01	GND	GND	GND	GND	GND	01	GND	GND	GND	GND	GND	01
00	PS	PS	PS	PS	PS	00	PS	PS	PS	PS	PS	00



BLOCK DIAGRAM & MICRO INSTRUCTION FORMAT


SUPPRESS MEMORY
READ ON D1/D2

VECTOR ADDRESS

4	5	6	7	8	9	10	11	12	13	14	15
DRAM FORMAT											


ADDRESS IF WDH
OR RWH & IF
HALFWORD DEVICE

<u>REVISIONS</u>	<u>NAME</u>	<u>TITLE</u>	<u>DATE</u>	<u>TITLE</u>	
ENVED TITLE BLOCK MIL 2033 14-13-73 R01 LSDA P & G-D. DRAFTS VTR 79	P. PERRI	GRAFT CHK ENGR		FUNCTIONAL SCHEMATIC	
MIL 2192 14-15-74 R02	DIR ENG			PROCESSOR 03018	SHEET OF NO. 01-058002 DOA 3 - 26



NOTES
ALL APPARATUS THIS SHEET LOCATED ON
CHUHI BOARD 35-44001, "A46F01", AND
"A46F02" UNLESS OTHERWISE SPECIFIED.

REVISED
REVISED TITLE BLOCK
PC 101 2033 10/15/73 E01



RONI
DATA REGISTER


NAME	TITLE	DATE	FUNCTIONAL SCHEMATIC
PEDWARDS	DRAFT		
	CHK		
	ENGR		
	DIR ENG		
	TEST		PROCESSOR
	TYPE		03018
	NO.		SHEET OF
			01-038201.DOB
			5-26

REVIZIÖNS

5 19-015 (4 PLACES)

900 1/14/13 ROI

1 TITLE BLOCK




REGISTER STACK & ALU DECODERS


NOTES 1. ALL APPARATUS THIS SHEET LOCATED ON
CPUHI BOARD 35-446FO₁, 35-446FO₁ AND
35-416102 UNLESS OTHERWISE SPECIFIED.


NAME B GRAY	TITLE DRAFT	DATE 11-4-72	TITLE FUNCTIONAL SCHEMATIC		
	CHK		PROCESSOR		
	ENGR		TASK NO. 03018	SHEET OF 6 -26	
	DIR ENG	DWG NO. 01-058BROED03			

REVISIONS		
R AREA	E4	ADDED 19-044 (FPPSW020)
P E		19-70 155
P E		REVISED TITLE BLOCK
P E		19-70 155 19-73 R01
P E		AREA NO: A87 WAS 19-043, HGO
P E		19-043, HGO
P E		19-70 155 19-73 R02



REVISIONS
REVISED TITLE BLOCK
PC 1A 2033 M 2-13-73 E01






IR 0:7 & BRANCH HI

NOTES

1. ALL APPARATUS ON THIS SHEET LOCATED
ON CPU-H1 BOARD 35-446FOO, 35-446FO1 AND
35-446FO2 UNLESS OTHERWISE SPECIFIED.

REVISIONS	NAME	TITLE	DATE	TITLE	
LOC E8 CRD00A WAS CRD008	E. ROE	DRAFT	11-4-72	FUNCTIONAL SCHEMATIC	
B6 1900 114 11412 ROI		CHK			
REVISED TITLE BLOCK		ENG			
P2 114 2033 114 12-13-73 R02		DR ENG		PROCESSOR	
				TASK NO 0301B	SHEET OF 9-26
				114-12-13-73 R02	
				01-058R02D08	




I/O CONTROL

NO

ALL APPARATUS THIS SHEET LOCATED ON
CPUHI BOARD 35-446FO0, 35-446FO1, AND
35-446FO2 UNLESS OTHERWISE SPECIFIED.

NAME <u>B GRAY</u>	TITLE DRAFT	DATE <u>11-6-72</u>	TITLE FUNCTIONAL SCHEMATIC PROCESSOR	SHEET OF 10 - 26
	CHK			
	ENGR			
	DIR ENG			
		TASK NO. <u>03018</u>	DWG NO. <u>01-058201 D08</u>	

LOCATED ON CPUHI BOARD (35-446F00, 35-446F01, &
35-446F02)

LOCATED ON CPULO BOARD (35-447, 35-520)


REVISIONS	
REVISED TITLE BLOCK	
PE 10A	2033/11/18-13-73/E01

I/O DRIVERS & RECEIVERS


NAME	TITLE	DATE	TITLE
R. MEGINLEY	DRAFT	11-4-72	FUNCTIONAL SCHEMATIC
	CHK		
	ENGR		
	DIR ENG		
	TASK		
	AU 030/18		
	01-058 E01 008		
	SHEET OF		
	11-26		




REVISIONS		
HREC NO:	ADDED	1002 REVS.
PC	V2-172	155
HW/HC	ADDED GATES	
HW-HC	4100 10.11	
PC	1907	1907
LEVEL	T T22 BLOCK	
PC	033	191372
HW-HC	D-9 R1354	
HW-HC	4100 10.11	
HW-HC	4100 10.12	
HW-HC	4100 10.13	
PC	1907	1907
PC	2142	2142



REVISIONS	
REVISED TITLE BLOCK PC 1001 2023 11/1 01-13-28 E01	






MEMORY CONTROL LOGIC


NOTES

1. ALL APPARATUS ON THIS SHEET LOCATED ON
CPUHI BOARD 35-446 F00, 35-446 F01 AND
35-446 F02 UNLESS OTHERWISE SPECIFIED.

PREPS MA 5 M8: ABT WAS 19-043, N60, R67 WAS 6800A	REVISIONS REVISED TITLE BOOK	NAME R. VEGINLEY	TITLE 11-97E FUNCTIONAL SCHEMATIC
PC 2145 MA 4-3-74 203	PC MA 2033 R-13-73 201		DRAFT
	AREA N 8 RED WAS		CHK
	SPEC'D AS 330		ENGR
	PC MA 2033 MA 12-87-73 202		PROCESSOR
			103018
			14-26
			01-058 E03 D08
			SHEET OF



REVISED TITLE BLOCK	
P-1A	10-13-23 E01
HICMB A2, K6, F8: A159	
WAS 19-036 HPO.	
PE M-2145 M-4-3-74 E02	





REVISIONS


11 N.C., NITE READ ---
OUT PARITY OPTION
EH 1900 1/1 1/1/73 ROI
1/2 ED TITLE BLOCK
P# 2233 M# 213-73 P#2




MEMORY PARITY


NAME <u>PEDWAIKES</u>	TITLE DRAFT	DATE 11-2-72	TITLE FUNCTIONAL SCHEMATIC	
	CMK			
	ENGR		PROCESSOR	
			DATA 03016	SHEET OF 17-26
	DIR ENG		DMG NO 01-05BROZ2D08	


BRUNNING 44-231 16C
NOTES







REVISIONS
A74-12 WAS SHOWN AS INV.
BG UEH 1900 XW 1/13/72 R01
REVISED TITLE BLOCK
PC REV 2033 XW 1/13/72 R02










1510NS
TITLE BLOCK
3 11 12-13-73 R01





REVISED TITLE BLOCK	
2033	1043-73 001








NOTES
1. ALL APPARATUS ON THIS SHEET LOCATED
ON CPU-LO BOARD, 35-447 AND 35-520
UNLESS OTHER WISE SPECIFIED.


2. FOR 35-447, PIN 2 CONNECTS TO PIN
OF I.C. A35.
FOR 35-520, PIN 2 IS GROUNDED.

AREAS J3 & EB	REVISIONS	NAME	TITLE	DATE	TITLE
ADDED CIRCUITRY IN DASHED BOXES FOR 35-520 BD.	LOC C3, C3 WAS 470 PF LOC C7 & A9 19-004 WAS 19-015 LOC L1 DELETED 19-004	E. ROE	DRAFT	11-6-72	FUNCTIONAL SCHEMATIC
REVISED TITLE BLC-1K PE 100-2033 M/A-1375 P/N BG 46H 1900 41	GATE BETWEEN AS6-008 AND AS7-06		CHK		PROCESSOR
			ENGR		
			DIR ENG		
			TASK NO	03018	SHEET OF
			CRG NO	01-058 R02 D08	26-26











NOTES / PREFERRED ADDRESS X 'FO'
ALL APPARATUS ON THIS SHEET IS LOCATED
ON 32-31 MO; 11170K CHANNEL

NOTES: PREFERRED ADDRESS X'FO' ALL EQUIPMENT ON THIS SHEET IS LOCATED ON 35-371 MO 1.1V70K CHANNEL										NAME: W ZILLGER	TITLE: DRAFT	DATE: 10-5-71	NAME: NS
										R SERV	CHK	E 6 15	SELECTOR CHANNEL
										SERIALIZED	ENGR	1	
										1 2 7 7	TEST	23075	
										DUR ENG	TEST	DE 232 MHz U.C.	7




CIRCUIT NOTES





NOTES:
1. ALL ADDRESSING IS IN 24-BIT. MELT IS LOCATED
2. IN 35-381 MAU. SELECT CHANNEL.


NAME: W. ZILLGER	TITLE: DRAFT	DATE:	TITLE: NS
1. CIR. ENG.	2. CHG. ENGR.	3. DATE	4. TITLE: SELECTOR CHANNEL
5. DIR. ENG.	6. CHG. ENGR.	7. DATE	8. TITLE: C3075
9. 02 232 MC/005	10. 03	11. 04	12. 05



NOTES
ALL APPARATUS ON THIS SHEET IS LOCATED
CIV 35-391 MO² SELECTOR CHANNEL.








REVISIONS

? PREVIOUS REVISION
REV R00 VOIDED
IN FILE



PRINTING 44-231 160
NOTES

11653 OTHERWISE SPECIFIED ALL APP
LOCATED ON TEST CONTROL BOARD 35
REFER TO 02-276 TEST AID INFO SPEC

3. THIS FLIP FLOP - COULD BE USED AS A TEST AID.

95

NAME	DATE	DATE	TITLE	FUNCTIONAL SCHEMATIC
<u>V. PERRI</u>	CRAFT	7-17-73		
<u>E. CERRO</u>	CHK	7-18-73		
<u>G. JOYCE</u>	ENGR	7-19-73		
<u>H. ROSS</u>	2.C.	7-19-73	TEST AID	
<u>J. FRANKENBERGER</u>	DIR. ENG.	7-20-73	0333?	1 - 1
	PRINTED		08-2716 R01008	

PUBLICATION COMMENT FORM

Please use this postage-paid form to make any comments, suggestions, criticisms, etc. concerning this publication.

From _____

Date _____

Title _____

Publication Title _____

Company _____

Publication Number _____

Address _____

FOLD

FOL

Check the appropriate item.

Error (Page No. ____, Drawing No. _____)

Addition (Page No. ____, Drawing No. _____)

Other (Page No. ____, Drawing No. _____)

Explanation:

CUT ALONG LINE

FOLD

FOL

Fold and Staple
No postage necessary if mailed in U.S.A.

STAPLE

STAPLE

FOLD

FOLD

FIRST CLASS
PERMIT No. 22
OCEANPORT, N.J.

BUSINESS REPLY MAIL

NO POSTAGE NECESSARY IF MAILED IN U. S. A.

POSTAGE WILL BE PAID BY:



INTERDATA®

2 Crescent Place, Oceanport, New Jersey 07757

TECH PUBLICATIONS DEPT. MS15

FOLD

FOLD

STAPLE

STAPLE