

**PROGRAMMABLE ASYNCHRONOUS
SINGLE LINE ADAPTER
(PASLA)
PROGRAMMING MANUAL**



Subsidiary of PERKIN-ELMER
Oceanport, New Jersey 07757, U.S.A.

© INTERDATA INC., 1975
All Rights Reserved
Printed in U.S.A.
June 1975

PROGRAMMABLE ASYNCHRONOUS SINGLE LINE ADAPTER (PASLA) PROGRAMMING MANUAL

INTRODUCTION

This manual contains a description of the Programmable Asynchronous Single Line Adapter (PASLA) and the information necessary to program the system. The PASLA provides an interface between a Multiplex or Bus or Selector Channel and a wide variety of modems and terminals in either the 2-wire or Half-Duplex (HDX) or the 4-wire or Full Duplex (FDX) mode. Because of the wide variety of modems and terminals available, the potential user must determine the suitability of the PASLA for his given application and network.

The PASLA is contained on a single 7" Printed Circuit board and contains the interface for one 2-wire or 4-wire line. Each line has two consecutive addresses, an even address for the Receive side and an odd address for the Transmit side. If strapped for 2-wire mode, both sides respond to either address, however standard practice is to use the even address. There is an Interrupt flip-flop associated with each side. Each 2-wire or 4-wire line can be programmed to adapt the character format and baud rate to a wide variety of data sets and their associated terminals.

The following documents are useful references to the PASLA user:

EIA RS-232C Standard (Electronic Industries Association)
202C/202D Data Set Interface Specification (AT&T)
103A Data Set Interface Specification (AT&T)
PASLA Maintenance Manual, INTERDATA Publication Number 29-307

CONFIGURATION

This Adapter can be used on any INTERDATA 16-Bit or 32-Bit Processor.

DATA FORMAT

Specifications

The following is a list of the salient PASLA specifications:

1. Baud Rates -- The selected baud rate is obtained by a combination of a potentiometer adjustment and straps to yield a range from approximately 9600 to 50 baud. The baud rate may be programmed for one-out-of-two. These two baud rates are restricted to binary multiples of each other.
2. Character Format -- The following three independent variables on the Character Format are programmable:

Character Size -- 5, 6, 7, or 8 data bits.
Parity -- Odd, even, or none.
Stop Bits -- One or two.
3. RS-232C Interface.

VOLTAGE	BINARY	SIGNAL LINE	CONTROL
+5V TO +15V	0	SPACE	ON
-5V TO -15V	1	MARK	OFF

4. Data Set Control (Programmable)

- a. Data Terminal Ready (CD) – Program control is provided over CD to provide for automatic call reception, disconnect, and lockout.

NOTE

Parenthesis indicate RS-232C designations for indicated functions.

- b. Reverse Channel Transmit (SA)* – Permits a supervisory signal to be transmitted over a secondary data path while simultaneously receiving data.
 - c. Request to Send (CA) -- Active to maintain the Adapter in the Transmit mode. In HDX operation, the inactive state maintains the adapter in the Receive mode.
 - d. Data Terminal Busy* – Enables the “Make Busy” feature when available.
5. Data Set Status – The following lines from the data set effect the status bits: CLEAR TO SEND (CB), CARRIER (CF), RING (CE), REVERSE CHANNEL RECEIVE (SB), and DATA SET READY (CC).
6. Echoplex – A programmable feature to transmit received data back to the data set in addition to assembling the character.
7. Other features – The PASLA provides a double-buffered character to permit a full character “grab time”. The Start bit is automatically generated and transmitted by the hardware and, in the Receive mode, the Start bit must be present for at least one half bit time before the character assembly commences, thereby reducing the noise susceptibility of the system.
8. Method of Transmission – Serial, asynchronous by character, synchronous by bit.
9. Distortion:

Transmit – The transmit data distortion shall be $\leq +3\%$ per character.

Receive -- The PASLA adjusts the data sampling strobe with each character received and tolerates a data bit distortion of $\pm 40\%$. In addition, the long term transmission rate may vary by $\pm 5\%$. The above assumes that the Baud Rate Adjust potentiometer is adjusted accurately. See 02-279A21, provided in the *PASLA Maintenance Manual*, Publication Number 29-301.

Transfer Format

Asynchronous operation requires that all characters be preceded by one Start bit (=0) and have at least one Stop bit (=1) appended after the last data bit or the Parity bit, if selected. The Start and Stop bits delineate characters. A typical format for the Teletypewriter (110 Baud) is shown in Figure 1.





Figure 1 Typical ASCII Character Format

Note that, in this example, to send seven useful bits of information, eleven code elements (bits) are required. Therefore, to send 70 bits of useful information per second, the system must operate at 110 baud.

The single Start bit is generated by the hardware, and the character size/parity and number of Stop bits are under program control.

*Optional features in some data sets.

Order of Transmission



NOTE

There are terminals which require the MSB to be transmitted (or received) first. For such terminals the data should be presented by the program (or will be presented by the PASLA) with the MSB of data in Position 7 of the Processor byte.

PROGRAMMING INSTRUCTIONS

The Processor I/O instructions are used to communicate with the PASLA. The following paragraphs describe how Processor I/O instructions may be used with the system.

PASLA Program Instructions

Sense Status (SS or SSR)

The Sense Status instruction is used to determine if character transfers are complete and correct, and to interrogate the associated data set status.

Output Command (OC or OCR)

The Output Command instruction is used to answer or disconnect calls, to set the PASLA in the Receive or Transmit mode, and to select the character format. Two Command bytes are required to perform these functions.

Write Data (WD or WDR)

The Write Data instruction is used to load the output character into the PASLA Data Register.

Read Data (RD or RDR)

The Read Data instruction is used to read an assembled character into the Processor.

Acknowledge Interrupt (AI or AIR)

The Acknowledge Interrupt instruction is used to service interrupts. Execution of this instruction returns the address and status of an interrupting line. This instruction is used only for the 16-Bit Processors.

Communication Instructions

The PASLA accommodates the Communication instructions in the Communication Processors (Model 50, 55, 60).

Auto Driver Channel

The PASLA may be used with ADC on the 32-bit Processors.

Status and Command Bytes

Table 1 contains the PASLA Status and Command Byte Data.

TABLE 1. PASLA STATUS AND COMMAND BYTE DATA

INSTRUCTION		BIT NUMBER							
		0	1	2	3	4	5	6	7
PASLA STATUS		OV	PF or $\overline{\text{CL2S}}$	FR ERR	RCR	BSY	EX	CARR OFF	RING
PASLA COMMAND 1	RCV	DIS	EN	DTR	ECHO- PLEX	RCT or DTB	TRANS LB	WRT or RD	1
	SND	DIS	EN						
PASLA COMMAND 2		X	CLK	DATA BITS		STOP BIT	PARITY		0

X = Unused, must be ZERO.

PASLA STATUS

Refer to Figure 2 for PASLA – Data Set Communication lines.

OV* The Overflow status bit is set to ONE if the previously received character is not read before the present character is assembled. Double-character buffering in the PASLA permits a full-character “grab-time”. The Overflow status bit can be ONE in the Receive side only. It is reset at the next end of character, only if the failure condition disappears (i.e., is cleared by a Read Data instruction). The character causing Overflow is assembled and the previous character is lost.

PF* In the Read mode, this bit is ONE when the received parity disagrees with the programmed parity. If parity is not selected via an Output Command, this bit remains ZERO. Once set, the PF status bit remains set until the failure condition disappears (i.e., a character with correct parity is assembled.)

$\overline{\text{CL2S}}$ The lack of Clear to Send signifies that the modem can no longer transmit data. In the Write Mode, this status bit set indicates that Clear to Send (CB) is not being received from the data set. See Figure 2. This condition also forces BSY=1 on the Transmit Side. A Transition from $\overline{\text{CL2S}}=0$ to $\overline{\text{CL2S}}=1$ causes an interrupt if enabled.

FR ERR* The Framing Error status bit is set to ONE to indicate that the received character has no Stop bit(s). That is, the line is in the SPACE state instead of the MARK state at Stop Bit time. If the character has two Stop Bits, only the first is tested, and the character assembly terminates after the first Stop Bit. In the case of a Framing Error, the character is assembled. A ZERO character can signify the beginning of a line break sequence. In the case of a line break (prolonged SPACE), if the line remains spacing, only the first character is assembled. Subsequent SPACE characters are not assembled until a MARK to SPACE transition is received. Note that because of this characteristic where the line break facility is being employed, a line break decision must be based on a single ZERO character with Framing Error. Once set, this bit remains set until the assembly of a character with a Stop Bit.

RCR REVERSE CHANNEL RECEIVE (SB)* is an option in some half-duplex data sets (e.g., 202C). This status bit is set if the Reverse Channel Line from data set is ON. This bit is reset if the Reverse Channel Line from data set is OFF. If the data set does not have the Reverse Channel option, this status bit is always inactive. Either transition of this signal causes an interrupt, if enabled.

BSY = 1 when,

1. Data Set Ready (CC) from the data set is OFF (EX=1).
2. Character is not assembled in Read mode.
3. Clear to send (CB) is OFF ($\overline{\text{CL2S}}=1$) in Write mode.
4. When the interface has not yet transmitted the last character in the Write mode.

BSY = 0 when the interface is able to transfer data in Read/Write mode.

An interrupt is generated, if enabled, when BSY changes from 1 to 0.

In the Read mode, when an overflow occurs, the BSY status bit is reset to ZERO and a Read Data instruction must be issued to set the Busy bit to its correct (ONE) state.

*These status bits are set at End of Character time when the BUSY Bit is ZERO. Since the resetting of BUSY causes an interrupt (if enabled), these bits do not generate individual interrupts. At this point a Read Data instruction must be issued to set the Busy bit.

- EX EXAMINE=OV+PF+DATA SET READY + FRERR. This bit is disabled in FDX on the Write side. Loss of Data Set Ready (DSRDY) cannot be detected on the Write side in FDX operation. On the Receive side, DATA SET READY is indicated by Busy and Examine being ONE; other bits may also be ONE.
- CARR OFF CARR OFF is ONE to indicate that no valid incoming data is being received. In the Receive side, this bit is ONE to indicate that CARRIER (CF) is not being received from the data set (see Figure 2). In the Write mode, this status bit is ZERO when REQUEST TO SEND (CA) is active. A transition of this status bit in either direction causes an interrupt, if enabled.
- RING RING is ONE when the RING (CE) signal from the data set is active. This indicates the reception of a call. An interrupt is generated, if enabled, when RING changes to ONE. In 4-wire operation, RING is always ZERO on the Transmit (Send) side. The Ring status represents the present state of the equivalent data set signal. See Figure 2.




Figure 2. PASLA – Data Set Communication Lines

PASLA COMMAND 1 BITS

PASLA needs two 1-byte output commands.

In the PASLA Command 1, the DTR, ECHOPLEX, RCT/DTB, TRANS LB, and WRT/RD bits are shared by the Transmitter and Receiver. However, the EN/DIS bits are separate for Transmit and Receive sides.

DIS,EN

In 2-wire operation, the unused side interrupts remain disarmed. The used side interrupts can be enabled or disabled. In 4-wire operation, these bits must be independently programmed as follows. To change EN/DIS on the Receive side, issue a Command with the WRT/RD bit = 0. To change the EN/DIS on the Transmit side, issue a Command with the WRT/RD bit = 1. The WRT/RD bit is gated to the data set as REQUEST TO SEND. Therefore, in 4-wire operation, it is essential that a command with WRT/RD = 0 be followed with a command WRT/RD = 1 in order to insure that REQUEST TO SEND does not deactivate.

DISABLE		ENABLE		
0	0	0	0	No Change
0	1	1	0	Enable
1	0	0	1	Disable (Interrupt queued)
1	1	1	1	Complement (Change state)

DTR

DATA TERMINAL READY (CD) to the data set. When this command bit is set, CD is turned ON, allowing automatic answering of an incoming call. This line must be ON to permit the data set to enter and remain in the data mode. When this bit is reset, it does not permit automatic answering of an incoming call and causes an existing connection to disconnect if held reset for a period specified by the manufacturer of the data set. See Figure 2.

ECHO-PLEX

When this bit is set, data received from the data set is transmitted back to the data set on the TRANSMITTED DATA (BA) line. See Figure 2. The PASLA also assembles the character as in the normal data mode. This feature is normally used for 4-wire HDX operation in the Read mode to provide visual verification at the terminal of the data received by the computer. This command must not be issued to the transmit side. Note that in the 2-wire HDX Read mode the RQ2S line is not active. If the associated data set requires RQ2S to be active, the data will not pass to the communication link. This bit takes effect immediately. Therefore, a Write to Read (with Echo-Plex) mode change requires transmitting X'FF' (an ASCII DEL character) as the last character.

RCT/DTB

RCT (Reverse Channel Transmit) (SA) is optional on 202C-type data sets, DTB (Data Terminal Busy) is optional on 103-type data sets. See Figure 2. For Reverse Channel Transmit option, this command bit is gated directly to the Secondary Transmitted Data (SA) line. See Figure 2. When this bit is set, RCT is OFF, i.e. Reverse Channel is not transmitted. When this bit is reset, RCT is ON, i.e. Reverse Channel is transmitted. For data sets equipped with the Data Terminal Busy option, the reset condition of this command bit will "busy-out" the terminal thereby not allowing a call to be answered and returning the Busy signal to the calling terminal.

TRANS
LB


When this bit is set, a continuous SPACE is transmitted to the data set. This condition overrides the Echo-plex feature. If this command is issued while data is being transmitted, the transmitted data will be mutilated.

WRT/RD

This command bit controls REQUEST TO SEND (CA) to the data set. See Figure 2. When this bit is set, REQUEST TO SEND is gated to the data set if DATA SET READY* (CC) is active. When this bit is reset, the hardware deactivates REQUEST TO SEND (CA) after the following delays: If character transfers are in progress, the hardware insures that the last character has been transmitted, then delays one millisecond to permit the last data bit to clear the data set before dropping REQUEST TO SEND (CA) except as noted under ECHO-PLEX. BSY is set during this line turn-around and does not reset until a character is received. However, CL2S, CARR OFF, RING, RCR, and DSRDY may still generate interrupts, if enabled. See Figures 3 and 4. In 2-wire operation, setting this bit places PASLA in the Write mode; resetting this bit places PASLA in the Read mode. In 4-wire operation, this bit is normally programmed set except noted under DIS, EN above.


*DATA SET READY (CC) does not appear in the status byte on the Transmit side in FDX operation. It should be noted here that one must rely on the receive side of the adaptor for notification of the loss of Data Set Ready (CC). Loss of Data Set Ready on the transmit side in FDX operation does not cause an interrupt. It does however hold Busy high thus preventing any more end of character interrupts.

(A) ANSWER CALL HDX MODE (202 – TYPE DATA SET)



- NOTE 1: CL2S IS DE-ACTIVATED WHEN RQ2S = 0
- NOTE 2: CARR IS DE-ACTIVATED WHEN RQ2S = 1 (CARR OFF = 0)
- NOTE 3: THE STATUS SHOWN ONLY REFLECTS THE LINE CONDITIONS, NOT PF, OV, OR FR ERR. IN ADDITION REVERSE CHANNEL IS IGNORED SINCE THIS IS SUBJECT TO USER'S PROTOCOL.
- NOTE 4: IF DTR IS SET WHEN RING OCCURS, THE CALL WILL BE ANSWERED AUTOMATICALLY (RING TERMINATES AND DSRDY BECOMES ACTIVE).


(B) ANSWER CALL FDX MODE (103 – TYPE DATA SET)



- NOTE 1: CARR OFF AND DSRDY FORCED LOW ON TRANSMIT SIDE.
- NOTE 2: REVERSE CHANNEL NOT APPLICABLE IN FDX (RCR = 0)


Figure 3. Answering Calls HDX and FDX

(A) LINE TURN-AROUND WRITE-READ (202 - TYPE DATA SET)



NOTE 1: INITIAL CONDITIONS: CONNECTION ESTABLISHED AND ADAPTER IS RECEIVING CHARACTERS.
 NOTE 2: CARR OFF STATUS FORCED INACTIVE AND CARRIER INTERRUPTS INHIBITED.
 NOTE 3: CL2S STATUS FORCED INACTIVE AND CL2S INTERRUPTS INHIBITED.

(B) LINE TURN-AROUND READ-WRITE (202 - TYPE DATA SET)



NOTE 1: INITIAL CONDITIONS: CONNECTION IS ESTABLISHED AND ADAPTER IS TRANSMITTING CHARACTERS.
 NOTE 2: CARR OFF STATUS FORCED INACTIVE AND CARRIER INTERRUPTS INHIBITED.
 NOTE 3: WITH A 103 TYPE DATA SET, CARRIER MAY BE PRESENT CONTINUOUSLY IN WHICH CASE THE CARROFF 1 INTERRUPT WILL NOT OCCUR AFTER DEACTIVATING RQ2S.
 NOTE 4: CL2S STATUS FORCED INACTIVE AND CL2S INTERRUPTS INHIBITED.

Figure 4. Line Turn-Around Read/Write and Write/Read

PASLA COMMAND 2 BITS

CLK CLK bit selects one of two strapped baud rates.

BIT #	1	CLOCK
	0	CLKA (Lowest Baud Rate)
	1	CLKB (Highest Baud Rate)

DATA BITS DATA BITS select the number of data bits/character (not including parity)

BIT #	2	3	NO. OF DATA BITS
	0	0	5
	0	1	6
	1	0	7
	1	1	8

If fewer than eight data bits are selected when a Write Data is issued in the Write mode, the data must be right-justified and unused bits are "Don't Care". In the Read mode, when a Read Data is issued, the character is presented to the Processor right-justified with unused bits forced to the ZERO state.

STOP BIT 0=1 Stop Bit
1=2 Stop Bits

When the line is programmed for two Stop bits, the PASLA Transmits both. However, the Receiver only samples the first Stop bit.

PARITY

BIT #	5	6	PARITY
	1	0	ODD
	1	1	EVEN
	0	X	NONE

In the Write mode, if parity is enabled (Bit 5=1), the PASLA generates and transmits the selected parity.

In the Read mode, if parity is enabled, the PASLA compares the received parity with the selected parity and generates the PF status if a disagreement is detected.

If parity is disabled (Bit 5=0), the hardware ignores parity. When transmitting, the hardware appends Stop bit(s) after the last data bit and, when receiving, disables the Parity Detection Circuit.

NOTE

The least significant bit of the Command Byte must be a 1 or 0 as indicated to permit the hardware to distinguish between the two commands. Command 2 should never be issued while data transfer is in progress.

PROGRAMMING SEQUENCES

Switched Line Operation

To originate a call, the operator depresses the TALK key on the data set and dials the desired number. When the call is answered, a carrier is heard (being sent by the data set receiving the call). The operator then depresses the DATA key.

The operator may now hang up and depress the AUTO key to return the equipment to automatic receive following this call. When the DATA key is depressed (the Data Light remains lit for the duration of the call), the EX status bit resets (DATA SET READY) (CC) as does the CARR OFF status bit. The PASLA should be initialized to the Read mode and thus be interrupted by the receiving Carrier. When CARR OFF resets, the PASLA should be switched to the Write mode to transmit data. Following the call, both sets (originating and receiving) should be issued a Command Read with DTR reset to disconnect. This procedure is typical, but not necessary. The user is free to design his own hand-shake sequence. Figures 3 and 4 show timing sequences for answering calls and line turn-around. The following is offered for general information only. With wide variations between data set characteristics and common carrier procedures, the operating procedures may have to be modified. The user should ensure that the characteristics of the devices connected to the PASLA are compatible with the descriptions in this specification.

In Figure 3A, DTR and RQ2S are initially OFF. The status is X'0E' before RINGing commences. The RING causes an interrupt and a status of X'0F'. The RING status bit is set for the period of the RING from the data set.

When RING resets, the status is X'0E' and another interrupt is generated each time RING → 1. RING continues until the program sets DTR to answer the call. Shortly after DTR is set, the data set responds with DSRDY=1. This causes EX → 0 and the status at this time is X'0A' (BSY=1 and CARR OFF=1).

When the data link is established, the data set turns CARR ON which generates an interrupt and a status of X'08' (BSY=1). If the adapter remains in the Receive mode, Busy stays active until a character is received. If the adapter is to transmit first, the program turns RQ2S ON (Command with the WRT bit set). With RQ2S ON, the data set responds with CL2S=1. Since this bit is initially reset, an interrupt is generated when RQ2S is turned ON and another interrupt is generated when the data set responds with CL2S=1. The adapter may now transmit.

Figures 3 and 4 assume ideal conditions. For example, in a typical switched network environment, more than one interrupt may be generated as carrier is initially established, or the Received Data from the local data set may be active during a connect or disconnect sequence. These problems can be attributed to the type (manufacturer) of data set employed, the options implemented in the data set and also the switched network. In particular, if the Received Data from the data set is active before carrier is established, the PASLA will commence to assemble a "garbage" character. This can result in a Receive Busy interrupt with any or all of the character status bits set (PF, FRERR, OV). These status bits will then remain set until a Read Data is executed (to set BSY and reset OV) and a valid character is received (to reset PF and FRERR).

Leased Line Operation

In leased line operation, because a connection is permanently established, no dial-up or disconnect is needed. Both stations are normally initialized to the Read mode. Either end can originate a transfer by going into the Write mode, which causes the receiving station to interrupt when the Carrier appears. Upon receiving characters, the receiving end is in the Read mode, and a data transfer takes place. The exact hand-shake protocol is up to the user.

Half-Duplex Operation

In Half-Duplex operation, only one terminal can transmit at any one time. To change the direction of transmission, the channel must be turned around. The question arises as to who indicates channel turn-around. The convention is normally held that the Processor turns the line around when it has a message to transmit. Data sets (e.g. 202C type) normally used in Half-Duplex operation, may be equipped with the Reverse Channel option which is used to signal the requirement to reverse the direction of transmission or to break the data flow. An important operating convention affecting Reverse Channel operation results from the presence of echo suppressors in long-distance lines. These suppressors normally disallow transmission of an echo.

In data communications, the echo suppressor must be disabled, as it must be possible to transmit simultaneously in both directions (Main Channel and Reverse Channel). The echo suppressor becomes re-enabled if the tone on the line is absent for a period exceeding 100 milliseconds. To prevent the re-enabling of the echo suppressor, the convention should be adopted that the Reverse Channel is held ON (high) when the main channel is OFF and vice versa. This convention ensures that a tone is on the line at all times.

The Reverse Channel is normally held ON when the Processor is accepting data. The Processor signals its desire to transmit by lowering (OFF) the Reverse Channel and switching to the Write mode. A program delay should normally be introduced to allow the terminal on the other end to turn its Reverse Channel ON and enable its Read mode. This delay is a function of the terminal on the other end. This delay can be 200 to 1200 milliseconds. If the device at the other end is set up to indicate through the Reverse Channel signaling that it is ready to receive data, this can be used instead of a program delay. When the Processor is transmitting, a break condition sent from the terminal to signify that the terminal wants to transmit is signified by the Receive Reverse Channel going from ON (high) to OFF (low). The Processor should then raise its Reverse Channel lead high (ON) and transfer to the Read mode. The interface automatically introduces the necessary time delay before presenting data to the Processor to ensure valid data transfer and not transition noise.

Local Terminal Operation

As described above, the PASLA may be used in conjunction with modems to provide an Interface to a remote terminal. The PASLA contains the hardware to provide program control and status information at the RS-232 Interface.

The PASLA may also interface directly to asynchronous terminals which conform to the RS-232 specification. See Figure 5.

The major functional difference between the remote and local configuration shown in Figure 5 is that the local termination does not generally require the extensive hand-shaking sequences as described in the section on Switched Line Operation for switched network operation. Consequently, many of the standard RS-232 control and status lines are not terminated in the PASLA or the terminal for local connections. The nature of the Interface cannot be described specifically since it differs depending on the type of terminal. Typically, a CRT requires the Transmit and Receive Data paths to provide duplex operation and may also provide Data Terminal Ready for an on-line indicator to the PASLA. In either case, the local cable shown in Figure 5, combined with straps on the PASLA, will provide all of the features required to terminate most local terminals.




Figure 5. Local and Remote Terminal Connections

INTERRUPTS

A list of interrupt conditions is shown in Table 2.

TABLE 2. INTERRUPT CONDITIONS

STATUS BIT TRANSITION	HDX	FDX	
		REC	TRANS
RING → 1	X	X	
CARR OFF → 1	X (RD)	X	
CARR OFF → 0	X (RD)	X	
RCR → 1	X	X	
RCR → 0	X	X	
DSRDY → 0	X	X	
*BSY → 0	X	X	X
CL2S → 1	X (WRT)		X

* An interrupt is also generated in HDX operation when going from READ to WRITE mode if CL2S initially=0; i.e., when CL2S goes from 0 to 1 which causes a BSY interrupt.

INITIALIZATION

When the Initialize pushbutton on the Processor Display Panel is depressed (or after the power failure/restore sequence), OV, PF, and FR ERR status bits cannot be guaranteed. Because of this, the programmer should take precautions to ignore these bits on the first interrupt. The PASLA is placed in the Disable mode. A Read Data (RD or RDR) should be issued to set the BSY status bit.

The state of the command bits DTR, ECHOPLEX, RCT, TRANS LB and WRT/RD cannot be guaranteed when power is initially applied.

DEVICE NUMBER

The PASLA is normally strapped for X'10'.

Two consecutive addresses are assigned to each 4-wire line, with the even address for the Receive side and the odd address for the Transmit side. In 2-wire operation, each side responds to either address.

SAMPLE PROGRAMS

Programming Examples for 16-Bit Processor

Appendix 1 shows two examples. The first example is for Half-Duplex mode and data transfer is by use of Sense Status loops as well as under interrupts. The message 'TYPE 1234567890' is output using Sense Status loops. Then PASLA is put into the Read mode with Echo-plex enabled. A user input 10-character message is read using a Sense Status loop. When the complete message is received, the PASLA is put in the Write mode with interrupts enabled, and the message 'CORRECT!' is output under interrupts. The last Write interrupt is cleared.

The second example shows remote terminal 4-wire, switched-line operation. The data link connection, data transfer, and disconnect are under interrupt control. The user dials into the Processor. The example proceeds as Ring interrupts, DSRDY drops, and CARR OFF drops. When the user depresses a key on the remote terminal, BSY interrupts and a character is read into the buffer. A 10 character message is read in. Then RQ2S is sent to the PASLA. The modem responds with CL2S and BSY interrupts. Then same message is written to the terminal under interrupts. When complete, DTR is held off until DSRDY drops causing an interrupt. As the link is disconnected, CARR OFF sets, causing an interrupt. After some delay, CL2S sets causing an interrupt. BSY is also set. Thus, the line remains disconnected.

Programming Examples for 32-Bit Processor

The first example in Appendix 2 shows local terminal, 4-wire PASLA operation using Auto-Driver Channel for data transfer. A 10-character message is read from and written to the terminal. The example shows how to set up the interrupt service pointer table to use translation table and to check for proper Auto-Driver Channel termination.

The second example shows local terminal, 4-wire PASLA operation. The data transfer is under interrupt control. A 10-character message is read from and written to the terminal. The last Write side interrupt is cleared.

TESTING

The PASLA is tested using the PASLA Off-Line Test Program, 06-127, in conjunction with the 28-014 Test Connector. This requires two PASLAs. The test hardware and software are not delivered with the PASLA but may be purchased separately.

LOCAL TERMINAL, HALF-DUPLEX PASLA OPERATION

```

28 *
29 * TTY, CRT OR GDT SHOULD BE INTERFACED THROUGH PASLA(TTY) INTERFACE
30 * CRT/GDT SHOULD BE STRAPPED FOR HALF-DUPLEX OPERATION
31 * THE FOLLOWING EXAMPLE IS FOR 16-BIT PROCESSOR
32 * START EXECUTION @ START1
33 *
34 * WRITE CHARACTERS & READ KEYS USING SENSE STATUS LOOP
35 * WRITE CHARACTERS UNDER INTERRUPT CONTROL
36 *
37 *
38 START1 XAR DONE,DONE          DISABLE INT @ PROCESSOR LEVEL
39 EPSR   WORK,DONE
40 LDAI   REPEAT,START1
41 LH     DEV,DEVADR
42 OC    DEV,SECOND
43 OC    DEV,DISVRT
44 LDAI  MSG,MSG1
45 *
46 EXMP1A LR CHAR,0(MSG)        OUTPUT A CHARACTER
47 BAL   LINK,OUTCHR
48 AIS   MSG,1
49 CLAI  MSG,MSGIEND
50 BLS   EXMP1A
51 OC    DEV,DISRD
52 RDR   DEV,WORK
53 BAL   LINK,DELAY
54 XAR   MSG,MSG
55 *
56 EXMP1B BAL LINK,READ         READ A KEY CODE WHEN DEPRESSED
57 CLB   CHAR,TYPED(MSG)      COMPARE WITH THE EXPECTED
58 BNE   *
59 AIS   MSG,1
60 CLAI  MSG,10
61 BLS   EXMP1B
62 *
63 * WRITE UNDER INTERRUPT CONTROL
64 *
65 LDAI  WORK,INT
66 STA  DONE,X'44,
67 STA  WORK,X'46,
68 LDAI  MSG,MSG2
69 OC    DEV,ENVRT
70 BAL   LINK,DELAY
71 LDAI  WORK,X'4000,
72 EPSR  CHAR,WORK
73 B     *
74 *
75 * IMMEDIATE INTERRUPT IS RECEIVED
76 *
77 INT  AIR  WORK,STAT
78 CLAK  WORK,DEV
79 BNE   *
80 LDAR  STAT,STAT
81 BNZ   *
0000P 0766
0002P 9556
0004K C890 0000R
0008R 4870 0208R
000CP DE70 020ER
0010R DE70 020FR
0014R C810 0218K
0018P D341 0000
001CR 41F0 00A2K
0020R 2611
0022R C510 022AR
0026P 2087
0028R DE70 0210R
002CP 9875
002ER 41F0 00AER
0032P 0711
0034R 41F0 0092K
0038R D441 021DR
003CR 4230 003CK
0040R 2611
0042R C510 000A
0046R 2089
0048P C850 006AR
004CR 4060 0044
0050K 4050 0046
0054R C810 022AK
0058R DE70 0211R
005CR 41F0 00AER
0060R C850 4000
0064R 9545
0066R 4300 0066R
006AR 9F58
006CR 0557
006ER 4230 006ER
0072K 0888
0074R 4230 0074R

```


REMOTE TERMINAL DATA TRANSFER (16-BIT)

0134R	9F78	172	INT3	AIR	DEV,STAT	
0136R	0572	173		CLHR	DEV,RCV	
0138R	4230 0138R	174		BNE	*	CARR OFF DROPS
013CR	C580 0008	175		CLHI	STAT,8	
0140R	4230 0140R	176		BNE	*	
0144R	C850 0150R	177		LHI	WORK,INT4	
0148R	4050 0046	178		STH	WORK,X'46,	
014CR	C200 020AR	179	DTEN	LPSW	WAIT	
0150R	9F78	180	*	AIR	DEV,STAT	
0152R	0572	181	INT4	CLHR	DEV,RCV	
0154R	4230 0154R	182		BNE	*	BSY DROPS WHEN KEY IS DEPRESSED
0158R	0888	183		LHR	STAT,STAT	
015AR	4230 015AR	184		RNZ	*	
015ER	DB21 0000	185		RD	RCV,0(MSG)	
0162R	2611	186		AIS	MSG,1	
0164R	C510 0244R	187		CLHI	MSG,MSG4END	
0168R	4280 014CR	188		PL	RD TEN	READ CHARACTER INTO MESSAGE BUFFER
016CR	C810 0238R	189	*	LHI	MSG,MSG3	
0170R	DE30 0211R	190		OC	SND,ENWRT	SEND RQ2S
0174R	C850 0180R	191		LHI	WORK,INT5	
0178R	4050 0046	192		STH	WORK,X'46,	
017CR	C200 020AR	193		LPSW	WAIT	
0180R	9F78	194	WR TEN	AIR	DEV,STAT	
0182R	0573	195	*	CLHR	DEV,SND	
0184R	4230 0184R	196		RNE	*	CLS NOT DROPS, BSY DROPS
0188R	0888	197	INT5	LHR	STAT,STAT	
018AR	4230 018AR	198		BZ	*	
018ER	0866	199		LHR	DONE,DONE	
0190R	4230 0188R	200		BZ	DISCONN	
0194R	DA31 0000	201		WD	SND,0(MSG)	
0198R	2611	202		AIS	MSG,1	
019AR	C510 0244R	203		CLHI	MSG,MSG3END	
019ER	4280 017CR	204		BL	WR TEN	
01A2R	2461	205	*	LIS	DONE,1	
01A4R	4300 017CR	206		R	WR TEN	CLEAR LAST WRITE INT.
01A8R	C850 0188R	207		LHI	WORK,INT6	
01ACR	4050 0046	208	*	STH	WORK,X'46,	
01B0R	DE20 0216R	209	DISCONN	OC	RCV,DTROFF	DTR IS OFF TO DISCONNECT
01B4R	C200 020AR	210		LPSW	WAIT	
01B8R	9F78	211	*	AIR	DEV,STAT	
01BAR	0572	212	INT6	CLHR	DEV,RCV	
01BCR	4230 01BCR	213		BNE	*	USKDY DROP CAUSES A INTERRUPT
01COR	C580 000C	214		CLHI	STAT,X'0C,	
01C4R	4230 01C4R	215		BNE	*	
01C8R	C850 01D4R	216		LHI	WORK,INT7	
01CCR	4050 0046	217		STH	WORK,X'46,	
01D0R	C200 020AR	218	*	LPSW	WAIT	
		219				
		220				
		221				
		222				
		223				
		224				
		225	*			

REMOTE TERMINAL DATA TRANSFER (16-BIT)


01D4R	9F78	INT7	AIR	DEV,STAT	
01D6R	0572	227	CLHR	DEV,RCV	
01D8R	4230 01D8R	228	BNE	*	
01D9R	C580 000E	229	CLHI	STAT,X'0E'	CARR OFF SETS CAUSING AN INT.
01E0R	4230 01E0R	230	BNE	*	
01E4R	C850 01F0R	231	LHI	WORK,INT8	
01E8R	4050 0046	232	STH	WORK,X'46'	
01E9R	C200 020AR	233	LPSW	WAIT	
01F0R	9F78	234	*		
01F2R	0573	235	AIR	DEV,STAT	
01F4R	4230 01F4R	236	CLHR	DEV,SND	
01F8R	C580 0048	237	BNE	*	
01FCR	4230 01FCR	238	CLHI	STAT,X'48'	CL2S NOT SETS. BSY IS ALSO SET
0200R	4300 00B6R	239	BNE	*	
		240	B	HALT	
		241	*		
		242	* * * * *	CONSTANTS & MESSAGES USED IN ABOVE EXAMPLES	
0204R	0032	243	R	RCVADR	DCX
0206R	0033	244	S	SNDAOR	DCX
0208R	0010	245	DE	VAUR	DCX
020AR	C000	246	WAIT		C000
020CK	00BEK	247			Z (START2)
020ER	78	248	SE	CONDU	DB
		249	*		
020FR	AB	250			
0210R	B9	251	*		
0211R	68	252	DIS	WRT	DB
0212R	83	253	DIS	RU	DB
0213R	41	254	EN	WRT	DB
0214R	03	255	DIS	WRT?	DB
0215R	3B	256	EN	REAU	DB
0216R	03	257	WR	TRD	DB
		258	DTP		DB
		259	DT	ROFF	DB
0218R	54595045	260	*		
	20313233	261	M	SG1	DC
	34353637				
	38395020				
0228R	0D0A				
	0000 022AR				
	0000 021DR				
022AR	0D0A	262	M	SG1END	EQU
022CR	434F5252	263	T	YPED	EQU
	45435420	264	M	SG2	DC
0234R	2121				
0236R	0D0A				
	0000 0238R				
0238R	0D0A	265	M	SG2END	EQU
023AR		266	M	SG3	DC
	0000 0244R	267	M	SG4	DS
0244R	0D0A	268	M	SG4END	EQU
0246R	0000	269			DC
0248R	0000				

PASLA PROGRAMMING EXAMPLES FOR 16-BIT PROCESSOR


REMOTE TERMINAL DATA TRANSFER (16-BIT)

0000 024AR
270 MSG3END EQU *
271 *
272 END
024AK

**FLOW CHART FOR PASLA PROGRAMMING
EXAMPLE FOR 16-BIT PROCESSORS
USING SENSE STATUS LOOPS
LOCAL TERMINAL, HALF DUPLEX OPERATION**



FLOW CHART FOR PASLA PROGRAMMING
EXAMPLES FOR 16-BIT PROCESSOR
UNDER INTERRUPT CONTROL
REMOTE TERMINAL, FULL DUPLEX OPERATION



PASLA PROGRAMMING EXAMPLES
FOR 32 BIT PROCESSORS

PAGE

PASLA PROGRAMMING EXAMPLES FOR 32-BIT PROCESSOR

03-066R03M96

PROG= *NONE*

```

1 SCRAM
2 CROSS
3 WIDTH 120
4 TARGT 32
5 MORX3
6 *
7 *
8 * USER INPUTS A MESSAGE OF UP TO 72 CHARACTERS THROUGH THE TERMINAL
9 * HOOKED ON TO THE PASLA INTERFACE. A MESSAGE OF LESS THAN 72
10 * CHARACTERS MUST BE TERMINATED BY DEPRESSING 'CR' KEY TWICE. THE
11 * AUTO-DRIVER CHANNEL READS THE CHARACTERS & DOES ASCII TO ASCII
12 * TRANSLATION, AND GENERATES A BUFFER CALLED 'MESSAGE'.
13 * THEN CCB IS SET UP TO WRITE, FAST MODE, NO TRANSLATION. THE
14 * 'CR', 'LF', OR JUST 'LF', IS OUTPUT FOLLOWED BY THE 'MESSAGE'
15 * BUFFER. THEN 'CP', 'LF', ARE OUTPUT.
16 *
17 * THE ENTIRE PROGRAM LOOPS ON ITSELF.
18 *
19 *
20 * REGISTER EQUATES
21 *
22 *
23 R0 EQU 0
24 R1 EQU 1
25 DEV EQU 7
26 WORK EQU 10

```

```

0000 0000
0000 0001
0000 0007
0000 000A

```

DATA TRANSFER THROUGH AUTO-DRIVER CHANNEL

Address	Hex	ORG	Instruction	Comments
0000001		X'A00*		
28 *				
29				
30 *				
31 *		LHI	R1,X'F0*	REGISTER SET F
32		EPsk	R0,R1	
33				
34 *				
35		LH	DEV,RCVADR	GET RECEIVE SIDE ADDRESS
36		RDK	DEV,WORK	DUMMY READ TO SET BUSY
37		STH	DEV,DEVADR	
38 *				
39		LHI	R1,CCWSTA+TLATE	LRC, BUFFER 0, READ, TRANSLATE
40		STH	R1,CCW	
41		LDAl	R1,RBUFOEND	
42		LDAl	R0,MESSAGE	
43		SAK	R0,R1	
44		STH	R0,COUNT0	
45		STA	R1,BUFOEND	
46		LB	R0,ENREAD	GET READ COMMAND
47		STB	R0,CMD	
48		LIS	WORK,1	SET FLAG
49		STH	WORK,READ	
50 *				
51		LHI	R1,CCB	
52		AlS	R1,1	
53		STH	R1,ISPTAB(DEV,DEV)	SET UP ISP TABLE ENTRY
54		LIS	R1,8	
55		RBT	R1,CCW	RESET EX BIT
56		LHI	R1,ISRO	
57		STH	R1,SUBK	SUBROUTINE ADDRESS
58 *				
59		LHI	R1,X'40F0*	
60		EPsk	R0,R1	ENABLE INT & PROCESSOR LEVEL
61		LH	DEV,DEVADR	
62		SINT	0(DEV)	
63		B	*	HANG
64 *				
65 *				
66 *				
67		XAR	R0,R0	TO WRITE CR, LF OR JUST LF FOLLOWED BY MESSAGE & CR, LF.
68		LH	R1,COUNT0	
69		AHI	R1,72	
70		SAK	R0,R1	
71		AAI	R1,WRTBUF	
72		BS	OK	
73		LDAl	R1,RBUFOEND	
74		LDAl	R0,WRTBUF	
75		SAR	R0,R1	
76		STH	R0,COUNT0	
77		STA	R1,BUFOEND	
78		LHI	R1,CCWSTA+WRITE	WRITE, NO TRANSLATION
79		STH	R1,CCW	
80		LB	R0,ENWRT	
81		STB	R0,CMD	
000A00	C810 00F0			
000A04	9501			
000A06	4870 0RB2			
000A0A	9B7A			
000A0C	4070 0PB0			
000A10	C810 F702			
000A14	4010 0E48			
000A18	E610 0EA7			
000A1C	E600 0B60			
000A20	0B01			
000A22	4000 0B4A			
000A26	5010 0B4C			
000A2A	D300 0EA2			
000A2E	D200 0EB4			
000A32	24A1			
000A34	40A0 0EAC			
000A38	C610 0E48			
000A3C	2611			
000A3E	4017 4700 0000			
000A44	2418			
000A46	7610 0E48			
000A4A	C810 0AAC			
000A4E	4010 0B5C			
000A52	C810 40F0			
000A56	9501			
000A58	4870 0RB0			
000A5C	E207 0000			
000A60	4300 0A60			
000A64	0700			
000A66	4810 0E4A			
000A6A	CA10 0048			
000A6E	0B01			
000A70	FA10 0000 0B5E			
000A76	2306			
000A78	E610 0BA7			
000A7C	E600 0B5E			
000A80	0B01			
000A82	4000 0B4A			
000A86	5010 0B4C			
000A8A	C810 F704			
000A8E	4010 0B48			
000A92	D300 0EA6			
000A96	D200 0B84			

DATA TRANSFER THROUGH AUTO-DRIVER CHANNEL

000A9A	4870 0EA0	82	LH	DEV,SNDADR	
000A9E	4070 0B80	83	STH	DEV,DEVADR	
000AA2	07AA	84	XAR	WORK,WORK	RESET FLAG
000AA4	40A0 0BAC	85	STH	WORK,READ	
000AAB	4300 0A38	86	B	COMM	
000AAC	42F0 0AAC	87	*	COME HERE AFTER SINT	
000AB0	C330 0008	89	ISRO	C+V+G+L,*	
000AB4	4330 0A00	90	BZ	3,8	
000AB8	DE20 0EA7	91	OC	START1	SET UP PASLA
000ABC	DE20 0BB4	92	OC	2,SECOND	ISSUE COMMAND
000AC0	48A0 0BAC	93	LH	WORK,READ	
000AC4	4330 0AD4	94	BZ	ISR01	SET RSY
000AC8	9B2A	95	RDR	2,WORK	
000ACA	E6A0 0AE4	96	LDAI	WORK,ISR1	TO READ A MESSAGE
000ACE	40A0 0B5C	97	STH	WORK,SUBR	
000AD2	1800	98	LPSWR	R0	
000AD4	E6A0 0B04	99	LDAI	WORK,ISR2	
000AD8	40A0 0B5C	100	STH	WORK,SUBR	TO WRITE THE MESSAGE
000ADC	24A8	101	LIS	WORK,8	
000ADE	75A0 0B48	102	SBT	WORK,CCW	SET EX BIT
000AE2	1800	103	LPSWR	R0	
000AE4	42F0 0AE4	104	BTC	C+V+G+L,*	
000AE8	C330 0008	105	THI	3,8	
000AEC	4230 0A00	106	BNZ	START1	READ FIRST CHARACTER OF MESSAGE
000AF0	9B2A 0B48	107	RDR	2,WORK	PUT IT IN BUFFER
000AF2	E3A0 0B48	108	SCP	WORK,CCB	
000AF6	4300 0AD4	109	B	ISR01	
000AFA	1800	110	ISR1	COME HERE TO READ FIRST CHARACTER	
000AFC	07AA	111	IGNORE	LPSWR R0	
000AFE	40A0 0B48	112	XAR	WORK,WORK	RESET EXE BIT
000B02	1800	113	STH	WORK,CCW	
000B04	4210 0B04	114	LPSWR	R0	
000B08	4220 0B18	115	ISR2	L,*	
000B0C	48A0 0BAC	116	BTC	G,BUFULL	
000B10	4330 0B10	117	LH	WORK,READ	
000B14	4300 0A64	118	BZ	*	
000B18	48A0 0BAC	119	B	CREXIT	
000B1C	4230 0A78	120	LH	WORK,READ	
000B20	C8A0 FFFD	121	BNZ	LINEXIT	
		122	LHI	WORK,-3	TO OUTPUT CR, LF, NULL, NULL.

DATA TRANSFER THROUGH AUTO-DRIVER CHANNEL

```

000B24 40A0 0B52          STH      WORK,COUNT1
000B28 E6A0 0BAH        LDAl    WORK,WBUF1END
000B2C 50A0 0B54        STA     WORK,BUF1END
000B30 C8A0 0B3A        LHI     WORK,IODONE
000B34 40A0 0B5C        STH    WORK,SUBR
000B38 1800          LPSWR  RO

142 *
143 * * COME HERE WHEN ALL I/O OPERATION IS OVER
144 *
145 *
146 IODONE          BTC     L,*
147              BTC     G,START1
148              B      *
149 *
150              ALIGN  ADC
151 * -----
152 *
153 CCB             EQU    *
154 CCW             DCX    0
155 COUNT0          DCX    0
156 RUF0END        DC     0
157 CHKWORN        DCX    0
158 COUNT1          DCX    0
159 RUF1END        DC     0
160 SURK            DC     A(TLATETAR)
161              DCX    0
162 *
163 * -----
164 * BUFFERS
165 *
166 WRTBUF          DB     13
167              DB     10
168 MESSAGE         DS     72
169 RBUF0END        EQU    *-1
170              DCX    0D0A,0
171 WBUF1END        EQU    *-1
172 * -----
173 * EQUATES
174 *
175 *
176 CCWSTA         EQU    X'F700'
177 WRITE          EQU    X'0004'
178 TLATE          EQU    X'0002'
179 *
180 ISPTAB         EQU    X'D0'
181 C              EQU    8
182 V              EQU    4
183 G              EQU    2
184 L              EQU    1
185 *
186 *
187 * * CONSTANTS
188 *

```


DATA TRANSFER THROUGH AUTO-DRIVER CHANNEL

000C18	80308031	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C1C	80328033	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C20	80348035	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C24	80368037	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C28	80388039	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C2C	803A803B	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C30	803C803D	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C34	803E803F	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C38	80408041	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C3C	80428043	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C40	80448045	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C44	80468047	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C48	80488049	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C4C	804A804B	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C50	804C804D	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C54	804E804F	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C58	80508051	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C5C	80528053	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C60	80548055	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C64	80568057	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C68	80588059	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C6C	805A805B	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C70	805C805D	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C74	805E805F	206	DB	X'80',**TABLE+63/2,X'80',**TABLE+63/2
000C78	057D	207	DC	16
000C7B	057D	208	DC	T(IGNORE),T(IGNORE)
000C7A	057D	208	DC	T(IGNORE),T(IGNORE)
000C7C	057D	208	DC	T(IGNORE),T(IGNORE)
000C7E	057D	208	DC	T(IGNORE),T(IGNORE)
000C80	057D	208	DC	T(IGNORE),T(IGNORE)
000C82	057D	208	DC	T(IGNORE),T(IGNORE)
000C84	057D	208	DC	T(IGNORE),T(IGNORE)
000C86	057D	208	DC	T(IGNORE),T(IGNORE)
000C88	057D	208	DC	T(IGNORE),T(IGNORE)
000C8A	057D	208	DC	T(IGNORE),T(IGNORE)
000C8C	057D	208	DC	T(IGNORE),T(IGNORE)
000C8E	057D	208	DC	T(IGNORE),T(IGNORE)
000C90	057D	208	DC	T(IGNORE),T(IGNORE)
000C92	057D	208	DC	T(IGNORE),T(IGNORE)
000C94	057D	208	DC	T(IGNORE),T(IGNORE)
000C96	057D	208	DC	T(IGNORE),T(IGNORE)
000C98	057D	208	DC	T(IGNORE),T(IGNORE)
000C9A	057D	208	DC	T(IGNORE),T(IGNORE)
000C9C	057D	208	DC	T(IGNORE),T(IGNORE)
000C9E	057D	208	DC	T(IGNORE),T(IGNORE)
000CA0	057D	208	DC	T(IGNORE),T(IGNORE)
000CA2	057D	208	DC	T(IGNORE),T(IGNORE)
000CA4	057D	208	DC	T(IGNORE),T(IGNORE)
000CA6	057D	208	DC	T(IGNORE),T(IGNORE)
000CA8	057D	208	DC	T(IGNORE),T(IGNORE)
000CAA	057D	208	DC	T(IGNORE),T(IGNORE)
000CAC	057D	208	DC	T(IGNORE),T(IGNORE)
000CAE	057D	208	DC	T(IGNORE),T(IGNORE)
000CB0	057D	208	DC	T(IGNORE),T(IGNORE)

DATA TRANSFER THROUGH AUTO-DRI/ER CHANNEL

000CB2	057D	208	DC	T(IGNORE),T(IGNORE)
000CB4	057D	209 *		
000CB6	057D	210 *		
000CB8		211	DO	13
000CB8	057D	212	DC	T(IGNORE)
000CBA	057D	212	DC	T(IGNORE)
000CBC	057D	212	DC	T(IGNORE)
000CBE	057D	212	DC	T(IGNORE)
000CC0	057D	212	DC	T(IGNORE)
000CC2	057D	212	DC	T(IGNORE)
000CC4	057D	212	DC	T(IGNORE)
000CC6	057D	212	DC	T(IGNORE)
000CC8	057D	212	DC	T(IGNORE)
000CCA	057D	212	DC	T(IGNORE)
000CCC	057D	212	DC	T(IGNORE)
000CCE	057D	212	DC	T(IGNORE)
000CD0	057D	212	DC	T(IGNORE)
000CD2	057E	213	DC	T(CR)
000CD4		214	DO	9
000CD4	057D	215	DC	T(IGNORE),T(IGNORE)
000CD6	057D			
000CD8	057D	215	DC	T(IGNORE),T(IGNORE)
000CDA	057D			
000CDC	057D	215	DC	T(IGNORE),T(IGNORE)
000CDE	057D			
000CE0	057D	215	DC	T(IGNORE),T(IGNORE)
000CE2	057D			
000CE4	057D	215	DC	T(IGNORE),T(IGNORE)
000CE6	057D			
000CE8	057D	215	DC	T(IGNORE),T(IGNORE)
000CEA	057D			
000CEC	057D	215	DC	T(IGNORE),T(IGNORE)
000CEE	057D			
000CF0	057D	215	DC	T(IGNORE),T(IGNORE)
000CF2	057D			
000CF4	057D	215	DC	T(IGNORE),T(IGNORE)
000CF6	057D			
000CF8	0000 0CF8	216	EQU	*
000CF8	80208021	217	DO	32
000CFC	80228023	218	DB	X'80',*-TABLEH+63/2,X'80',*-TABLEH+63/2
000DD0	80248025	218	DB	X'80',*-TABLEH+63/2,X'80',*-TABLEH+63/2
000DD4	80268027	218	DB	X'80',*-TABLEH+63/2,X'80',*-TABLEH+63/2
000DD8	80288029	218	DB	X'80',*-TABLEH+63/2,X'80',*-TABLEH+63/2
000DDC	802A802B	218	DB	X'80',*-TABLEH+63/2,X'80',*-TABLEH+63/2
000DD10	802C802D	218	DB	X'80',*-TABLEH+63/2,X'80',*-TABLEH+63/2
000DD14	802E802F	218	DB	X'80',*-TABLEH+63/2,X'80',*-TABLEH+63/2
000DD18	80308031	218	DB	X'80',*-TABLEH+63/2,X'80',*-TABLEH+63/2
000DD1C	80328033	218	DB	X'80',*-TABLEH+63/2,X'80',*-TABLEH+63/2
000DD20	80348035	218	DB	X'80',*-TABLEH+63/2,X'80',*-TABLEH+63/2
000DD24	80368037	218	DB	X'80',*-TABLEH+63/2,X'80',*-TABLEH+63/2
000DD28	80388039	218	DB	X'80',*-TABLEH+63/2,X'80',*-TABLEH+63/2

DATA TRANSFER THROUGH AUTO-DRIVER CHANNEL

000D2C	803A803B	218	DR	X'80',**--TABLEH+63/2,X'80',**--TABLEH+63/2
000D30	803C803D	218	DR	X'80',**--TABLEH+63/2,X'80',**--TABLEH+63/2
000D34	803E803F	218	DR	X'80',**--TABLEH+63/2,X'80',**--TABLEH+63/2
000D38	80408041	218	DR	X'80',**--TABLEH+63/2,X'80',**--TABLEH+63/2
000D3C	80428043	218	DR	X'80',**--TABLEH+63/2,X'80',**--TABLEH+63/2
000D40	80448045	218	DR	X'80',**--TABLEH+63/2,X'80',**--TABLEH+63/2
000D44	80468047	218	DR	X'80',**--TABLEH+63/2,X'80',**--TABLEH+63/2
000D48	80488049	218	DR	X'80',**--TABLEH+63/2,X'80',**--TABLEH+63/2
000D4C	804A804B	218	DR	X'80',**--TABLEH+63/2,X'80',**--TABLEH+63/2
000D50	804C804D	218	DR	X'80',**--TABLEH+63/2,X'80',**--TABLEH+63/2
000D54	804E804F	218	DR	X'80',**--TABLEH+63/2,X'80',**--TABLEH+63/2
000D58	80508051	218	DR	X'80',**--TABLEH+63/2,X'80',**--TABLEH+63/2
000D5C	80528053	218	DR	X'80',**--TABLEH+63/2,X'80',**--TABLEH+63/2
000D60	80548055	218	DR	X'80',**--TABLEH+63/2,X'80',**--TABLEH+63/2
000D64	80568057	218	DR	X'80',**--TABLEH+63/2,X'80',**--TABLEH+63/2
000D68	80588059	218	DR	X'80',**--TABLEH+63/2,X'80',**--TABLEH+63/2
000D6C	805A805B	218	DR	X'80',**--TABLEH+63/2,X'80',**--TABLEH+63/2
000D70	805C805D	218	DR	X'80',**--TABLEH+63/2,X'80',**--TABLEH+63/2
000D74	805E805F	218	DR	X'80',**--TABLEH+63/2,X'80',**--TABLEH+63/2
000D78		219	DO	16
000D78	057D	220	DC	T(IGNORE),T(IGNORE)
000D7A	057D			
000D7C	057D	220	DC	T(IGNORE),T(IGNORE)
000D7E	057D			
000D80	057D	220	DC	T(IGNORE),T(IGNORE)
000D82	057C			
000D84	057D	220	DC	T(IGNORE),T(IGNORE)
000D86	057D			
000D88	057D	220	DC	T(IGNORE),T(IGNORE)
000D8A	057D			
000D8C	057D	220	DC	T(IGNORE),T(IGNORE)
000D8E	057D			
000D90	057D	220	DC	T(IGNORE),T(IGNORE)
000D92	057D			
000D94	057D	220	DC	T(IGNORE),T(IGNORE)
000D96	057D			
000D98	057D	220	DC	T(IGNORE),T(IGNORE)
000D9A	057D			
000D9C	057D	220	DC	T(IGNORE),T(IGNORE)
000D9E	057D			
000DA0	057D	220	DC	T(IGNORE),T(IGNORE)
000DA2	057D			
000DA4	057D	220	DC	T(IGNORE),T(IGNORE)
000DA6	057D			
000DA8	057D	220	DC	T(IGNORE),T(IGNORE)
000DAA	057D			
000DAC	057D	220	DC	T(IGNORE),T(IGNORE)
000DAE	057D			
000DB0	057D	220	DC	T(IGNORE),T(IGNORE)
000DB2	057D			
000DB4	057D	220	DC	T(IGNORE),T(IGNORE)
000DB6	057D			

LOCAL TERMINAL, FULL-DUPLEX PASLA OPERATION

```

222 * * THE TERMINAL SHOULD BE INTERFACED THROUGH PASLA(FDX) INTERFACE
223 * * THE FOLLOWING EXAMPLE IS FOR 32-BIT PROCESSOR
224 * * START EXECUTION @ START2
225 * *
226 * * READ 10 KEYS & WRITE THOSE 10 CHARACTERS UNDER INTERRUPT CONTROL
227 * *
228 * *
229 * * REGISTER ASSIGNMENTS
230 * *
231 * *
232 * *
233 * *
234 * *
235 * *
236 * *
237 * *
238 * *
239 * *
240 * *
241 * *
242 * *
243 * *
244 * *
245 * *
246 * *
247 * *
248 * *
249 * *
250 * *
251 * *
252 * *
253 * *
254 * *
255 * *
256 * *
257 * *
258 * *
259 * *
260 * *
261 * *
262 * *
263 * *
264 * *
265 * *
266 * *
267 * *
268 * *
269 * *
270 * *
271 * *
272 * *
273 * *
274 * *
275 * *

```

0000 0000 EQU DONE 0
 0000 0002 EQU DEV0 2
 0000 0003 EQU DEV1 3
 0000 0004 EQU MSG 4
 0000 0005 EQU STAT 5
 0000 000A EQU R10 10
 0000 000B EQU R11 11
 0000 000C EQU R12 12
 0000 0003 EQU R13 3
 0000 0008 EQU BSY 8

000DB8 F8A0 0000 00F0 LI WORK,Y*F0,
 000DBE 954A EPSR MSG,WORK NO INT, REG SET F

000DC0 E640 0E98 LDAI MSG,HALT
 000DC4 E6A0 00D0 LDAI R10,X*00,
 000DC8 24B2 LIS R11,2
 000DCA E6C0 02CE LDAI R12,X*2CE,
 000DCE 409A 0000 STH MSG,0(R10)
 000DD2 C1A0 0DCE BXLE R10,EXMP2A

000DD6 4820 0E9E LH DEV0,RECADR
 000DDA 4830 0EA0 LH DEV1,SNDADR
 000DDE DE20 0EA7 OC DEV0,SECOND
 000DE2 08A2 LR R10,DEV0
 000DE4 0AAA 0E1A AAR R10,R10
 000DE6 C8A0 0E1A LHI WORK,RECINT
 000DEA 40AA 00D0 LR WORK,X*00,(R10)
 000DEE 08A3 LR R10,DEV1
 000DF0 0AAA 0E66 AAR R10,R10
 000DF2 C8A0 0E66 LHI WORK,SNDINT
 000DF6 40AA 00D0 STH WORK,X*00,(R10)

000DFA 0700 REPEAT2 XAR DONE,DONE
 000DFC E640 0EAA LDAI MSG,MSG33
 000E00 4040 0E9C STH MSG,READING
 000E04 DE20 0EA2 OC DEV0,ENREAD
 000E08 DE20 0EA5 OC DEV0,RQ2S
 000E0C 9B2A 0000 RDR DEV0,WORK
 000E0E F8A0 0000 LI WORK,Y*0F0,
 000E10 0000 00F0 FIMP2B


SET UP ENTIRE TABLE WITH 'HALT'
 GET BOTH ADDRESSES
 SET UP PASLA
 SET UP 2 TABLE ENTRIES FOR RECEIVE & TRANSMIT DEVICES.
 RESET FLAG
 ENABLE READ SIDE INT, ECHO MODE
 DUMMY READ TO SET BSY
 ENABLE INT & HALT TTI DEPRESSION

LOCAL TERMINAL, FULL-DUPLEX PASLA OPERATION

000E14	95AA		EPsk	R10,WORK		OF A KEY INTERRUPTS
000E16	4300 0E16		B	*		
276						
277						
278						
279						
280						
281	48A0 0E9C		LH	R10,READING		HALT IF RECEIVE SIDE INTERRUPTS
282	4330 0E1E		BZ	*		WHEN 'READING' FLAG IS RESET
283	0833		LR	R3,R3		(R3) = RECEIVE SIDE STATUS
284	4230 0E24		BNZ	*		HALT IF NOT ZERO
285	F8A0 0000 00F0		LI	WORK,Y*F0*		
286	95AA		EPsk	R10,WORK		REGISTER SET F
287	DB24 0000		RD	DEV0,0(MSG)		READ BYTE INTO MESSAGE BUFFER
288	2641		AIS	MSG,1		
289	F540 0000 0ER4		CLAI	MSG,MSG33END		
290	4280 0E0E		BL	EXMP2E		LOOP TILL 10 KEYS ARE READ IN.
291						
292						
293						
294	DE20 0EA3		OC	DEV0,DISRD		DISABLE READ SIDE INTERRUPTS
295	DE20 0EA5		OC	DEV0,RQ2S		
296	E640 0EAB		LDAI	MSG,MSG3		
297	4000 0E9C		STH	DONE,READING		RESET FLAG
298	DE30 0EA6		OC	DEV1,ENWRT		ENABLE WRITE SIDE INTERRUPTS
299	9035		SSR	DEV1,STAT		
300	2081		BTBS	BSY,1		
301	9A30		WDR	DEV1,DONE		WRITE NULL TO GENERATE FIRST INT.
302	F8A0 0000 00F0		LI	WORK,Y*COF0*		
303	95AA		EPsk	R10,WORK		ENABLE INT @ PROCESSOR LEVEL & HALT
304	4300 0E62		B	*		
305						
306						
307						
308	48A0 0E9C		LH	R10,READING		
309	4230 0E6A		BNZ	*		STATUS SHOULD BE ZERO
310	0833		LR	R3,R3		
311	4230 0E70		BNZ	*		
312	F8A0 0000 00F0		LI	WORK,Y*F0*		REGISTER SET F
313	95AA		EPsk	R10,WORK		
314	0A00		LR	DONE,DONE		
315	4230 0DFA		BNZ	REPEAT2		
316	DA34 0000		WD	DEV1,0(MSG)		
317	2641		AIS	MSG,1		
318	F540 0000 0E88		CLAI	MSG,MSG33END		
319	4280 0E5A		BL	EXMP2C		
320	2401		LIS	DONE,1		
321	4300 0E5A		B	EXMP2C		TO CLEAR LAST WRITE INT
322						
323	4300 0E98		HALT	B		
324			*			
325						
326						
327						
328	0000		READING	DCX	0	READ FLAG
329	0010		RECADR	DCX	10	PASLA (RECEIVE) ADDRESS


**FLOW CHART FOR PASLA PROGRAMMING
EXAMPLES FOR 32 BIT PROCESSORS
USING AUTO-DRIVER CHANNEL**

LOCAL TERMINAL, FULL DUPLEX OPERATION




FLOW CHART FOR PASLA PROGRAMMING EXAMPLES
FOR 32 BIT PROCESSORS USING AUTO-DRIVER CHANNEL

(CONTINUED)



FLOW CHART FOR PASLA PROGRAMMING EXAMPLES
FOR 32 BIT PROCESSORS UNDER INTERRUPT CONTROL



PUBLICATION COMMENT FORM

Please use this postage-paid form to make any comments, suggestions, criticisms, etc. concerning this publication.

From _____ Date _____

Title _____ Publication Title _____

Company _____ Publication Number _____

Address _____

FOLD

FOLD

Check the appropriate item.

Error Page No. _____ Drawing No. _____

Addition Page No. _____ Drawing No. _____

Other Page No. _____ Drawing No. _____

Explanation:

CUT ALONG LINE

FOLD

FOLD

Fold and Staple
No postage necessary if mailed in U.S.A.

STAPLE

STAPLE

FOLD

FOLD

BUSINESS REPLY MAIL
 NO POSTAGE NECESSARY IF MAILED IN U.S.A.


POSTAGE WILL BE PAID BY:



Subsidiary of PERKIN-ELMER
 Oceanport, New Jersey 07757, U.S.A.

TECH PUBLICATIONS DEPT. MS 322

FIRST CLASS
 PERMIT No. 22
 OCEANPORT, N. J.



FOLD

FOLD

STAPLE

STAPLE