

# **DIGITAL INPUT/OUTPUT CONTROLLER**

## **PROGRAMMING MANUAL**

**PERKIN-ELMER**

**Computer Systems Division  
2 Crescent Place  
Oceanport, New Jersey 07757  
(201) 229-6800**

## Table of Contents

INTRODUCTION . . . . .	1
CONFIGURATION . . . . .	1
DATA FORMAT . . . . .	1
PROGRAMMING INSTRUCTIONS . . . . .	1
STATUS AND COMMAND BYTES . . . . .	2
PROGRAMMING SEQUENCES . . . . .	3
Asynchronous Data Transfers . . . . .	3
Sense Status Operation . . . . .	3
Interrupt Driver Operation . . . . .	3
Auto Driver Channel Operation . . . . .	3
INTERRUPTS . . . . .	4
INITIALIZATION . . . . .	4
DEVICE NUMBERS . . . . .	4
SAMPLE PROGRAMS . . . . .	4

## APPENDICES

APPENDIX 1 DIGITAL INPUT/OUTPUT (DIO) SYSTEM BLOCK DIAGRAM . . . . .	A1-1/A1-2
APPENDIX 2 16-BIT DIGITAL I/O PROGRAMMING EXAMPLES . . . . .	A2-1
APPENDIX 3 32-BIT DIGITAL I/O PROGRAMMING EXAMPLES . . . . .	A3-1

## TABLES

TABLE 1 DIO STATUS AND COMMAND BYTE FORMAT . . . . .	2
--	---

# **DIGITAL INPUT/OUTPUT CONTROLLER (DIO) PROGRAMMING MANUAL**

## **INTRODUCTION**

This document provides programming information for the INTERDATA Digital I/O Controller. It assumes that the reader is familiar with the I/O programming structure of INTERDATA Processors.

For information about INTERDATA programming, refer to the following:

*INTERDATA 32-Bit Series Reference Manual*, Publication Number 29-365  
*Model 7/32 Reference Manual*, Publication Number 29-399  
*Model 8/32 Processor User's Manual*, Publication Number 29-428  
*16-Bit Series Reference Manual*, Publication Number 29-398

This manual describes the Digital Input/Output Controller and summarizes all of the information necessary to program the system. The Digital I/O (DIO) controller provides a standard interface between the Multiplexor Bus and the external peripheral device.

## **CONFIGURATION**

The DIO Controller may be used with any Model 7/16, Model 7/32 or equivalent Processor.

## **DATA FORMAT**

The DIO system is a halfword-oriented device. It consists of a 16-Bit output register and 16 input data lines. The 16 controller input bits represent external inputs to the system. The 16 bits of digital output data represent outputs from the processor. Since the DIO Controller includes two independent data paths, a bi-directional flow of information is possible between the processor and the peripheral device. Input operations command the external device to acquire and transfer 16 bits of information to the computer. Output operations enable the computer to output 16 bits of data to the external device (see Section entitled Device Numbers).

## **PROGRAMMING INSTRUCTIONS**

### **Processor Instructions**

The following Processor I/O Instructions are used to control and communicate with the Digital I/O Controller:

Sense Status (SS or SSR)

The Sense-Status instruction is used to determine whether the peripheral device is ready for data transfer operations.

Output Command (OC or OCR)

The Output Command instruction is used to enable, disable or disarm DIO Controller interrupts.

Write Halfword (WH or WHR)

The Write Halfword instruction is used to output 16 bits of data to the controller output register.

#### Read Halfword (RH or RHR)

The Read Halfword instruction is used to read 16 bits of data from the controller input data lines.

#### Acknowledge Interrupt (AI, AIR, ACK, and ACKR)

The Acknowledge Interrupt instruction (applicable to INTERDATA 16-Bit Processors only) is used to service interrupts. Execution of this instruction returns the address and status of the interrupting device.

#### Read Data/Write Data (RD,RDR,WD,WDR)

Since the DIO Controller is a halfword oriented device, the use of these instructions is not recommended. However, if used, the low order byte of data will be transferred to the device as a halfword with the 8 high order bits *undefined*.

### STATUS AND COMMAND BYTES

Table 1 summarizes the DIO status and command byte data formats.

TABLE 1. DIO STATUS AND COMMAND BYTE FORMATS

Bit Number	0	1	2	3	4	5	6	7
Status Byte					BUSY			
Command Byte	Disable	Enable						

DISARM

#### \*BUSY

The resetting of this bit, signals the computer that a halfword of data is available in the controller. If enabled, an interrupt is generated. The program can then read a halfword of data. When the read operation is complete, BUSY sets.

#### OUTPUT OPERATION:

The resetting of this bit signals the computer that the interface output register is ready to receive a halfword of data from the computer. If enable, an interrupt is generated. The program must then write a halfword of data. At the completion of the Write operation, BUSY sets.

#### COMMAND

- ENABLE            When this bit is set and DISABLE is reset, interrupts are passed to the Processor as they occur.
- DISABLE          When this bit is set and ENABLE is reset, interrupts are not passed to the Processor as they occur but are queued by the interface.
- DISARM          When both ENABLE and DISABLE are set, interrupts are not passed to the Processor as they occur, and are not queued by the interface. All pending interrupts are cleared.

#### NOTES

1. A Controller option enables the user to unconditionally inhibit the setting of the BUSY bit.
2. When the INIT switch is depressed on the Processor console, BUSY is set. Furthermore, when power is turned on, BUSY is set.
3. There is no Controller Output command to set or reset the BUSY status. In order to set the BUSY bit under program control, a "dummy" Read and Write operation must be performed (see section entitled "PROGRAMMING SEQUENCES").

## PROGRAMMING SEQUENCES

### Asynchronous Data Transfers (Appendices 2 and 3)

Data may be transferred to or from the device asynchronously by issuing a Write Halfword to the output address (N), or a Read Halfword instruction from the input address (N+1). The first programming example in Appendices 2 and 3 illustrates the use of a simple subroutine designed to transfer data in this manner. Interrupts from the controller should be disarmed and the BUSY status is not used to signal the processor when data transfers should be initiated.

### Sense-Status Operation (Appendices 2 and 3)

Appendices 2 and 3 illustrate a subroutine to transfer data by sensing BUSY status. In addition, to initiate an input operation:

1. Disarm the controller interrupt system (see section entitled INTERRUPTS).
2. The BUSY status bit must be set to initiate the operation. If the state of the BUSY bit is unknown, a "dummy" Read Halfword instruction must be issued to set the BUSY bit. This signals the controller to initiate an input operation. The data read from the input data register by this "dummy" read, is undefined.
3. A Sense-Status instruction is used to sense the controller status. When BUSY resets, the program can read one halfword of data.

To initiate an output operation:

1. Disarm the Controller interrupts (see section entitled INTERRUPTS).
2. The BUSY status bit must be set to initiate the operation. If the state of the BUSY bit is unknown, a "dummy" Write Halfword instruction must be issued to set the BUSY bit. This signals the Controller to initiate an output operation.
3. A Sense-Status instruction is used to sense the status. When BUSY resets, the program can write one halfword of data.

### Interrupt Driver Operation

Appendix 2 outlines a program to execute interrupt driven data transfers. To initiate an input operation:

1. Output a command to the input address assigned to the interface to enable interrupts.
2. Repeat Step 2 of Sense-Status Operation.\*
3. When BUSY resets, the Controller generates an interrupt indicating that the input data is available in the DIO Controller. The program can then read 1 halfword of data.

To initiate an output operation:

1. Output a command to the output address assigned to the interface to enable interrupts.
2. Repeat Step 2 of the Sense-Status operation.\*\*
3. When BUSY resets, the Controller generates an interrupt indicating that the computer should send data to the device by issuing a Write-Halfword to the output address.

### Auto Drive Channel Operation

Appendix 3 illustrates an example of using the Series 32 Processor Auto-Drive channel to execute DIO data transfers. For further information concerning Auto-Drive Channel programming, refer to the *32 Bit Series Reference Manual*, Publication Number 29-365.

---

\*If the Controller is wired to inhibit the setting of the BUSY status bit, this step should be ignored. An external interrupt occurs when data is available in the Controller.

\*\*If the Controller is wired to inhibit the setting of the BUSY status bit, this step should be ignored. An external interrupt occurs when the device is ready to receive data.

## **INTERRUPTS**

If enabled, an interrupt is generated by the DIO Controller when data is available in the interface, or when the output data register is requesting a halfword of data from the computer. This interrupt occurs if the BUSY bit is operational or not.

## **INITIALIZATION**

Initialization disarms all system interrupts, clears the digital input and output registers and sets the BUSY status (bit 4), if operational.


## **DEVICE NUMBERS**

The Digital I/O Controller communicates with the processor via two device numbers. I/O instructions used in output operations must address a device number N as selected by two hexadecimal switches located on the controller board. This setting must be even, i.e., the least significant switch setting must be 0, 2, 4, 6, 8, A, C, or E. I/O instructions used in input operations must address an odd device number equal to N + 1.

## **SAMPLE PROGRAMS**

Appendices 2 and 3 contain sample programs illustrating various methods of DIO data transfer.

**APPENDIX 1**  
**DIGITAL INPUT/OUTPUT (DIO) SYSTEM**  
**BLOCK DIAGRAM**



INTERFACING SIGNALS (REQUEST/RESPONSE)

SIGNAL	DESCRIPTION	FUNCTION	INTERRUPT	STATUS
OUTPUT DATA REQUEST	1 USEC PULSE	PERIPHERAL DEVICE REQUESTING DATA	GENERATE PROCESSOR INTERRUPT	RESET BUSY=0
OUTPUT DATA AVAILABLE	1 USEC PULSE	PROCESSOR DATA SETTLED ON LINES AND READY FOR PERIPHERAL	NO INTERRUPT GENERATED	SET BUSY=1
INPUT AVAILABLE	1 USEC PULSE	PERIPHERAL DEVICE REQUESTING TO INPUT DATA TO PROCESSOR	GENERATE PROCESSOR INTERRUPT	RESET BUSY=0
INPUT DATA RECEIVED	1 USEC PULSE	PROCESSOR ACKNOWLEDGES DATA ACCEPTED	NO INTERRUPT GENERATED	SET BUSY=1

## APPENDIX 2 16 BIT DIGITAL I/O PROGRAMMING EXAMPLES

PAGE 1 15:06:14 07/26/77

PROG= \*NONE\* ASSEMBLED BY CAL 03-066R04-01 (32-BIT)

0000R	1	SCRAT	D1000000
	2	TARGT 32	AOC00010
	3	NLSTC	DI000020
	4	NORX3	VI000030
0000R	5	SQCHK	DI000031
0000R	6	IFZ ADC-2	DI000040
	9	ENDC	DI000080
0000R	10	WIDTH 120	DI000090
	11	SQUEZ	DI000100
	12	CROSS	DI000110
	13	* COPYRIGHT INTERDATA MAY 1975	VI000120
	14	*	DI000130
	15	* THE PROGRAMMING SEQUENCES THAT FOLLOW DEMONSTRATE THE VARIOUS METHODS	DI000140
	16	* OF DATA TRANSFER USING THE DIGITAL I/O CONTROLLER. THE FLOW-	DI000150
	17	* CHARTS IN APPENDIX 2 OUTLINE THE METHODS IMPLEMENTED BELOW. IN THE	DI000160
	18	* FIRST EXAMPLE, DATA IS TRANSFERRED TO AND FROM THE SYSTEM WITHOUT THE	DI000170
	19	* USE OF HANDSHAKING OR INTERRUPT LOGIC. STATUS FROM THE INPUT AND	VI000180
	20	* OUTPUT SUBSYSTEMS IS IGNORED AND SYSTEM INTERRUPTS ARE DISARMED. THE	VI000190
	21	* SUBROUTINE DIGITIO IS CALLED TO EXECUTE DATA TRANSFERS. THE CALLING	DI000200
	22	* ARGUMENTS INCLUDE AN INPUT/OUTPUT OPERATION IDENTIFIER AND A POINTER	DI000210
	23	* TO MEMORY SPECIFYING WHERE DATA IS TO RETRIEVED OR STORED.	DI000220
	24	* ALL PROGRAMMING EXAMPLES RUN WITH THE TEST CABLE REFERENCED IN	DI000230
	25	* APPENDIX 6 OF DOCUMENT 06-188A15.	DI000240
	26	* ALL PROGRAMMING EXAMPLES ARE WRITTEN IN CAL COMMON CODE.	DI000250
	27	*	DI000260
	28	* EQUATES AND REGISTER ALLOCATIONS	DI000270
0000 U000	29	STAT EQU 13	STATUS REGISTER
0000 U004	30	OUTDEV EQU 4	OUTPUT DEVICE ADDRESS
0000 U005	31	INDEV EQU 5	INPUT DEVICE ADDRESS
0000 U006	32	IOIND EQU 6	INPUT-OUTPUT IDENTIFIER
0000 U007	33	DTAPTR EQU 7	POINTER TO INPUT/OUTPUT BUFFER
0000 U008	34	BSY EQU 8	BUSY STATUS FROM DIO CONTROLLER
0000 U00C	35	DTAPTR1 EQU 12	INPUT BUFFER POINTER FOR INTERRUPTS
0000 U008	36	IONTCMP EQU 8	I/O NOT COMPLETE FLAG
0000 U009	37	WK1 EQU 9	WORK REGISTER- GENERAL PURPOSE
0000 U00A	38	RETRY EQU 10	ADDRESS FOR ERROR RETRY
0000 U00B	39	INTDEV EQU 11	INTERRUPTING DEVICE ADDRESS
0000 U00F	40	RETN EQU 15	SUBROUTINE RETURN ADDRESS
0000 U040	41	OLDPSWST EQU X'40'	OLD PSW SAVE AREA 16 BIT ONLY
0000 U044	42	NEWPSWST EQU X'44'	NEW PSW STAT ON EXT INT 16 BIT ONLY
0000 U046	43	NEWPSWLc EQU X'46'	NEW PSW LOC EXT INT 16 BIT ONLY
0000 U003	44	RST03 EQU 3	EXECUTIVE REGISTER SET 0 R3
0000 U002	45	RST02 EQU 2	EXECUTIVE REGISTER SET 0 R2
0000 U001	46	RST01 EQU 1	EXECUTIVE REGISTER SET 0 R1
0000 U000	47	RST00 EQU 0	EXECUTIVE REGISTER SET 0 R0
0000 U000	48	RSTF0 EQU 0	REGISTER SET F-REGISTER SET 0
0000 U007	49	DTAPTR0 EQU 7	OUTPUT BUFFR PTR -REGISTER SET 0
0000 U004	50	OUTDEVO EQU 4	OUTPUT DEVICE ADDRESS- REG. SET 0
0000 U005	51	INDEVO EQU 5	REGISTER SET 0 INPUT DEVICE ADDR
0000 U00C	52	DTAPTR10 EQU 12	REGISTER SET 0 INPUT BUFFER POINTER
0000 U00E	53	WK2 EQU 14	WORK REGISTER 2
0000 U002	54	BUFFLMST EQU 2	BUFFER LIMIT STATUS
0000R C890 00F0	55	DIOENTR LDAI WK1,X'F0'	SELECT REGISTER SET X+F*
00041 95AG	56	FPSH RETRY,WK1	EXCHANGE PROGRAM STATUS

## APPENDIX 2 16 BIT DIGITAL I/O PROGRAMMING EXAMPLES

PAGE

2

15:06:16 07/26/77

0006R	4840	U10AR	57	LH	OUTDEV,DEVAADR1	GET THE OUTPUT DEVICE ADDRESS	DI000542
UU0AR	UE40	U112R	58	OC	OUTDEV,DISARM	DISARM OUTPUT DEVICE LOGIC.	DI000550
000ER	4850	U10CR	59	LH	INDEV,DEVAUR2	GET THE INPUT DEVICE ADDRESS	DI000560
0012R	DE50	U112R	60	OC	INDEV,DISARM	DISARM INPUT DEVICE INTERRUPTS	DI000580
0016R	2461		61	LIS	IOIND,1	SET THE I/O INDICATOR FOR DIG OUTPUT	DI000590
0018R	C870	U10ER	62	LDAI	UTAPTR,OUTBUFFR	GET THE POINTER TO THE OUTPUT DATA	DI000600
001CR	41F0	U02ER	63	BAL	RETN,DIGIT10	CALL THE SUBROUTINE TO WRITE DATA.	DI000610
0020R	U766		64	XAR	IOIND,IOIND	RESET THE IO INDICATOR FOR INPUT OP	DI000620
0022R	C870	U110R	65	LDAI	DTAPTR,INBUFFR	GET POINTER FOR INPUT DATA	DI000630
0026R	41F0	U02ER	66	BAL	RETN,DIGIT10	GO READ THE INPUT DATA	DI000640
002AR	C20U	U120R	67	LPSW	WAIT	HALT THE MACHINE	DI000650
			68	*			DI000660
			69	*	SUBROUTINE DIGIT10 TRANSFERS 16 BITS OF PARALLEL BINARY DATA EITHER		DI000670
			70	*	* TO THE DIGITAL I/O SYSTEM OR FROM THE DIGITAL I/O SYSTEM. STATUS LOG-		DI000680
			71	*	* IC FROM THE CONTROLLER IS IGNORED. AMONG THE CALLING ARGUMENTS ARE AN		DI000690
			72	*	* INPUT/OUTPUT INDICATOR FLAG,PHYSICAL DEVICE ADDRESS AND A POINTER TO		DI000700
			73	*	* THE RESPECTIVE INPUT OR OUTPUT DATA BUFFER.		DI000710
			74	*			DI000720
			75	*	CALLING SEQUENCE: BAL RETN,DIGIT10		DI000730
			76	*	INPUT REGISTERS: OUTDEV= OUTPUT DEVICE ADDRESS(EVEN DEVICE ADDR.)		DI000740
			77	*	INDEV= INPUT DEVICE ADDRESS (ODD DEVICE ADDRESS)		DI000750
			78	*	IOIND= INPUT OUTPUT IDENTIFIER		DI000760
			79	*	DTAPTR= POINTER TO INPUT OR OUTPUT BUFFER		DI000770
			80	*	REGISTERS DESTROYED:NONE		DI000780
			81	*	SUBROUTINE OUTPUT DATA STORED IN MEMORY LOCATION SPECIFIED BY POINTER		DI000790
			82	*	* DTAPTR,IF IOIND=0 OPERATION IS A READ OTHERWISE IT IS A WRITE		DI000800
			83	*			DI000810
			84	DIGIT10	LDAR IOIND,IOIND	CHECK THE I/O INDICATOR FLAG	DI000820
* 002ER	0866		85	BZ	READIN	BRANCH TO READ OPERATION	DI000830
* 0030R	2334		86	WH	OUTDEV,0(DTAPTR)	WRITE A HALFWORD FROM OUTBUFFER	DI000840
0032R	D847	0000	87	R	RETURN		DI000850
* 0036R	2303		88	READIN	RH INDEV,0(DTAPTR)	READ A HALFWORD INTO INPUT BUFFER	DI000860
0038R	U957	U000	89	RETURN	BR RETN	RETURN TO THE USER.	DI000870
003CR	030F		90	*			DI000880

## SENSE-STATUS PROGRAMMING EXAMPLES

```

92 * IN THIS EXAMPLE THE DATA TRANSFERS ARE SYNCHRONIZED WITH THE CONTROL- DI000900
93 * LER THROUGH THE USE OF HANDSHAKING SIGNALS ASSOCIATED WITH THE DEVICE DI000910
94 * A COMPLETE DESCRIPTION OF THE BUSY STATUS IS INCLUDED IN SECTION 4 DI000920
95 *
96 *
003ER C890 00F0 97 DIOENTR1 LDAI WK1,X'F0' SELECT REGISTER SET X.F.
0042R 95A9 98 EPSK RETRY,WK1 EXCHANGE PROGRAM STATUS DI000950
0044R 4840 U10AR 99 LH OUTDEV,DEVAADR1 GET THE OUTPUT DEVICE ADDRESS DI000951
0048R DE40 U112R 100 OC OUTDEV.DISARM UISARM SYSTEM INTERRUPTS DI000952
004CR 4850 U10CR 101 LH INDEV,DEVAADR2 GEI THE INPUT SYSTEM DEVICE ADDRESS DI000970
0050R DE50 0112R 102 OC INDEV,DISARM DISARM INPUT DEVICE INTERRUPTS DI000990
0054R 2461 103 LIS IOIND,1 SET THE I/O IND FOR OUTPUT OP DI001000
0056R 9959 104 RHR INDEV,WK1 EXECUTE A READ OPERATION TO INITIA- DI001010
0058R C870 010ER 105 * LIZE THE DIGITAL I/O STATUS DI001020
005CR 41F0 0070R 106 CONT LDAI DTAPTR,OUTBUFFR GEI THE DATA POINTER TO OUTPUT BUFR DI001030
0060R C8A0 U058R 107 BAL RETN,DIGIT101 GO TO DIGITAL I/O ROUTINE FOR OUTPUT DI001040
0064R 41F0 00A0R 108 LDAI RETRY,CONT GO CHECK IF OP WAS COMPLETED DI001050
0068R 41F0 U070R 109 BAL RETN,CHECK GO TO DIGITAL I/O ROUTINE FOR INPUT DI001060
006CR C200 U120R 110 PAL RETN,DIGIT101 HALT THE PROCESSOR DI001070
111 LPSW WAIT DI001080
112 * SUBROUTINE DIGIT101 FIRST CHECKS TO INSURE THAT BUSY STATUS FROM THE DI001090
113 * DESIRED SUBSYSTEM IS ZERO. IF IT IS NOT, THEN THE PERIPHERAL DEVICE DI001100
114 * IS NOT READY FOR DATA TRANSFER AND THE SUBROUTINE RETURNS TO THE USER DI001110
115 * WITH THE IONTCMP FLAG SET=1. OTHERWISE, THE SUBROUTINE WILL EXECUTE THE DI001120
116 * APPROPRIATE READ OR WRITE OPERATION AND INSURE THAT THE BUSY STATUS DI001130
117 * WAS SET=1 FOLLOWING THE I/O OPERATION. DI001140
118 *
119 * CALLING SEQUENCE: BAL RETN,DIGIT101 DI001150
120 * INPUT REG1STERS: DI001160
121 * OUTDEV=OUTPUT DEVICE ADDRESS(EVEN DEVICE ADDRESS) DI001170
122 * INDEV=INPUT DEVICE ADDRESS (ODD DEVICE ADDRESS) DI001180
123 * IOIND= INPUT/OUTPUT IDENTIFIER DI001190
124 * DTAPTR= POINTER TO INPUT OR OUTPUT BUFFER DI001200
125 * REGISTERS DESTROYED: R8=IONTCMP,WK1=R9 DI001210
126 *
127 *
* 0070R 0866 128 DIGIT101 LDAR IOIND,IOIND GET THE INPUT/OUTPUT OP IDENTIFIER DI001220
* 0072R 213D 129 BN2 WRITEOP IF ITS SET, ITS A WRITE OPERATION. DI001230
0074R 4850 U10CR 130 LH INDEV,DEVAADR2 OTHERWISE,GET THE INPUT DEV.ADDRESS DI001270
0078R 9D5D 131 SSR INDEV,STAT GEI THE STATUS OF THE DEVICE DI001290
* 007AR 2383 132 BFC BSY,CONT1 IF ITS ZERO,DO THE READ OPERATION DI001300
007CR 4300 U09CR 133 B EXITINCP OTHERWISE, SET THE I/O NOT COMPLETE DI001310
134 *
0080R D957 0000 135 CONT1 RH INDEV,0(DTAPTR) FLAG AND RETURN TO THE USER DI001320
0084R 9D5D 136 SSR INDEV,STAT READ A HALFWORD OF DIGITAL DATA AND DI001330
0086R 4380 0106R 137 RFC BSY,ERROR CHECK INPUT STATUS BUSY SHOULD SET. DI001340
* 008AR 230A 138 B RETURN1 IF IT DIDN'T,THE DEVICE IS IN ERROR. DI001350
008CR 9D4D 139 WRITEOP SSR OUTDEV,STAT RETURN TO THE USER. DI001360
* 008ER 2187 140 BTC BSY,EXITINCP SENSE DEVICE STATUS. DI001370
141 *
0090R D847 U000 142 CONT2 WH OUTDEV,0(DTAPTR) IF THE BUSY BIT IS SET,SET I/O NOT DI001380
0094R 9D4D 143 SSR OUTDEV,STAT COMPLETE AND RETURN. DI001390
0096R 4380 U106R 144 BFC BSY,ERROR DO THE WRITE OPERATION. DI001400
* 009AR 2302 145 B RETURN1 SENSE DEVICE STATUS DI001410
                                BUSY BIT SHOULD BE SET DI001420
                                RETURN TO THE USER DI001430

```

APPENDIX 2 16 BIT DIGITAL I/O PROGRAMMING EXAMPLES PAGE 4 15:06:19 07/26/77

## SENSE-STATUS PROGRAMMING EXAMPLES

009CR 2481	146	EXITINCP LIS	IONTCMP,1	SET THE I/O INCOMPLETE FLAG	UI001440
009ER 030F	147	RETURN1 BR	RETN		DI001450
	148	*			DI001460
	149	*			UI001470
	150	*			UI001480
	151	*			DI001490
	152	*	SUBROUTINE CHECK INSURES THAT THE I/O OPERATION WAS COMPLETED		DI001500
	153	*	SUCCESSFULLY. IF IT WAS NOT IT WILL RESET THE IONTCMP FLAG AND RETRY		UI001510
	154	*	THE OPERATION. IF IT WAS A SUCCESSFUL OPERATION, THE SUBROUTINE WILL		DI001520
	155	*	INITIALIZE ALL PARAMETERS FOR SUBSEQUENT OPERATIONS		UI001530
	156	*			DI001540
	157	*	CALLING SEQUENCE: BAL RETN,CHECK		UI001550
	158	*	INPUT REGISTERS: IONTCMP=IONTCMPLETED INDICATOR		DI001560
	159	*	IOIND=I/O INDICATOR FLAG		UI001570
	160	*	DTAPTR=DATA POINTER TO INPUT OR OUTPUT BUFFER		UI001580
	161	*	RETRY= RETRY ADDRESS		DI001590
	162	*			DI001600
	163	*	REGISTERS DESTROYED:		UI001610
	164	*	IONTCMP= I/O OPERATION NOT COMPLETED FLAG		UI001620
	165	*	DTAPTR= POINTER TO MEMORY BUFFER		UI001630
	166	*	IOIND= I/O INDICATOR		UI001640
00A0R 0888	167	CHECK LDAR	IONTCMP,IONTCMP	TEST THE IO NOT COMPLETED FLAG	UI001650
00A2R 2333	168	BZ	REINIT	IF IT ZERO, THE PREVIOUS OPERATION	DI001660
00A4R 0788	169	XAR	IONTCMP,IONTCMP	WAS SUCCESSFUL, OTHERWISE RESET THE	DI001670
00A6R 030A	170	BR	RETRY	COMPLETED FLAG TRY AGAIN.	UI001680
00A8R C870 0110R	171	REINIT LDAI	DTAPTR,INBUFFR	REINITIALIZE THE OUTPUT DATA POINTER	UI001690
00ACR 0766	172	XAR	IOINU,IOIND	RESET I/O FLAG FOR A READ OPERATION	DI001700
00AER 0788	173	XAR	IONTCMP,IONTCMP	RESET I/O NOT COMPLETE FLAG	UI001710
00B0R 030F	174	BR	RETN		UI001720
00B2R	175	IFZ	ADC-2		UI001730

## INTERRUPT DRIVEN OPERATION-16 BIT PROCESSORS

			177 * THE FOLLOWING EXAMPLE DEMONSTRATES THE USE OF INTERRUPTS IN SYNCHRON-	DIO001750
			178 *IZING DATA TRANSFERS WHEN THE PERIPHERAL DEVICE REQUIRES SERVICING	DIO001760
			179 * AN EXTERNAL INTERRUPT IS GENERATED. INTERRUPTS GENERATED BY THE COMMON	DIO001770
			180 * DIGITAL I/O CONTROLLER CAN BE ENABLED/DISABLED OR DISARMED. THIS PROC-	DIO001780
			181 * ESS IS DESCRIBED IN DETAIL IN SECTION 4 OF THIS DOCUMENT	DIO001790
			182 *	DIO001800
			183 *	DIO001810
			184 *	DIO001820
00B2R	4840 010AR	185	DIOENTR2 LH OUTDEV,DEVADR1	GET THE OUTPUT DEVICE ADDRESS
00B6R	4850 010CR	186	LH INDEV,DEVADR2	GET THE INPUT DEVICE ADDRESS
00BAR	2651	187	AIS INDEV+1	ADD 1 TO MAKE IT AN ODD ADDRESS
00BCK	0799	188	XAR WK1,WK1	SET UP LOCORE TO PROCESS
00BER	4090 0044	189	STH WK1,NEWPSWST	EXTERNAL INTERRUPTS
00C2R	C890 00E2R	190	LDAI WK1,EXTINT	
00C6R	4090 0046	191	STH WK1,NEWPSWLC	
0UCAR	DE40 0113R	192	OC OUTDEV,ENABLE	ENABLE OUTPUT AND INPUT EXTERNAL
00CER	DE50 0113R	193	OC INDEV,ENABLE	DEVICE INTERRUPTS
00D2R	C870 010ER	194	LDAI DTAPTR,OUTBUFFR	LOAD THE MEMORY BUFFER POINTERS
00D6R	C8C0 0110R	195	LDAI DTAPTR1,INBUFFR	
00DAR	D847 0000	196	WH OUTDEV,0(DTAPTR)	ONCE THE WRITE HALFWORD IS EXECUTED
		197	* A READ SERVICE INTERRUPT IS GENERATED AND THE PROGRAM WILL	DIO001940
		198	* CONTINUE PROCESSING INTERRUPTS UNTIL MANUALLY HALTED	DIO001950
00DER	C200 0120R	199	LPSW WAIT	EXECUTED A WRITE SERVICE INTERRUPT
		200	* EXTERNAL INTERRUPTS ENTER HERE- WHEN THE PERIPHERAL DEVICE REQUESTS	DIO001970
		201	* DATA FROM THE PROCESSOR, THE INTERRUPT IS VECTORED TO WRITEINT. WHEN	DIO001980
		202	* THE PERIPHERAL DEVICE IS READY TO SEND DATA TO THE PROCESSOR THE	DIO001990
		203	* INTERRUPT IS VECTORED TO READINT WHICH EXECUTES A READ HALFWORD	DIO002000
		204	* OPERATION FROM THE DIO INPUT SUBSYSTEM	DIO002010
		205	*	DIO002020
00E2R	9F9D	206	EXTINT ACKR WK1,STAT	ACKNOWLEDGE THE INTERRUPT
00E4R	0595	207	CLHR WK1,INDEV	INPUT DEVICE REQUESTING SERVICE?
*	00E6R 233A	208	BE READINT	IF YES GO SERVICE IT WITH A READ INT
*	00E8R 0594	209	CLHR WK1,OUTDEV	IS THE OUTPUT DEVICE REQUESTING SERV
*	00EAR 2332	210	BE WRITEINT	YES GO SERVICE IT WITH A WRITE
*	00ECR 2300	211	B ERROR	OTHERWISE ERROR
		212	*	DIO002030
		213	* REQUESTS TO WRITE TO DIGITAL I/O CONTROLLER ENTER HERE	DIO002040
		214	WRITEINT LDAR STAT,STAT	TEST THE RETURNED STATUS
*	00EER 0800	215	BNZ ERROR	BUSY STATUS NON-ZERO SIGNIFIES ERROR.
*	00FOR 213B	216	WH OUTDEV,0(DTAPTR)	WRITE DATA TO THE DIO OUTPUT SUBSYS
*	00F2R D847 0000	217	LPSW OLDPSWST	RETURN TO THE USING PROGRAM
*	00F6R C200 0040	218	* REQUESTS TO READ DATA FROM THE PERIPHERAL DEVICE ENTER HERE	DIO00210
		219	READINT LDAR STAT,STAT	IF THE STATUS IS
		220	PNZ ERROR	NON-ZERO THATS AN ERROR CONDITION
		221	RH INDEV,0(DTAPTR1)	READ DATA INTO INPUT BUFFER
		222	LPSW OLDPSWST	
		265	ENDC	DIO002120
				DIO002130
				DIO002140
				DIO002150
				DIO002160
				DIO002170
				DIO002180
				DIO002190
				DIO002200
				DIO002640

## INTERRUPT DRIVEN OPERATION-16 BIT PROCESSORS

	267 * ERRORS CAUSE THE MACHINE TO HALT IN THE WAIT STATE WITH	DI002660
	268 * INTERRUPTS DISABLED	DI002670
0106R C200 0118R	269 ERROK LPSW ERR	DI002680
	270 *	POINTING TO ERR
	327 ELSE	DI002690
01UAR	328 EVDU	DI003300
	329 * MEMORY CONSTANTS,BUFFER AREAS AND COMMANDS	DI003320
010AR 0000	330 DEVAUR1 DC X'0'	DI003330
010CR 0000	331 DEVAUR2 DC X'0'	DI003340
010ER 0000	332 OUTBUFFR DC X'n'	DI003350
0110K 0000	333 INBUFFR DC X'n'	DI003360
0112K C040	334 DISARM DC X'C040'	DI003370
0000 0113R	335 ENABLE EQU #-1	DI003380
0118R	336 ALIGN 8	DI003390
0000 0118R	337 ERR EQU *	DI003400
0118R	338 IFZ ADC-2	DI003410
0118R 8000	339 DC X'8000'	DI003420
011AR 0118R	340 DC A(ERR)	DI003430
	344 ENDC	DI003470
0120R	345 ALIGN 8	DI003480
0000 0120R	346 WAIT EQU *	DI003490
0120R	347 IFZ ADC-2	DI003500
0120R C000	348 DC X'C000'	DI003510
0122R 0120R	349 DC A(WAIT)	DI003520
	353 ENDC	DI003560
0124R	354 ALIGN 4	DI003570
	387 ELSE	DI003900
0124R	388 ENDC	DI003910
0124R	389 END	DI003920

## INTERRUPT DRIVEN OPERATION-16 BIT PROCESSORS

NO ERRORS 3 SQUEZ PASSES

CAL 04-01

APPENDIX 2 16 BIT DIGITAL I/O PROGRAMMING EXAMPLES PAGE 8 15:00:42 07/26/77

## INTERRUPT DRIVEN OPERATION-16 BIT PROCESSORS

RST02	0002
RST03	0003
RSTF0	0000
STAT	000D
WAIT	0120R
WK1	0009
WK2	000E
WRITEINT	00EER
WRITELUP	008CR

	131	136	139	143	206	214	214	219	219			
	67	111	199	349								
	55	56	97	98	104	188	168	189	190	191	206	207
												209
	210											
	129											

PROG= \*NONE\* ASSEMBLED BY CAL 03-066R04-01 (32-BIT)

	1	SCRAT	DIO000000
	2	TARGT 32	AOC00010
0000U01	3	NLSTC	DIO00020
	4	NORX3	UI000030
0000U01	5	SQCHK	DI000031
	8	ELSE	DI000060
000000I	9	ENDC	DI000080
	10	WIDTH 120	DI000090
000000I	11	SQUEZ	DI000100
	12	CROSS	DI000110
	13	* COPYRIGHT INTERDATA MAY 1975	DI000120
	14	*	DI000130
	15	* THE PROGRAMMING SEQUENCES THAT FOLLOW DEMONSTRATE THE VARIOUS METHODS	DI000140
	16	* OF DATA TRANSFER USING THE DIGITAL I/O CONTROLLER. THE FLOW-	DI000150
	17	* CHARTS IN APPENDIX 2 OUTLINE THE METHODS IMPLEMENTED BELOW. IN THE	DI000160
	18	* FIRST EXAMPLE, DATA IS TRANSFERRED TO AND FROM THE SYSTEM WITHOUT THE	DI000170
	19	* USE OF HANDSHAKING OR INTERRUPT LOGIC. STATUS FROM THE INPUT AND	DI000180
	20	* OUTPUT SUBSYSTEMS IS IGNORED AND SYSTEM INTERRUPTS ARE DISARMED. THE	DI000190
	21	* SUBROUTINE DIGITIO IS CALLED TO EXECUTE DATA TRANSFERS. THE CALLING	DI000200
	22	* ARGUMENTS INCLUDE AN INPUT/OUTPUT OPERATION IDENTIFIER AND A POINTER	DI000210
	23	* TO MEMORY SPECIFYING WHERE DATA IS TO RETRIEVED OR STORED.	DI000220
	24	* ALL PROGRAMMING EXAMPLES RUN WITH THE TEST CABLE REFERENCED IN	DI000230
	25	* APPENDIX 6 OF DOCUMENT 06-188A15.	DI000240
	26	* ALL PROGRAMMING EXAMPLES ARE WRITTEN IN CAL COMMON CODE.	DI000250
	27	*	DI000260
	28	* EQUATES AND REGISTER ALLOCATIONS	DI000270
0000 U00D	29	STAT EQU 13	STATUS REGISTER
0000 U004	30	OUTDEV EQU 4	OUTPUT DEVICE ADDRESS
0000 U005	31	INDEV EQU 5	INPUT DEVICE ADDRESS
0000 U006	32	IOIND EQU 6	INPUT-OUTPUT IDENTIFIER
0000 U007	33	DTAPTR EQU 7	POINTER TO INPUT/OUTPUT BUFFER
0000 U008	34	BSY EQU 8	BUSY STATUS FROM DIO CONTROLLER
0000 U00C	35	DTAPTR1 EQU 12	INPUT BUFFER POINTER FOR INTERRUPTS
0000 U008	36	IONTCMP EQU 8	I/O NOT COMPLETE FLAG
0000 U009	37	WK1 EQU 9	WORK REGISTER- GENERAL PURPOSE
0000 U00A	38	RETRY EQU 10	ADDRESS FOR ERROR RETRY
0000 U00B	39	INTDEV EQU 11	INTERRUPTING DEVICE ADDRESS
0000 U00F	40	RETN EQU 15	SUBROUTINE RETURN ADDRESS
0000 U040	41	OLDPSWST EQU X'40'	OLD PSW SAVE AREA 16 BIT ONLY
0000 U044	42	NEWPSWST EQU X'44'	NEW PSW STAT ON EXT INT 16 BIT ONLY
0000 U046	43	NEWPSWLc EQU X'46'	NEW PSW LOC EXT INT 16 BIT ONLY
0000 U003	44	RST03 EQU 3	EXECUTIVE REGISTER SET 0 R3
0000 U002	45	RST02 EQU 2	EXECUTIVE REGISTER SET 0 R2
0000 U001	46	RST01 EQU 1	EXECUTIVE REGISTER SET 0 R1
0000 U000	47	RST00 EQU 0	EXECUTIVE REGISTER SET 0 R0
0000 U000	48	RSTF0 EQU 0	REGISTER SET F-REGISTER SET 0
0000 U007	49	DTAPTR0 EQU 7	OUTPUT BUFFR PTRNTR -REGISTER SET 0
0000 U004	50	OUTDEVO EQU 4	OUTPUT DEVICE ADDRESS- REG. SET 0
0000 U005	51	INDEVO EQU 5	REGISTER SET 0 INPUT DEVICE ADDR
0000 U00C	52	DTAPTR10 EQU 12	REGISTER SET 0 INPUT BUFFER POINTER
0000 U00E	53	WK2 EQU 14	WORK REGISTER 2
0000 U002	54	BUFFLMST EQU 2	BUFFER LIMIT STATUS
000000I E690 U0F0	55	DIOENTR LDAI WK1,X'F0'	SELECT REGISTER SET X·F·
000004I 95A9	56	EPSR RETRY,WK1	EXCHANGE PROGRAM STATUS

## APPENDIX 3 32 BIT DIGITAL I/O PROGRAMMING EXAMPLES

PAGE 2 13:41:36 07/26/77

0000U61	4840	8198	57	LH	OUTDEV,DEVAADR1	GET THE OUTPUT DEVICE ADDRESS	DI000542
00000AI	DE40	819C	58	OC	OUTDEV,DISARM	DISARM OUTPUT DEVICE LOGIC.	DI000550
00000EI	4850	8192	59	LH	INDEV,DEVAADR2	GET THE INPUT DEVICE ADDRESS	DI000560
0000U12I	DE50	8194	60	OC	INDEV,DISARM	DISARM INPUT DEVICE INTERRUPTS	DI000580
0000U16I	2461		61	LIS	IOIND,1	SET THE I/O INDICATOR FOR DIO OUTPUT	DI000590
000018I	E670	818A	62	LDAI	DTAPTR,OUTBUFFR	GET THE POINTER TO THE OUTPUT DATA	DI000600
00001C1	41F0	800E	63	BAL	RETN,DIGIT10	CALL THE SUBROUTINE TO WRITE DATA.	DI000610
000020I	0766		64	XAR	IOINU,IOIND	RESET THE IO INDICATOR FOR INPUT OP	DI000620
000022I	E670	8182	65	LDAI	DTAPTR,INBUFFR	GET POINTER FOR INPUT DATA	DI000630
000026I	41F0	8004	66	BAL	RETN,DIGIT10	GO READ THE INPUT DATA	DI000640
00002AI	C200	816A	67	LPSW	WAIT	HALT THE MACHINE	DI000650
			68	*			DI000660
			69	*	SUBROUTINE DIGIT10 TRANSFERS 16 BITS OF PARALLEL BINARY DATA EITHER		DI000670
			70	*	TO THE DIGITAL I/O SYSTEM OR FROM THE DIGITAL I/O SYSTEM. STATUS LOG-		UI000680
			71	*	IC FROM THE CONTROLLER IS IGNORED. AMONG THE CALLING ARGUMENTS ARE AN		DI000690
			72	*	INPUT/OUTPUT INDICATOR FLAG,PHYSICAL DEVICE ADDRESS AND A POINTER TO		DI000700
			73	*	THE RESPECTIVE INPUT OR OUTPUT DATA BUFFER.		DI000710
			74	*			DI000720
			75	*	CALLING SEQUENCE: BAL RETN,DIGIT10		DI000730
			76	*	INPUT REGISTERS: OUTDEV= OUTPUT DEVICE ADDRESS(EVEN DEVICE ADDR.)		DI000740
			77	*	INDEV= INPUT DEVICE ADDRESS (ODD DEVICE ADDRESS)		UI000750
			78	*	IOIND= INPUT OUTPUT IDENTIFIER		DI000760
			79	*	DTAPTR= POINTER TO INPUT OR OUTPUT BUFFER		DI000770
			80	*	REGISTERS DESTROYED:NONE		DI000780
			81	*	SUBROUTINE OUTPUT DATA STORED IN MEMORY LOCATION SPECIFIED BY POINTER		DI000790
			82	*	DTAPTR,IF IOIND=0 OPERATION IS A READ OTHERWISE IT IS A WRITE		DI000800
			83	*			DI000810
00002EI	0866		84	DIGIT10	LDAR IOIND,IOIND	CHECK THE I/O INDICATOR FLAG	DI000820
*000030I	2334		85	BZ	READIN	BRANCH TO READ OPERATION	UI000830
000032I	D847	0000	86	WH	OUTDEV,0(DTAPTR)	WRITE A HALFWORD FROM OUTBUFFER	DI000840
*000036I	2303		87	B	RETURN		DI000850
000038I	D957	0000	88	READIN	RH INDEV,0(DTAPTR)	READ A HALFWORD INTO INPUT BUFFER	UI000860
00004CI	030F		89	RETURN	BR RETN	RETURN TO THE USER.	DI000870
			90	*			DI000880

## SENSE-STATUS PROGRAMMING EXAMPLES

```

92 * IN THIS EXAMPLE THE DATA TRANSFERS ARE SYNCHRONIZED WITH THE CONTROL- D1000900
93 * LER THROUGH THE USE OF HANDSHAKING SIGNALS ASSOCIATED WITH THE DEVICE D1000910
94 * A COMPLETE DESCRIPTION OF THE BUSY STATUS IS INCLUDED IN SECTION 4 D1000920
95 * D1000930
96 * D1000940
00003E1 E690 00F0 97 DIOENTR1 LDAI WK1,X+F0* SELECT REGISTER SET X+F,
000042I 95A9 98 EPSR RETRY,WK1 EXCHANGE PROGRAM STATUS D1000950
000044I 4840 815A 99 LH OUTDEV,DEVAADR1 GET THE OUTPUT DEVICE ADDRESS D1000951
000048I DE40 815E 100 OC OUTDEV,DISARM DISARM SYSTEM INTERRUPTS D1000960
00004CI 4850 8154 101 LH INDEV,DEVAUR2 GET THE INPUT SYSTEM DEVICE ADDRESS D1000970
000050I DE50 8156 102 OC INDEV,DISARM DISARM INPUT DEVICE INTERRUPTS D1000990
000054I 2461 103 LIS IOIND,1 SET THE I/O IND FOR OUTPUT OP D1001000
000056I 9959 104 RHR INDEV,WK1 EXECUTE A READ OPERATION TO INITIA- D1001010
105 * LIZE THE DIGITAL I/O STATUS D1001020
000058I E670 814A 106 CONT LDAI DTAPTR,OUTBUFR GET THE DATA POINTER TO OUTPUT BUFR D1001030
00005CI 41F0 8010 107 BAL RETN,DIGITI01 GO TO DIGITAL I/O ROUTINE FOR OUTPUT D1001040
000060I E6A0 FFF4 108 LUAI RETRY,CONT GO CHECK IF OP WAS COMPLETED D1001050
000064I 41F0 8038 109 RAL RETN,CHECK GO TO DIGITAL I/O ROUTINE FOR INPUT D1001060
000068I 41F0 8004 110 BAL RETN,DIGITI01 HALT THE PROCESSOR D1001070
00006CI C200 8148 111 LPSW WAIT D1001080
112 * SUBROUTINE DIGITI01 FIRST CHECKS TO INSURE THAT BUSY STATUS FROM THE D1001090
113 * DESIRED SUBSYSTEM IS ZERO. IF IT IS NOT, THEN THE PERIPHERAL DEVICE D1001100
114 * IS NOT READY FOR DATA TRANSFER AND THE SUBROUTINE RETURNS TO THE USER D1001110
115 * WITH THE IONTCMP FLAG SET=1. OTHERWISE, THE SUBROUTINE WILL EXECUTE THE D1001120
116 * APPROPRIATE READ OR WRITE OPERATION AND INSURE THAT THE BUSY STATUS D1001130
117 * WAS SET=1 FOLLOWING THE I/O OPERATION. D1001140
118 *
119 * CALLING SEQUENCE: BAL RETN,DIGITI01 D1001150
120 * INPUT REGISTERS: D1001160
121 * OUTDEV=OUTPUT DEVICE ADDRESS(EVEN DEVICE ADDRESS) D1001170
122 * INDEV=INPUT DEVICE ADDRESS (ODD DEVICE ADDRESS) D1001180
123 * IOIND= INPUT/OUTPUT IDENTIFIER D1001190
124 * DTAPTR= POINTER TO INPUT OR OUTPUT BUFFER D1001200
125 * REGISTERS DESTROYED: R8=IONTCMP,WK1=R9 D1001210
126 *
127 *
000070I 0866 128 DIGITI01 LDAR IOIND,IOIND GET THE INPUT/OUTPUT OP IDENTIFIER D1001220
*000072I 213D 129 BNZ WRITEOP IF ITS SET, ITS A WRITE OPERATION. D1001230
000074I 4850 812C 130 LH INDEV,DEVAUR2 OTHERWISE,GET THE INPUT DEV.ADDRESS D1001240
000078I 9D5D 131 SSR INDEV,STAT GET THE STATUS OF THE DEVICE D1001250
*00007AI 2383 132 BFC BSY,CONT1 IF ITS ZERO,DO THE READ OPERATION D1001260
00007C1 4300 801C 133 B EXITINCP OTHERWISE, SET THE I/O NOT COMPLETE D1001270
134 * FLAG AND RETURN TO THE USER D1001280
000080I D957 0000 135 CONT1 RH INDEV,0(DTAPTR) READ A HALFWORD OF DIGITAL DATA AND D1001290
000084I 9D5D 136 SSR INDEV,STAT CHECK INPUT STATUS BUSY SHOULD SET. D1001300
000086I 4380 8086 137 BFC BSY,ERROR IF IT DIDN'T, THE DEVICE IS IN ERROR. D1001310
*00008AI 230A 138 B RETURN1 RETURN TO THE USER. D1001320
00008CI 9D4D 139 WRITEOP SSR OUTDEV,STAT SENSE DEVICE STATUS. D1001330
*00008EI 2187 140 BTC BSY,EXITINCP IF THE BUSY BIT IS SET,SET I/O NOT D1001340
141 * COMPLETE AND RETURN. D1001350
000090I D847 0000 142 CONT2 WH OUTDEV,0(DTAPTR) DO THE WRITE OPERATION. D1001360
000094I 9D4D 143 SSR OUTDEV,STAT SENSE DEVICE STATUS D1001370
000096I 4380 8076 144 BFC BSY,ERROR BUSY BIT SHOULD BE SET D1001380
*00009AI 2302 145 B RETURN1 RETURN TO THE USER D1001390

```

## INTERRUPT DRIVEN OPERATION-32 BIT PROCESSORS

		225 *		D1002230
		226 * THE FOLLOWING EXAMPLE DEMONSTRATES THE USE OF INTERRUPTS IN SYNCHRON-		D1002240
		227 * IZING DATA TRANSFERS, USING THE INTERRUPT STRUCTURE OF THE SERIES 32		D1002250
		228 * PROCESSORS.WHEN THE PERIPHERAL DEVICE REQUIRES SERVICING, AN EXTERNAL		D1002260
		229 * INTERRUPT IS GENERATED.THE INTERRUPTS GENERATED BY THE DIO CONTROLLER		D1002270
		230 * CAN BE DISABLED/ENABLED OR DISARMED BY THE APPROPRIATE PROCESSOR		D1002280
		231 * OUTPUT COMMANDS. THIS PROCESS IS DESCRIBED IN DETAIL		D1002290
		232 * IN THE SECTION ENTITLED COMMAND AND STATUS BYTES.		D1002300
		233 *		D1002310
0000B2I	E690 00F0	234 DIOENTR2	LDAI WK1,X'F0'	D1002320
0000B6I	95A9	235 EPSR	RETRY,WK1	D1002321
0000B8I	4840 80E6	236 LH	OUTDEV,DEVAADR1	D1002322
0000BCI	4850 80E4	237 LH	INDEV,DEVAUR2	D1002330
0000C0I	0894	238 LDAR	WK1,OUTDEV	D1002350
0000C2I	1191	239 SLLS	WK1,1	D1002360
0000C4I	E6E0 802C	240 LDAI	WK2,WRITEINT	D1002370
0000C8I	40E9 0000	241 STH	WK2,X'D0'(WK1)	D1002380
0000CCI	0895	242 LDAR	WK1,INDEV	D1002390
0000CEI	1191	243 SLLS	WK1,1	D1002400
0000D0I	E6E0 802E	244 LDAI	WK2,READINT	D1002410
0000D4I	40E9 0000	245 STH	WK2,X'D0'(WK1)	D1002420
0000D8I	DE40 80CF	246 OC	OUTDEV,ENABLE	D1002430
0000DCI	DE50 80CB	247 OC	INDEV,ENABLE	D1002440
0000E0I	E670 80C2	248 LDAI	DTAPTR,OUTBUFFR	D1002450
0000E4I	E6C0 80C0	249 LDAI	DTAPTR1,INBUFFR	D1002460
0000E8I	D040 8144	250 STM	OUTDEV,RSAVE	D1002470
0000ECI	D847 0000	251 WH	OUTDEV,0(DTAPTR)	D1002520
0000F0I	C200 80C4	252 LPSW	WAIT	D1002530
		253 * WRITE SERVICE REQUESTS ENTER HERE:		D1002540
		254 WRITEINT	LDAI RST03,RST03	D1002550
*0000F6I	213D	255 BNZ	ERROR	D1002560
0000F8I	D847 0000	256 WH	OUTDEV,0(DTAPTR0)	D1002570
0000FCI	D140 8130	257 LM	OUTDEV,RSAVE	D1002571
000100I	1800	258 LPSWR	RST00	D1002580
		259 * READ SERVICE INTERRUPTS ENTER HERE:		D1002590
000102I	0833	260 READINT	LDAI RST03,RST03	D1002600
*000104I	2136	261 BNZ	ERROR	D1002610
000106I	D95C 0000	262 RH	INDEV,0,0(DTAPTR10)	D1002620
00010AI	D140 8122	263 LM	OUTDEV,RSAVE	D1002621
00010EI	1800	264 LPSWR	RST00	D1002630
000110I		265 ENDC		D1002640

## APPENDIX 3 32 BIT DIGITAL I/O PROGRAMMING EXAMPLES

PAGE 6 13:41:41 07/26/77

## INTERRUPT DRIVEN OPERATION-32 BIT PROCESSORS

000110I	C200 809C	267 * ERRORS CAUSE THE MACHINE TO HALT IN THE WAIT STATE WITH 268 * INTERRUPTS DISABLED 269 ERROR LPSW ERR 270 * 000114I	271 IFNZ ADC-2	ON AN ERROR HALT THE MACHINE WITH LOC POINTING TO ERR	D1002660 D1002670 D1002680 D1002690 D1002700
---------	-----------	--	----------------	--	--

## SERIES 32 AUTO-DRIVER CHANNEL-DIGITAL I/O OPERATION

		273 *			D1002720
		274 * THE FOLLOWING EXAMPLE DEMONSTRATES THE USE OF THE SERIES 32 AUTO-DR-			D1002730
		275 * IVER CHANNEL IN EXECUTING DIGITAL INPUT-OUTPUT SYSTEM DATA TRANSFERS.			D1002740
		276 * TWO CHANNEL COMMAND BLOCKS ARE ESTABLISHED TO CONTROL WRITE OPERATION			D1002750
		277 * AND READ OPERATION RESPECTIVELY. THE LOW CORE INTERRUPT SERVICE POINT			D1002760
		278 * ER TABLE IS SET UP WITH THE ADDRESS OF THE CHANNEL CONTROL BLOCKS+1			D1002770
		279 * CHANNEL CONTROL BLOCKS ARE SET UP PRIOR TO AUTO-DRIVER SERVICING.			D1002780
000114I	E690 00F0	280 DIOENTR3 LDAI WK1,X'F0'	SELECT REG. SET X'F'		D1002790
000118I	95A9	281 EPSK RETRY,WK1	EXCHANGE PROGRAM STATUS		D1002791
00011AI	4840 8084	282 LH OUTDEV,DEVAUR1	GET THE OUTPUT DEVICE ADDRESS		D1002792
00011EI	4850 8082	283 LH INDEV,DEVAUR2	GET THE INPUT DEVICE ADDRESS		D1002800
000122I	0894	284 LUAR WK1,OUTDEV	GET THE OUTPUT DEVICE ADDRESS		D1002820
000124I	1191	285 SLLS WK1,1	MULTIPLY IT BY TWO FOR INDEXING		D1002830
000126I	E6E0 8096	286 LDAI WK2,CCB1	GET THE WRITE CHANNEL CONTROL BLOCK		D1002840
00012AI	26E1	287 AIS WK2,1	MAKE IT ODD		D1002850
00012CI	40E9 0000	288 STH WK2,X'D0'(WK1)	STORE IT IN THE INTERRUPT SERVICE		D1002860
		289 *	TABLE		D1002870
000130I	0895	290 LDAR WK1,INDEV	SIMILARLY SET UP LOW CORE TO		D1002880
000132I	1191	291 SLLS WK1,1	SERVICE READ OR INPUT SERVICE INTRPT		D1002890
000134I	E6E0 80A0	292 LDAI WK2,CCB2	GET THE WRITE CHANNEL CONTROL BLOCK		D1002900
000138I	26E1	293 AIS WK2,1	MAKE IT ODD		D1002910
00013AI	40E9 0000	294 STH WK2,X'D0'(WK1)	AND STORE IT IN LOW CORE		D1002920
		295 *			D1002930
00013EI	E690 8054	296 LUAI WK1,WRITERM	LOAD ADDRESS OF WRITE TERMINAL		D1002940
000142I	4090 808E	297 STH WK1,SUBADR	SUBROUTINE IN THE WRITE CHANNEL		D1002950
000146I	E690 4000 FF85	298 LUAI WK1,X'FF85'	CONTROL BLOCK- STORE WRITE CHANNEL		D1002960
00014CI	4090 8070	299 STH WK1,CCB1	COMMAND WORD IN THE WRITE CHANNEL		D1002970
000150I	E690 809C	300 LUAI WK1,OTBFFRS	CONTROL BLOCK.		D1002980
000154I	E6E0 8087	301 LDAI WK2,OTBFFRE	GET THE OUTPUT BUFFER END ADDRESS		D1002990
000158I	50E0 8068	302 ST WK2,BUFEND	STORE IT IN THE WRITE CONTROL BLOCK		D1003000
00015CI	0B9E	303 SR WK1,WK2	CALCULATE THE BUFFER BYTE COUNT		D1003010
00015EI	4090 8060	304 STH WK1,BUFCOUNT	STORE RESULT IN THE CONTROL BLOCK.		D1003020
000162I	E690 8036	305 LDAI WK1,READTERM	LOAD ADDRESS OF THE READ TERMINAL		D1003030
000166I	4090 8082	306 STH WK1,SUBADR1	SUBROUTINE AND STORE IT IN THE READ		D1003040
		307 *	CONTROL BLOCK.		D1003050
00016AI	E690 4000 FF81	308 LDAI WK1,X'FF81'	LOAD THE CHANNEL COMMAND WORD.		D1003060
000170I	4090 8064	309 STH WK1,CCB2	STORE IT IN THE READ CONTROL BLOCK.		D1003070
000174I	E690 8098	310 LDAI WK1,INBUFFRS	GET THE INPUT BUFFER START ADDRESS		D1003080
000178I	E6E0 80B3	311 LDAI WK2,INBUFFRE	GET THE INPUT BUFFER END ADDRESS.		D1003090
00017CI	50E0 805C	312 ST WK2,BUFEND1	STORE IT IN THE CONTROL BLOCK		D1003100
000180I	0B9E	313 SR WK1,WK2	CALCULATE THE BYTE COUNT		D1003110
000182I	4090 8054	314 STH WK1,BUFCONT1	STORE IT IN THE CONTROL BLOCK.		D1003120
000186I	DE40 8021	315 OC OUTDEV,ENABLE	ENABLE OUTPUT INTERRUPTS		D1003130
00018AI	DE50 801D	316 OC INDEV,ENABLE	ENABLE INPUT INTERRUPTS		D1003140
00018EI	D95C 0000	317 RH INDEV,0(DTAPTR1)	PERFORM READ OP TO GEN FIRST INTRPT		D1003200
000192I	C200 8022	318 LPSW WAIT	WAIT WITH INTERRUPTS ENABLED		D1003210
		319 * WRITE TERMINAL SUBROUTINE ADDRESS			D1003220
000196I	4320 FF76	320 *			D1003230
00019AI	1800	321 WRITERM RFC BUFFLMST,ERROR	SENSE STATUS ON OUTPUT DEVICE		D1003240
		322 LPSWR RST00	IF NOT BUFF LIMIT STATUS ERROR		D1003250
		323 * READ TERMINAL SUBROUTINE	RETURN TO THE USER		D1003260
		324 *			D1003270
00019CI	4320 FF70	325 READTERM BFC BUFFLMST,ERROR	IF NOT BUFFER LIMIT STATUS		D1003280
0001A0I	1800	326 LPSWR RST00	ITS IN ERROR		D1003290

## SERIES 32 AUTO-DRIVER CHANNEL-DIGITAL I/O OPERATION

		328 ENDC		D1003310
		329 * MEMORY CONSTANTS,BUFFER AREAS AND COMMANDS		D1003320
0001A2I 0000		330 DEVAUR1 DC X'0'	OUTPUT DEVICE ADDRESS	D1003330
0001A4I 0000		331 DEVAUR2 DC X'0'	INPUT DEVICE ADDRESS	D1003340
0001A6I 0000		332 OUTBUFFR DC X'0'	UIPUT BUFFER	D1003350
0001A8I 0000		333 INBUFFR DC X'0'	INPUT BUFFER	D1003360
0001AAI C040		334 DISARM DC X'C040'	DISARM INTERRUPTS (DIO CONTROLLER)	D1003370
0001B0I 01ABI		335 ENABLE EQU *-1	ENABLE DIO INTERRUPTS	D1003380
0001B0I 0000		336 ALIGN 8		D1003390
0001B0I 01B0I		337 ERR EQU *		D1003400
		341 ELSE		D1003440
0001B0I 0000 80F0		342 DC Y'80F0'	32 BIT PSW STATUS WAIT STATE	D1003450
0001B4I 0000 01B0I		343 DC A(ERR)	32 BIT PSW LOC ON ERROR HALT	D1003460
0001B8I		344 ENDC		D1003470
0001B8I		345 ALIGN 8		D1003480
0001B8I 0000 01B8I		346 WAIT EQU *		D1003490
		350 ELSE		D1003530
0001B8I 0000 C0F0		351 DC Y'C0F0'	32 BIT PSW STATUS WAIT STATE	D1003540
0001BCI 0000 01B8I		352 DC A(WAIT)	INTERRUPTS ENABLED LOC=WAIT	D1003550
0001C0I		353 ENDC		D1003560
0001C0I		354 ALIGN 4		D1003570
0001C0I		355 IFNZ ADC-2		D1003580
		356 * THE FOLLOWING CHANNEL COMMAND BLOCKS CONTROL THE DIO INPUT OR OUTPUT		D1003590
		357 * REQUESTS AND PROVIDE THE USER WITH AN EXAMPLE OF ESTABLISHING THE		D1003600
		358 * CONTROL PARAMETERS		D1003610
0001C0I 0000		359 CCB1 DC H'0'	CCW WORD- WRITEIN THE FAST MODE	D1003620
0001C2I 0000		360 BUFCOUNT DC H'0'	WRITE OUTPUT BUFFER COUNT	D1003630
0001C4I 0000 0000		361 BUFEND DC F'0'	END ADDRESS OF BUFFER	D1003640
0001C8I 0000		362 CHECK1 DC H'0'	CHECK BYTE	D1003650
0001CAI 0000		363 BUF1CNT DC H'0'	BUFFER 1 COUNT	D1003660
0001CCI 0000 0000		364 BUF1END DC F'0'	BUFFER 1 END ADDRESS	D1003670
0001D0I 0000 0000		365 TABLE DC F'0'	ADDRESS OF TRANSLATION TABLE	D1003680
0001U4I 0000		366 SUBADR DC H'0'	ADDRESS OF TERMINATION SUBROUTINE	D1003690
		367 *		D1003700
		368 *		D1003710
		369 *		D1003720
0001D8I		370 ALIGN 4		D1003730
0001D8I 0000		371 CCB2 DC H'0'	CCW WORD- READ IN THE FAST MODE	D1003740
0001DAI 0000		372 BUFCONT1 DC H'0'	READ INPUT BUFFER COUNT	D1003750
0001UCI 0000 0000		373 RUFEND1 DC F'0'	END ADDRESS OF READ BUFFER	D1003760
0001EUI 0000		374 CHECK2 DC H'0'	CHECK BYTE	D1003770
0001E2I 0000		375 BUF1CNT1 DC H'0'	BUFFER1 COUNT	D1003780
0001E4I 0000 0000		376 BUF1END1 DC F'0'	BUFFER1 END ADDRESS	D1003790
0001E8I 0000 0000		377 TABLE1 DC F'0'	ADDRESS OF TRANSLATION TABLE	D1003800
0001ECI 0000		378 SUBADR1 DC H'0'	ADDRESS OF TERMINATION SUBROUTINE	D1003810
0001FOI		379 ALIGN 4		D1003820
0001FOI	0000 U20FI	380 OTBFFRS DSH 16	16 HALFWORDS OF DIGITAL OUTPUT DATA	D1003830
000210I	0000 022FI	381 OTBFFRE EQU *-1	BUFFER END ADDRESS	D1003840
000230I		382 INBUFFRS DSH 16	16 HALFWORDS OF DIGITAL INPUT DATA	D1003850
000230I		383 INBUFFRE EQU *-1	BUFFER END ADDRESS	D1003860
		384 ALIGN 4		D1003870
		385 RSAVE DSF 16	REGISTER SAVE AREA FOR INTERRUPT	D1003880
		386 * SUBROUTINE AND AUTO-DRIVER CHANNEL SUBROUTINE		D1003890
		388 ENDC		D1003910

APPENDIX 3 32 BIT DIGITAL I/O PROGRAMMING EXAMPLES

PAGE 9 15:41:43 07/26/77

SERIES 32 AUTO-DRIVER CHANNEL-DIGITAL I/O OPERATION

0002701

389

END

01003920

APPENDIX 3 (Continued)

## SERIES 52 AUTO-DRIVER CHANNEL-DIGITAL I/O OPERATION

NO ERRORS      3 SQUEZ PASSES

CAL 04-01

## SERIES 32 AUTO-DRIVER CHANNEL-DIGITAL I/O OPERATION

## PUBLICATION COMMENT FORM

Please use this postage-paid form to make any comments, suggestions, criticisms, etc. concerning this publication.

From \_\_\_\_\_ Date \_\_\_\_\_

Title \_\_\_\_\_ Publication Title \_\_\_\_\_

Company \_\_\_\_\_ Publication Number \_\_\_\_\_

Address \_\_\_\_\_  
\_\_\_\_\_  
\_\_\_\_\_

FOLD

FOLD

Check the appropriate item.

Error      Page No. \_\_\_\_\_ Drawing No. \_\_\_\_\_

Addition      Page No. \_\_\_\_\_ Drawing No. \_\_\_\_\_

Other      Page No. \_\_\_\_\_ Drawing No. \_\_\_\_\_

Explanation:

CUT ALONG LINE

FOLD

FOLD


Fold and Staple  
No postage necessary if mailed in U.S.A.

STAPLE


STAPLE

FOLD

FOLD



NO POSTAGE  
NECESSARY  
IF MAILED  
IN THE  
UNITED STATES

A series of ten thick horizontal black bars, likely representing a postage indicia or a series of vertical bars for postal processing.

**BUSINESS REPLY MAIL**

FIRST CLASS

PERMIT NO. 22

OCEANPORT, N.J.

POSTAGE WILL BE PAID BY ADDRESSEE

**PERKIN-ELMER**

Computer Systems Division  
2 Crescent Place  
Oceanport, NJ 07757

**TECH PUBLICATIONS DEPT. MS 322A**

FOLD

FOLD

STAPLE

STAPLE