

# **UNIVERSAL CLOCK MODULE**

## **PROGRAMMING MANUAL**

**PERKIN-ELMER**

**Computer Systems Division**  
2 Crescent Place  
Oceanport, N.J. 07757

## PAGE REVISION STATUS SHEET

PUBLICATION NUMBER 29-531

TITLE Universal Clock Module Programming Manual

REVISION R02

DATE November 1979

PAGE	REV.	DATE	PAGE	REV.	DATE	PAGE	REV.	DATE
i/ii	R01	9/78						
iii	R01	9/78						
iv	R00	2/78						
1-1/								
1-2	R01	9/78						
2-1	R00	2/78						
2-2	R02	11/79						
2-3	R01	9/78						
2-4	R02	11/79						
2-5	R00	2/78						
2-6	R02	11/79						
2-7/								
2-8	R01	9/78						
3-1	R00	2/78						
3-2	R01	9/78						
3-3/								
3-4	R00	2/78						
A-1	R00	2/78						
A-2	R01	9/78						
A-3								
thru								
A-6	R00	2/78						
A-7	R01	9/78						
A-8								
thru								
A-15	R00	2/78						

## PREFACE

This manual provides the systems programmer or operator with a description of the Universal Clock Module and its operation. The user should be familiar with the 16-bit and 32-bit processors. Chapter 1 is a general introduction. Chapter 2 describes in detail the principles and operation of the precision interval clock (PIC). Chapter 3 also contains a detailed description of the principles and operation of the line frequency clock (LFC).

## TABLE OF CONTENTS

PREFACE . . . . .	i/ii
CHAPTER 1 INTRODUCTION . . . . .	1-1/1-2
1.1 GENERAL OVERVIEW OF THE UNIVERSAL CLOCK MODULE . . . . .	1-1/1-2
1.1.1 Device Addresses . . . . .	1-1/1-2
CHAPTER 2 OPERATION OF THE PRECISION INTERVAL CLOCK (PIC) . .	2-1
2.1 GENERAL PRINCIPLES . . . . .	2-1
2.1.1 Resolution Rate and Initial Interval Count . . . . .	2-1
2.1.2 Current Interval Counter . . . . .	2-4
2.1.3 Command Byte . . . . .	2-4
2.1.4 Status Byte. . . . .	2-5
2.2 BASIC PIC OPERATION. . . . .	2-6
2.3 INITIALIZATION . . . . .	2-7/2-8 █
CHAPTER 3 OPERATION OF THE LINE FREQUENCY CLOCK (LFC) . . . .	3-1
3.1 GENERAL PRINCIPLES . . . . .	3-1
3.1.1 Command Byte . . . . .	3-2
3.2 BASIC LFC OPERATION. . . . .	3-3
3.3 INITIALIZATION . . . . .	3-3/3-4 █
APPENDICES	
APPENDIX A PROGRAMMING EXAMPLES FOR 16-BIT and 32-BIT PROCESSORS . . . . .	A-1
FIGURES	
Figure 2-1 Precision Interval Clock (PIC) . . . . .	2-2
Figure 2-2 Flow of Data to PIC . . . . .	2-7/2-8 █
Figure 3-1 Flow of Data to LFC . . . . .	3-1

TABLE OF CONTENTS (Continued)

TABLES

TABLE 2-1	POSSIBLE INTERVAL PERIODS	2-3
TABLE 3-1	DURATION OF INTERVAL IN RELATION TO LINE FREQUENCY	3-1

## CHAPTER 1 INTRODUCTION

### 1.1 GENERAL OVERVIEW OF THE UNIVERSAL CLOCK MODULE

The universal clock module is a versatile timer consisting of two independent clock devices:

- line frequency clock (LFC)
- precision interval clock (PIC)

Both clocks provide timer controlled processor interrupts, but have different timing mechanisms. The LFC is derived directly from the AC power line and has a fixed clock rate equal to twice the line frequency. The user has no control over the LFC other than to disable, enable, or disarm interrupts. The PIC, although derived from an 8-megahertz crystal oscillator, is dynamically variable through program control. The user can select an increment of time (resolution rate) and a count (interval count) where:

$$\text{resolution rate} \times \text{interval count} = \text{interval}$$

#### 1.1.1 Device Addresses

Both the PIC and LFC have a specified 10-bit device address. The preferred address for the PIC is a 6C (hexadecimal) and for the LFC is 6D (hexadecimal). However, if another address is assigned, it must be an even numbered address for the PIC and an odd numbered address for the LFC. The address for the LFC is always the address of the PIC plus one. The first two most-significant bits of both 10-bit addresses are always set to zero. The possible device addresses are in the range of 1 to 127 ( $2^8 - 1$ ).

PIC's ADDRESS	00	0110	1100	BINARY
	0	6	C	HEX
LFC's ADDRESS	00	0110	1101	BINARY
	0	6	D	HEX

## CHAPTER 2 OPERATION OF THE PRECISION INTERVAL CLOCK (PIC)

### 2.1 GENERAL PRINCIPLES

The precision interval clock (PIC) produces or queues a processor interrupt. A specified time interval determines the point at which the interrupt occurs. An interval is defined as the time between events or states. An interval starts when the previous interval expires and ends when its allotted time period expires. The duration of the interval is measured in increments of time as selected by the user. These increments of time are the resolution rates. Four resolution rates are derived from a master time base. The master time base is supplied by an 8-megahertz internal crystal oscillator that produces a 1-megahertz signal. This oscillator, however, can be disabled to allow the user to substitute his own external master time base oscillator. In addition, the number of times a specified resolution rate is to occur in an interval is called the interval count and is also specified by the user.

A basic structure of the PIC as shown in Figure 2-1 is explained in the following paragraphs.

#### 2.1.1 Resolution Rate and Initial Interval Count

The four resolution rates derived from the crystal oscillator are:

1 microsecond	(1 us)
10 microseconds	(10 us)
100 microseconds	(100 us)
1 millisecond	(1 ms)

#### RESOLUTION RATES

1 ms	100 us	10 us	1 us		
0	1	2	3	4	15




Figure 2-1 Precision Interval Clock (PIC)

If the bit that represents the desired resolution rate is set, the appropriate resolution rate is produced. If more than one bit is specified, the shortest resolution rate is used. If no bits are specified, the interval does not take place.

Once the resolution rate is selected, the desired number of times that resolution is to occur must also be specified through the interval counter. The value in the interval counter, the initial interval count, determines how many times the selected resolution rate occurs in an interval. This count must be a hexadecimal number with a decimal value in the range of 0 to 4,095 ( $2^{12}$ ). The initial interval count should be specified as the desired number. If zero is specified as the count, it is ignored and a value of one is assumed. If no value is specified as the count, the initial interval count specified in the previous interval is used. Each time a cycle occurs, the value in the interval counter is decremented by one until a value of zero is reached. A value of zero generates or queues an interrupt.

The resolution rate and the initial interval count (RIC) determine the allotted time period for an interval. The resolution rate and the initial interval count form a halfword that initializes or changes the resolution select register and interval counter in the PIC. During an interval, the initial interval count in the PIC remains unchanged.

## RESOLUTION RATE AND INITIAL INTERVAL COUNTER (RIC)

1 ms	100 us	10 us	1 us		INITIAL INTERVAL COUNT
0	1	2	3	4	15

Associated with each resolution rate is a range of interval periods that particular resolution is able to produce. These intervals are listed in Table 2-1.

## NOTE

The minimum interval, with a resolution of 1 us, is dependent on the model processor being used.


TABLE 2-1 POSSIBLE INTERVAL PERIODS

RESOLUTION RATE	INTERVAL COUNT (DECIMAL)	INTERVALS PRODUCED
1 MICROSECOND (1 us)	1 2 3 . . . 4,096	1 us 2 us 3 us . . . 4,096 us
10 MICROSECONDS (10 us)	1 2 3 . . . 4,096	10 us 20 us 30 us . . . 40,960 us
100 MICROSECONDS (100 us)	1 2 3 . . . 4,096	100 us 200 us 300 us . . . 409,600 us
1 MILILLISECOND (1 ms)	1 2 3 . . . 4,096	1 ms 2 ms 3 ms . . . 4,096 ms

### 2.1.2 Current Interval Counter

The result of the initial interval count being decremented is called the current interval count (CIC) and is stored in a separate halfword in the PIC. Each time the initial interval count is decremented, the current interval count is replaced with a value that is one less than its previous value. Effectively, the current interval count always contains the current number of cycles remaining to be executed in an interval. The value in the CIC can be in the range of 4,095 to zero. Any time during the interval, the processor can interrogate the CIC without affecting the decrementing of the clock by issuing a read instruction (RD,RDR,RH,RHR).

CURRENT INTERVAL COUNTER



where:

- |           |  |
|-----------|--|
| Bits 0-3  | Bits 0 through 3 are unused and always set to zero.        |
| Bits 4-15 | Bits 4 through 15 contain the decrementing interval count. |

### 2.1.3 Command Byte

Since the PIC produces interrupts at the conclusion of each interval, three options are available to the user to determine whether or not an interrupt is to occur at the conclusion of the interval or not at all. A fourth option allows the user to stop the clock at any point, establish a new interval, and restart the clock. These options are:

- disable interrupts
- enable interrupts
- disarm interrupts
- start clock

All four options are derived from the three most-significant bits in a byte which is called the command byte. If the bit that represents the desired interrupt mode is set, the appropriate action takes place at the conclusion of the interval. If no bits are set, the disarm mode is the default.

## COMMAND BYTE

DISARM				0	0	0	0	0
DISABLE	ENABLE	START		3	4	5	6	7
0	1	2		3	4	5	6	7

where:

- DISABLE      If bit 0 is set and the end of the interval occurs, the PIC is unable to interrupt the processor but allows the interrupts to be queued.
- ENABLE      If bit 1 is set and the end of the interval occurs, the PIC immediately interrupts the processor.
- DISARM      If both bits 0 and 1 are set and the end of the interval occurs, the PIC is unable to interrupt the processor and does not allow interrupts to be queued. In effect, all interrupts are ignored.
- START      If bit 2 is set at the beginning, during, or end of an interval, the clock immediately stops. The resolution select register and interval counter are loaded with new data from the input buffers and the clock restarts.
- BITS 3-7      Bits 3 through 7 are unused and are always set to zero.

#### 2.1.4 Status Byte

The status byte indicates whether or not the resolution rate and initial interval count from the input buffers have been successfully loaded into the resolution select register and interval counter. The RIC is loaded a byte at a time when a write half-word (WH,WHR) instruction is executed. If a processor interrupt occurs in the system before the second byte is loaded, the overflow bit is set. At this point, the PIC contains the four resolution bits and the four most-significant bits (bits 4-7 of byte 1) of the initial interval count. When the overflow bit is set, it should be reset by one of the following before the next interval takes place:

- execution of a sense status (SS,SSR) instruction (32-bit)
- execution of an acknowledge interrupt (AI,AIR) instruction (16-bit)
- initialization (32- and 16-bit)

Then execution of an output command (OC,OCR) sends the command byte to the PIC with the start bit set. This transfer causes the remaining value in the RIC (bits 8-15) to be loaded into the least-significant byte of the interval counter. When the second byte is loaded, the PIC starts decrementing the value currently in the interval counter.

If the overflow bit is not reset, the status byte will not be accurate for the next interval; and as a result, does not indicate whether or not the resolution select register and interval counter were successfully loaded.

## 2.2 BASIC PIC OPERATION

The command byte and the RIC should be defined before a write instruction is issued. First, the interrupt bit in the command byte should be set and sent to the PIC by execution of an output command. The desired interval count and one of the resolution rate bits in the RIC should then be set. A write data (WD) or write halfword (WH) instruction is then executed to load the resolution rate and initial interval count, a byte at a time, into their input buffers. They remain in the input buffers until either new data is loaded or an output command (OC,OCR) is executed. The input buffers can be loaded with new data anytime during an interval. The start bit in the command byte should then be set and sent to the PIC by execution of another output command. This process causes the clock to start decrementing. If no interrupt bits are set in the command byte, the clock starts and the interval counter begins decrementing at the selected resolution rate. Then, either bit 0 or 1 in the command byte should be set to acknowledge interrupts. Anytime during this interval, the processor can monitor the decrementing interval count by issuing a read instruction. However, the contents of the current interval counter does not change during the reading process. Also, anytime during this interval, new data can be sent to the input buffers either to immediately change the resolution rate and interval count or to wait until the current interval count terminates to start a new interval. When the current interval counter finally has a value of zero, the resolution select register and interval counter are loaded with data from the input buffers and another interval takes place. Figure 2-2 shows the flow of data at the beginning of the interval from the RIC to the CIC at the end of the interval. If it is necessary to stop the PIC during an interval, set the RIC to all zeros and issue a start command.




Figure 2-2 Flow of Data to PIC

### 2.3 INITIALIZATION

Initialization occurs when the machine is powered up or when the initialize button is pressed. It affects the PIC by setting the following locations to zeros:

- resolution select register
- initial interval counter
- resolution rate and initial interval count (RIC)
- current interval counter (CIC)
- status byte

Initialization can also occur when bits 0 and 1 are set in the command byte and an output command is issued which puts the PIC in the disarm mode.

## CHAPTER 3 OPERATION OF THE LINE FREQUENCY CLOCK (LFC)

### 3.1 GENERAL PRINCIPLES

The line frequency clock (LFC) generates or queues a processor interrupt. The point at which the interrupt occurs is determined by a fixed clock rate that is derived from the frequency of the AC power line. The power line frequency is either 60 or 50 hertz and the clock rate is always twice the line frequency. The duration of the interval for each power line frequency is shown in Table 3-1.

TABLE 3-1 DURATION OF INTERVAL IN RELATION TO LINE FREQUENCY

POWER LINE FREQUENCY	DURATION OF INTERVAL
60 Hz	8.33 ms
50 Hz	10.00 ms

An example of the structure of the LFC is shown in Figure 3-1.




Figure 3-1 Flow of Data to LFC

### 3.1.1 Command Byte

Since the LFC produces interrupts at twice the line frequency, three options are available to the user to determine whether or not that interrupt is to occur at the conclusion of the interval or not at all. These options are:

- disable interrupts
- enable interrupts
- disarm interrupts

All three options are derived from the first two most-significant bits in a byte called the command byte. If the bit that represents the desired interrupt mode is set, the appropriate action takes place at the end of one half the period of the line frequency.

COMMAND BYTE							
DISARM							
DISABLE	ENABLE	0	0	0	0	0	0

where:

DISABLE      If bit 0 is set and twice the line frequency occurs, the LFC is unable to interrupt the processor but allows the interrupts to be queued.

ENABLE      If bit 1 is set and twice the line frequency occurs, the LFC immediately interrupts the processor.

DISARM      If both bits 0 and 1 are set and twice the line frequency occurs, the LFC is unable to interrupt the processor and does not allow interrupts to be queued. In effect, all interrupts are ignored.

BITS 2-7      Are unused and always set to zero.

When the LFC generates an interrupt, it should be serviced with one of the following:

- acknowledge interrupt instruction (16-bit)
- immediate interrupt, auto driver channel (32-bit)
- an appropriate channel command block (16- and 32-bit)

If the sense status or acknowledge interrupt instruction is executed, a status of all zeros is returned.

### 3.2 BASIC LFC OPERATION

The command byte should be defined to indicate the desired interrupt mode. Then, an output command (OC,OCR) is issued. Execution of an output command transfers the command byte to the clock. If interrupts are enabled, the next possible interrupt and all following interrupts are generated. If interrupts are disabled, the next possible interrupt and all following interrupts are queued. If interrupts are disarmed, all interrupts are ignored.


### 3.3 INITIALIZATION

Initialization occurs when the machine is powered up or when the initialize button is pressed. After initialization, the LFC is left in disarm mode.

Initialization can also occur when bits 0 and 1 are set in the command byte and an output command is issued which puts the LFC in disarm mode.

APPENDIX A  
PROGRAMMING EXAMPLES FOR  
16-BIT AND 32-BIT PROCESSORS

The following flowcharts and printouts are programming examples for the LFC and the PIC.



Universal Clock Module 16-Bit Interrupt Programming Example

## UNIVERSAL CLOCK MODULE 32 BIT INTERRUPT PROGRAM EXAMPLE PAGE 1 10:48:05 09/28/78

PROG= \*NONE\* ASSEMBLED BY CAL 03-066R05-U0 (32-BIT)

```

1      CROSS          CPE20010
2      WIDTH 120      CPE20020
3      TARGT 32        CPE20030
4      PROG UNIVERSAL CLOCK MODULE 32 BIT INTERRUPT PROGRAM EXAMPLE CPE20040
5      NORX3          CPE20050
6 *****          CPE20060
7 *   THIS IS A 32-BIT PROGRAMMING EXAMPLE FOR THE LINE FREQUENCY * CPE20070
8 *   CLOCK AND THE PRECISION INTERVAL CLOCK. THE EXAMPLE USES INTER- * CPE20080
9 *   RUPIS TO RECOGNIZE THE END OF THE INTERVALS.                  * CPE2U090
10 *  THERE ARE FOUR MODULES:                                     * CPE20100
11 *    1)"CALLUCM" THIS MODULE INITIALIZES THE INTERRUPT      * CPE20110
12 *          HANDLER AND STARTS THE LINE FREQUENCY CLOCK.      * CPE2U120
13 *    2)"LFCINT"  THIS MODULE SERVICES THE INTERRUPT THAT   * CPE2U130
14 *          OCCURS AFTER THE LINE FREQUENCY CLOCK HAS WAITED   * CPE2U140
15 *          ONE-HALF CYCLE OF THE AC LINE FREQUENCY.           * CPE20150
16 *          -8.33 MILLISECONDS @ 60 HZ OR 10 MILLISECONDS @50HZ* CPE20160
17 *          THEN IT STARTS THE PRECISION INTERVAL CLOCK.       * CPE2U170
18 *    3)"PICINT"  THIS MODULE SERVICES THE PRECISION INT-   * CPE2U180
19 *          ERVAL CLOCK INTERRUPT THAT OCCURS AFTER A PROGRAM * CPE2U190
20 *          CONTROLLED INTERVAL OF 150 MICROSECONDS. IT THEN   * CPE20200
21 *          RESTARTS THE LINE FREQUENCY CLOCK. THIS MEANS THAT * CPE20210
22 *          THE PROGRAM WILL CONTINUE TO SERVICE "LFCINT" AND * CPE20220
23 *          "PICINT" UNTIL THE FOURTH MODULE IS CALLED.        * CPE20230
24 *    4)"KILLUCM" THIS MODULE DISARMS LFC & PIC INTER-   * CPE20240
25 *          RUPTS AND STOPS THE PIC.                         * CPE20250
26 *          *                                         * CPE20260
27 *****          CPE20270

```

0000 0000	29	R0	EQU	0	CPE20290
0000 0001	30	R1	EQU	1	CPE20300
0000 0002	31	R2	EQU	2	CPE2U310
0000 0002	32	INTDEV	EQU	2	MICROCODE PUTS INTERRUPTING ADDRESS I CPE20320
	33	**			REGISTER 2 OF REGISTER SET 0 CPE20330
0000 0003	34	R3	EQU	3	CPE20340
0000 0008	35	R8	EQU	8	CPE20350
0000 0009	36	R9	EQU	9	CPE20360
0000 000A	37	R10	EQU	10	CPE20370
0000 000B	38	NEXTDEV	EQU	11	CPE20380
0000 000D	39	STATUS	EQU	13	CPE20390
0000 000F	40	LINK	EQU	15	CPE20400

UUUUUU01 C8A0 3000	42	DISABLE	LHI	R10,X'3000'	GET DISABLE PSW MASK CPE2U420
0000041 958A	43		EPSR	R8,R10	NOW VISABLE INTERRUPTS CPE2U430
UUUU06I 2490	44		LIS	R9,0	CLEAR R9(THE DISPLAYED COUNT REGISTR) CPE2U440
000008I 41F0 801A =000026I	45		BAL	LINK,CALLUCM	CPE20450
0000J0C1 24U1	46	WRITE2	LIS	STATUS,1	LOAD STATUS WITH DISPLAY ADDRESS CPE20460
00000E1 0E00 80A0 =0000B2I	47		OC	STATUS,INCRMT	PUT DISPLAY IN INCREMENTAL MODE CPE2U470
000012I 08F9	48		LR	LINK,R9	LOAD CONTENTS OF R9 INTO LINK AND CPE20480
000014I 94FF	49		EXBR	LINK,LINK	WRITE VALUE ON DISPLAY PANEL CPE20490

## UNIVERSAL CLOCK MODULE 16 BIT INTERRUPT PROGRAM EXAMPLE PAGE 2 10:47:03 09/28/78

0016K	980F	50	WHR	STATUS,LINK		CPEU0500
0018K	DE00 00D5K	51	OC	STATUS,NORM	PUT DISPLAY IN NORMAL MODE	CPEU0510
001CK	4300 000CK	52	WAIT	B WRITE2	DISPLAY COUNT UNTIL CLOCK INTERRUPTS	CPEU0520
0020K	0080 000CK	54	CALLUCM	STM R8,RSAVE	SAVE CURRENT USER'S REGISTERS	CPEU0540
0024K	C8AU 3000	55	LHI	R10,X'3000'	SET DISABLE INT PSW REGISTER	CPEU0550
0028K	958A	56	EPSR	R8,R10	DISABLE INTERRUPTS AT PROCESSOR	CPEU0560
002AK	C8AO 004ER	57	LHI	R10,LFCINT	GET ADDRESS OF LFC INTRPT HANDLER	CPEU0570
002EK	4UA0 01AA	58	STH	R10,X'D0'+X'D8'	STORE IT IN INTRPT SERVICE POINTER	CPEU0580
		59	*****	*****	NOTE DA=2*6D HEX'60' IS THE PREFERRED	CPEU0590
		60	*****	*****	ADDRESS OF THE LINE FREQUENCY CLOCK	CPEU0600
0032K	C8AO 007ER	61	LHI	R10,PICINT	GET ADDRESS OF THE PIC INTRPT HANDLR	CPEU0610
0036K	4UA0 01AB	62	STH	R10,X'D0'+X'D8'	STORE IT IN THE INTRPT SERVICE POINT	CPEU0620
		63	*****	*****	NOTE D8=2*6C HEX'6C' IS THE PREFERRED	CPEU0630
		64	*****	*****	ADDRESS OF THE PRECISION CLOCK	CPEU0640
003AK	C8AU 4800	65	LHI	R10,X'4800'	SET INTRPT PSW IN REGISIER	CPEU0650
003EK	958A	66	EPSR	R8,R10	ENABLE INTERRUPTS AT PRCESSOR	CPEU0660
0040K	4800 00CEK	67	LFCST1	LH NEXTDEV,LFC	GET LFC ADDRESS	CPEU0670
0044K	DE00 00D0K	68	OC	NEXTDEV,LFCSTCMD	STAR! LFC	CPEU0680
0048K	0180 000CK	69	LM	R8,RSAVE	RESTORE REGISTERS	CPEU0690
004CK	U3UF	70	BR	LINK	RETURN TO CALLING PROGRAM & WAIT FOR	CPEU0700
		71	*****	*****	INTERRUPT	CPEU0710
0000 004ER	73	LFCINT	EQU *	LFCINTERRUPT HANDLER	CPEU0730	
004ER	UUUU	74	OLUPSWA	DC 0	LOCATION TO SAVE THE OLD PSW	CPEU0740
UU50K	UUUU	75	OLDLOCA	DC 0	LOCATION TO SAVE THE OLD LOC	CPEU0750
UU52K	3000	76	NEWPSWA	DC X'3000'	NEW PSW FOR INTERRUPT HANDLER	CPEU0760
0054K	DU00 000CK	77	STM	R0,RSAVE	SAVE USER'S REGISTERS	CPEU0770
0058K	4820 00CEK	78	LH	INTUEV,LFC	GET LFC ADDRESS	CPEU0780
UU5CK	48B0 00CCK	79	LH	NEXTDEV,PIC	GET PIC ADDRESS	CPEU0790
UU60K	DE20 0001K	80	OC	INTDEV,DISARM	STOP & DISARM LFC	CPEU0800
0064K	U8B0 00D6K	81	PICST1	WH NEXTDEV,INTRVL	SET RESOLUTION	CPEU0810
0068K	DEB0 0002R	82	OC	NEXTDEV,DISARMST	CLEAR PIC INTERRUPTS & START PIC	CPEU0820
006CK	DEB0 00U3K	83	OC	NEXTDEV,ENABLE	ENABLE PIC INTERRUPTS	CPEU0830
UU70K	9DBD	84	SSR	NEXTDEV,STATUS	DID THE PIC START ON TIME?	CPEU0840
0072K	2087	85	BTCS	8,PICST1	NO, START IT AGAIN	CPEU0850
0074K	D100 000CK	86	LM	R0,RSAVE	RESTORE USER'S REGISTERS	CPEU0860
0078K	2691	87	AIS	R9,1	INCREMENT COUNT REGISTER	CPEU0870
007AK	C200 004ER	88	LPSW	OLUPSWA	AND RETURN	CPEU0880
0000 007ER	90	PICINT	EQU *	PIC INTERRUPT HANDLER	CPEU0900	
007ER	UUUU	91	OLUPSWB	DC 0	LOCATION TO SAVE THE OLD PSW	CPEU0910
UU80K	UUUU	92	OLDLOCB	DC 0	LOCATION TO SAVE THE OLD LOC	CPEU0920
UU82K	3000	93	NEWPSWB	DC X'3000'	NEW PSW FOR INTERRUPT HANDLER	CPEU0930
0084K	DU00 000CK	94	STM	R0,RSAVE	SAVE USER'S REGISTERS	CPEU0940
0088K	4820 00CCK	95	LH	INTUEV,PIC	GET PIC ADDRESS	CPEU0950
UU8CK	48B0 00CEK	96	LH	NEXTDEV,LFC	GET LFC ADDRESS	CPEU0960
UU90K	DE20 J008K	97	PICSTOP	WH INTDEV,ZERO	YES, CLEAR RIC.	CPEU0970
0094K	DE20 0002K	98	OC	INTUEV,DISARMST	AND STOP PIC	CPEU0980

## UNIVERSAL CLOCK MODULE 32 BIT INTERRUPT PROGRAM EXAMPLE PAGE 3 10:48:05 09/28/78

0000881	D080 802C =0000B8I	97	KILLUCM	STM	R8,RSAVE	SAVE REGISTERS	CPE2U970
00008C1	48B0 801C =0000ACI	98	LH	NEXTDEV,LFC	GET LFC ADDRESS	CPE20980	
0000901	4820 8016 =0000AAI	99	LH	INTDEV,PIC	GET PIC ADDRESS	CPE20990	
0000941	DEB0 8017 =0000AFI	100	OC	NEXTDEV,DISARM	STOP LFC & CLEAR INTERRUPTS	CPE21000	
0000981	D820 801A =0000B8I	101	PICKILL	WH	INTDEV,ZERO	CLEAR PIC RESOLUTION COUNTER	CPE21010
00009C1	DE20 8010 =0000B8I	102	OC	INTDEV,DISARMST	STOP PIC & CLEAR INTERRUPTS	CPE21020	
0000A01	9U2D	103	SSR	INTDEV,STATUS	DID THE PIC STOP?	CPE21030	
0000A21	2085	104	BTBS	8,PICKILL	NO GO STOP IT	CPE21040	
0000A41	D180 8010 =0000B8I	105	LM	R8,RSAVE	RESTORE REGISTERS AND	CPE21050	
0000A81	03UF	106	BR	LINK	RETURN TO CALLING PROGRAM	CPE21060	

108	*****	COMMANDS FOR THE PRECISION INTERVAL CLOCK	CPE21080	
109	*****	AND THE LINE FREQUENCY CLOCK	CPE21090	
0000AA1	006C	110 PIC DC X'6C'	STANDARD PIC ADDRESS	CPE21100
0000AC1	006D	111 LFC DC X'6D'	STANDARD LFC ADDRESS	CPE21110
0000AE1	40	112 LFCSTCMU DB X'40'	LFCSTART COMMAND ENABLES INTERRUPTS	CPE21120
0000AF1	C0	113 DISARM DB X'C0'	LFC DISARMS COMMAND CLEAR INTERRUPTS	CPE21130
0000B01	E0	114 DISARMST DB X'E0'	PIC DISARM AND START COMMAND	CPE21140
0000B11	40	115 ENABLE DB X'4U'	PIC ENABLE INTERRUPTS COMMAND	CPE21150
0000B21	40	116 INCRMT DB X'40'	DISPLAY COMMAND - INCREMENTAL MODE	CPE21160
0000B31	80	117 NORM DB X'80'	DISPLAY COMMAND - NORMAL MODE	CPE21170
0000B41	1096	118 INTRVL DC X'1096'	150 MICROSECONDS @ 1 MS RESOLUTION	CPE21180
0000B61	0000	119 ZERO DC X'0000'	ZEROES TO CLEAR RIC	CPE21190
0000B81		120 ALIGN 4	ALIGN RSAVE AREA ON FULLWORD BOUNDARY	CPE21200
0000B81		121 RSAVE DS 16*ADC	REGISTER SAVE AREA FOR 16 USER REGIST	CPE21210
0000F81		122 END		CPE21220


UNIVERSAL CLOCK MODULE 16 BIT INTERRUPT PROGRAM EXAMPLE PAGE 4 10:47:03 09/28/78  
ASSEMBLED BY CAL 03-066R05-00 (32-BIT)

START OPTIONS: SCR+TA=16

NO CAL ERRORS  
NO CAL WARNINGS  
2 PASSES

ABSTOP	0000 0000														
AUD	0000 0002	130													
CALLUCM	0000 0020R	45	54*												
DISABLE	0000 0000R	42*													
JISARM	0000 00D1R	80	109	122*											
DISARMST	0000 0002R	82	98	111	123*										
ENABLE	0000 0003R	83	124*												
IMPTOP	0000 00FCR														
INCRMT	0000 0004R	47	125*												
INTDEV	0000 0002	32*	78	80	95	97	98	99	108	110	111	112			
INTRVL	0000 0006R	81	127*												
KILLUCM	0000 00AA R	106*													
LAOC	0000 0001														
LFC	0000 00CE R	67	78	96	107	120*									
LFCINT	0000 004ER	57	73*												
LFCST1	0000 0040R	67*													
LFCST2	0000 009CR	101*													
LFCSTCMU	0000 00D0R	68	101	121*											
LINK	0000 000F	40*	45	48	49	49	50	70	115						
NEWPSWA	0000 0052R	76*													
NEWPSWB	0000 0082R	95*													
NEXTDEV	0000 0008	38*	67	68	79	81	82	83	84	96	101	107	109		
NORM	0000 0005R	51	126*												
OLDLUCA	0000 0050R	75*													
OLDLUCB	0000 0080R	92*													
OLDPSWA	0000 004ER	74*	88												
OLDPSWB	0000 007ER	91*	104												
PIC	0000 00CCR	79	95	108	119*										
PICINT	0000 007ER	61	90*												
PICKILL	0000 00BAR	110*	113												
PICST1	0000 0064R	81*	85												
PICSTOP	0000 0090R	97*	100												
PURETOP	0000 0000R														
R0	0000 0000	29*	77	86	94	102									
R1	0000 0001	30*													
R10	0000 000A	37*	42	43	55	56	57	58	61	62	65	66			
R2	0000 0002	31*													
R3	0000 0003	34*													
R8	0000 0008	35*	43	54	56	66	69	106	114						
R9	0000 0009	36*	44	48	87	103									
RSAVE	0000 000CR	54	69	77	86	94	102	106	114	130*					
STATUS	0000 000D	59*	46	47	50	51	84	99	112						
WAIT	0000 001CR	52*													
WRITE2	0000 000CR	46*	52												
ZERO	0000 0008R	97	110	128*											

"KILLUCM"



Universal Clock Module 32-Bit Interrupt Programming Example

## UNIVERSAL CLOCK MODULE 16 BIT INTERRUPT PROGRAM EXAMPLE PAGE 1 10:47:03 09/28/78

PROG= \*NONE\* ASSEMBLED BY CAL 03-066RU5-U0 (32-BIT)

```

1      CROSS          CPEU0010
2      WIDTH 120      CPEU0020
3      TARGT 16        CPEU0030
4      PROG UNIVERSAL CPEU0040
5      CLOCK MODULE 16 CPEU0050
6      NORX3          CPEU0060
***** THIS IS A 16-BIT PROGRAMMING EXAMPLE FOR THE LINE FREQUENCY * CPEU0070
7      * CLOCK AND THE PRECISION INTERVAL CLOCK. THE EXAMPLE USES INTER- * CPEU0080
8      * RUPIS TO RECOGNIZE THE END OF THE INTERVALS. * CPEU0090
9      * THERE ARE FOUR MODULES: * CPEU0100
10     *   1)"CALLUCM" THIS MODULE INITIALIZES THE INTERRUPT * CPEU0110
11     *           HANDLER AND STARTS THE LINE FREQUENCY CLOCK. * CPEU0120
12     *   2)"LFCINT"  THIS MODULE SERVICES THE INTERRUPT THAT * CPEU0130
13     *           OCCURS AFTER THE LINE FREQUENCY CLOCK HAS WAITED * CPEU0140
14     *           ONE-HALF CYCLE OF THE AC LINE FREQUENCY. * CPEU0150
15     *           -8.53 MILLISECONDS @ 60 HZ OR 10 MILLISECONDS @50HZ* CPEU0160
16     *           THEN IT STARTS THE PRECISION INTERVAL CLOCK. * CPEU0170
17     *   3)"PICINT"  THIS MODULE SERVICES THE PRECISION INT- * CPEU0180
18     *           ERVAL CLOCK INTERRUPT THAT OCCURS AFTER A PROGRAM * CPEU0190
19     *           CONTROLLED INTERVAL OF 150 MICROSECONDS. IT THEN * CPEU0200
20     *           RESTARTS THE LINE FREQUENCY CLOCK. THIS MEANS THAT * CPEU0210
21     *           THE PROGRAM WILL CONTINUE TO SERVICE "LFCINT" AND * CPEU0220
22     *           "PICINT" UNTIL THE FOURTH MODULE IS CALLED. * CPEU0230
23     *   4)"KILLUCM" THIS MODULE DISARMS LFC & PIC INTER- * CPEU0240
24     *           RUPTS AND STOPS THE PIC. * CPEU0250
25     *           * CPEU0260
26     *           * CPEU0270
27     ****

```

0000 0000	29	R0	EQU	0	CPEU0290
0000 0001	30	R1	EQU	1	CPEU0300
0000 0002	31	R2	EQU	2	CPEU0310
0000 0002	32	INTDEV	EQU	2	CPEU0320
	33	**			MICROCODE PUTS INTERRUPTING ADDRESS IN REGISTER 2 OF IN REGISTER SET 0
0000 0003	34	R3	EQU	3	CPEU0330
0000 0008	35	R8	EQU	8	CPEU0340
0000 0009	36	R9	EQU	9	CPEU0350
0000 000A	37	R10	EQU	10	CPEU0360
0000 000B	38	NEXTDEV	EQU	11	CPEU0370
0000 000D	39	STATUS	EQU	13	CPEU0380
0000 000F	40	LINK	EQU	15	CPEU0390
					CPEU0400

VVVV0R	C8AU 3UUU	42	DISABLE	LHI R10,X'3UUU'	GET DISABLE PSW MASK	CPEU0420
0004R	958A	43	EPSR	R8,R10	NOW DISABLE INTERRUPTS	CPEU0430
UU06R	2490	44	LIS	R9,0	CLEAR R9(THE DISPLAYED COUNT REGISTR)	CPEU0440
UU08R	41F0 0020R	45	BAL	LINK,CALLUCM		CPEU0450
UU0CR	24U1	46	WRITE2	LIS STATUS,1	LOAD STATUS WITH DISPLAY ADDRESS	CPEU0460
UU0ER	DE00 00D4R	47	OC	STATUS,INCRMT	PUT DISPLAY IN INCREMENTAL MODE	CPEU0470
UU12R	U8F9	48	LHR	LINK,R9	LOAD CONTENTS OF R9 INTO LINK AND	CPEU0480
UU14R	94FF	49	EXBR	LINK,LINK	WRITE VALUE ON DISPLAY PANEL	CPEU0490

## UNIVERSAL CLOCK MODULE 32 BIT INTERRUPT PROGRAM EXAMPLE PAGE 2 10:48:05 09/28/78

0000161	980F	50	WHR	STATUS,LINK	CPE20500
0000181	34FF	51	EXHR	LINK,LINK	CPE20510
00001A1	94FF	52	EXBR	LINK,LINK	CPE20520
00001C1	980F	53	WHR	STATUS,LINK	CPE20530
00001E1	DE00 8091 =0000B3I	54	OC	STATUS,NORM	CPE20540
0000221	4300 FFE6 =00UUUUCI	55	WAIT	B WRITE2	PUT DISPLAY IN NORMAL MODE DISPLAY COUNT UNTIL CLOCK INTERRUPTS CPE20550

0000261	D080 808E =0000B8I	57	CALLUCM	STM R8,RSAVE	SAVE CURRENT USER'S REGISTERS CPE20570
0000281	C8A0 3000	58	LHI	R10,X'3UUU'	SET DISABLE INT PSW REGISTER CPE20580
00002E1	958A	59	EPSR	R8,R10	DISABLE INTERRUPTS AT PROCESSOR CPE20590
0000301	C8A0 0054I	60	LHI	R10,LFCINT	GET ADDRESS OF LFC INTRPT HANDLER CPE20600
0000341	4UA0 U1AA	61	STH	R10,X'D0'+X'DA'	STORE IT IN INTRPT SERVICE POINT CPE20610
		62	*****	*****	NOTE DA=2*6D HEX'6D' IS THE PREFERRED CPE20620
		63	*****	*****	ADDRESS OF THE LINE FREQUENCY CLOCK CPE20630
0000381	C8A0 0070I	64	LHI	R10+PICINT	GET ADDRESS OF THE PIC INTRPT HANDLR CPE20640
00003C1	4UA0 U1A8	65	STH	R10,X'D0'+X'D8'	STORE IT IN THE INTRPT SERVICE POINT CPE20650
		66	*****	*****	NOTE D8=2*6C HEX'6C' IS THE PREFERRED CPE20660
		67	*****	*****	ADDRESS OF THE PRECISION CLOCK CPE20670
0000401	C8A0 7000	68	LHI	R10,X'7UUU'	SET INTRPT PSW IN REGISTER CPE20680
0000441	958A	69	EPSR	R8,R10	ENABLE INTERRUPTS AT PROCESSOR CPE20690
0000461	48B0 8062 =0000UACI	70	LFCST1	LH NEXTDEV,LFC	GET LFC ADDRESS CPE20700
00004A1	DEB0 8060 =0000AEI	71	OC	NEXTDEV,LFCSTCMD	START LFC CPE20710
00004E1	U1B0 8066 =0000B8I	72	LM	R8,RSAVE	RESET REGISTERS CPE20720
0000521	03UF	73	BR	LINK	RETURN TO CALLING PROGRAM & WAIT FOR CPE20730
		74	*****	*****	INTERRUPT CPE20740

0000 0054I	76	LFCINT	EQU *	LFCINTERRUPT HANDLER CPE20760
0000541	48B0 8052 =0000AAI	77	LH	NEXTDEV,PIC CPE20770
0000581	DE20 8053 =0000UAFI	78	OC	INTUEV,DISARM CPE20780
00005C1	D8B0 8054 =0000B4I	79	PICST1	WH NEXTDEV,INTRVL CPE20790
0000601	DEB0 804C =0000B0I	80	OC	NEXTDEV,DISARMST CPE20800
0000641	DEB0 8049 =0000B1I	81	OC	NEXTDEV,ENABLE CPE20810
0000681	90B0	82	SSR	NEXTDEV,STATUS CPE20820
00006A1	2087	83	BTCS	8,PICST1 CPE20830
00006C1	2691	84	AIS	R9,1 CPE20840
00006E1	1800	85	LPSWR	R0 AND RETURN CPE20850

0000 0070I	87	PICINT	EQU *	PIC INTERRUPT HANDLER CPE20870
0000701	48B0 8038 =0000UACI	88	LH	NEXTDEV,LFC CPE20880
000074I	D820 803E =0000B6I	89	PICSTOP	WH INTUEV,ZERO CPE20890
000078I	DE20 8034 =0000B0I	90	OC	INTUEV,DISARMST CPE20900
00007C1	90D0	91	SSR	INTDEV,STATUS CPE20910
00007E1	2085	92	BTBS	8,PICSTOP CPE20920
0000801	DEB0 802A =0000AEI	93	LFCST2	OC NEXTDEV,LFCSTCMD CPE20930
0000841	2691	94	AIS	R9,1 CPE20940
0000861	1800	95	LPSWR	R0 AND RETURN CPE20950

## UNIVERSAL CLOCK MODULE 16 BIT INTERRUPT PROGRAM EXAMPLE PAGE 3 10:47:03 09/28/78

0098K	902D	99	SSR	INTUEV,STATUS	DID THE PIC STOP?	CPE00990	
009AK	2085	100	BTBS	8,PICSTOP	NO, GO BACK AND STOP IT	CPEV1000	
009CK	DEB0	00D0K	101	LFCST2	OC NEXIDEV,LFCSTCMD	NOW START THE LFC	CPEV1010
00A0K	0100	00L0K	102	LM	R0,RSAVE	RESTORE USER'S REGISTERS	CPEU1020
00A4K	2691		103	AIS	R9,1	INCREMENT DISPLAY REGISIER	CPEU1030
00A6K	C200	007ER	104	LPSW	ULDPSWB	AND RETURN	CPEU1040


00AAK	0080	00DCK	106	KILLUCM	STM	R8,RSAVE	SAVE REGISTERS	CPEU1060
00AEK	4880	00CEK	107		LH	NEXTUEV,LFC	GET LFC ADDRESS	CPEU1070
00B2K	4820	0VCCK	108		LH	INTUEV,PIC	GET PIC ADDRESS	CPEU1080
00B6K	DEB0	0001R	109		OC	NEXTUEV,DISARM	STOP LFC & CLEAR INTERRUPTS	CPEU1090
00BAR	L820	00D8K	110	PICKILL	WH	INTUEV,ZERO	CLEAR PIC RESOLUTION COUNTER	CPEU1100
00ERK	DE20	00U2K	111		OC	INTUEV,DISARMST	STOP PIC & CLEAR INTERRUPTS	CPEU1110
00C2K	902D		112		SSR	INTUEV,STATUS	DID THE PIC STOP?	CPEU1120
00C4K	2085		113		BTBS	8,PICKILL	NO STOP THE PIC	CPEU1130
00C6K	D180	00DCK	114		LM	R8,RSAVE	RESTORE REGISTERS AND	CPEU1140
00CAR	U3UF		115		BR	LINK	RETURN TO CALLING PROGRAM	CPEU1150

117	*****	COMMANDS FOR THE PRECISION INTERVAL CLOCK	CPEU1170	
118	*****	AND THE LINE FREQUENCY CLOCK	CPEU1180	
00CCK	JU6C	119 PIC DC X'6C'	STANDARD PIC ADDRESS	CPEU1190
00CEK	UU6D	120 LFC DC X'60'	STANDARD LFC ADDRESS	CPEU1200
00D0R	4U	121 LFCSTCMU DB X'4U'	LFCSTART COMMAND ENABLES INTERRUPTS	CPEU1210
00D1K	C0	122 DISARM DB X'C0'	LFC DISARMS COMMAND CLEAR INTERRUPTS	CPEU1220
0002K	E0	123 DISARMST DB X'E0'	PIC DISARM AND START COMMAND	CPEU1230
00D3K	40	124 ENABLE DB X'4U'	PIC ENABLE INTERRUPTS COMMAND	CPEU1240
00D4R	40	125 INCRMT DB X'4U'	DISPLAY COMMAND - INCREMENTAL MODE	CPEU1250
00D5R	8U	126 NORM DB X'8U'	DISPLAY COMMAND - NORMAL MODE	CPEU1260
00D6R	1096	127 INTRVL DC X'1096'	150 MICROSECONDS @ 1 MS RESOLUTION	CPEU1270
00D8K	UUU0	128 ZERO DC X'0000'	ZEROES TO CLEAR RIC	CPEU1280
00DCK		129 ALIGN 4	ALIGN RSAVE AREA ON FULLWORD BOUNDARY	CPEU1290
00DCR		130 RSAVE DS 16*ADC	REGISTER SAVE AREA FOR 16 USER REGIST	CPEU1300
UUFCR		131 END		CPEU1310

UNIVERSAL CLOCK MODULE 32 BIT INTERRUPT PROGRAM EXAMPLE PAGE 4 10:48:05 09/28/78  
ASSEMBLED BY CAL U3-066R05-00 (32-BIT)

START OPTIONS: SCR+TA=32

NO CAL ERRORS  
NO CAL WARNINGS  
2 PASSES



Universal Clock Module 16-Bit and 32-Bit PIC Status Programming Example

## PRECISION CLOCK 16 AND 32 BIT STATUS PROGRAM EXAMPLE

PAGE 1 10:46:22 09/28/78

PROG= \*NONE\* ASSEMBLED BY CAL 03-066R05-U0 (32-BIT)

		1	CROSS	PICUU010	
		2	WIUTH 120	PICUU020	
		3	TARGT 16	PICUU030	
		4	PROG PRECISION CLOCK 16 AND 32 BIT STATUS PROGRAM EXAMPLE	PICUU040	
		5	*****	PICUU050	
		6	* THIS PROGRAM IS FOR THE PRECISION INTERVAL CLOCK. IT DOES NOT *	PICUU060	
		7	*USE INTERRUPTS. IT CAN BE RUN ON EITHER 16 BIT OR 32 BIT MACHINES.*	PICUU070	
		8	*IT IS CALLED AS A SUBROUTINE TO ACTIVATE THE PIC FOR A PROGRAM *	PICUU080	
		9	*CONTROLLED INTERVAL OF 500 MILLISECONDS @ 1MILLISECOND RESOLUTION.*	PICUU090	
		10	*THE PROGRAM STAYS IN THIS ROUTINE BY CONTINUOUSLY INTERROGATING *	PICUU100	
		11	*THE CURRENT INTERVAL COUNTER. AS SOON AS THE COUNTER RESETS TO THE*	PICUU110	
		12	*INITIAL INTERVAL VALUE THE PROGRAM RETURNS TO THE CALLING PROGRAM *	PICUU120	
		13	*ON THE REGISTER NAMED "LINK". *	PICUU130	
		14	*****	PICUU140	
	0000 0000	15	R0 EQU 0	PICUU150	
	0000 0001	16	R1 EQU 1	PICUU160	
	0000 0009	17	R9 EQU 9	PICUU170	
	0000 000A	18	R10 EQU 10	PICUU180	
	0000 000B	19	PIC EQU 11	PICUU190	
	0000 000C	20	OLD EQU 12	PICUU200	
	0000 000D	21	NEW EQU 13	PICUU210	
	0000 000E	22	STATUS EQU 14	PICUU220	
	0000 000F	23	LINK EQU 15	PICUU230	
0000K	C810 030F	25	DISABLE LHI R1,X'030F'	GET DISABLE PSW MASK	PICUU250
0004K	9114	26	SLHLS R1,4	SHIFT MASK	PICUU260
0006K	9501	27	EPSK R0,R1	NOW DISABLE INTERRUPTS	PICUU270
0008K	2490	28	LIS R9,0	CLEAR R9(THE DISPLAYED COUNT REGISTR)	PICUU280
000AK	24E1	29	WRITE2 LIS STATUS,1	LOAD STATUS WITH DISPLAY ADDRESS	PICUU290
000CK	DEE0 0065R	30	OC STATUS,INCRMT	PUT DISPLAY IN INCREMENTAL MODE	PICUU300
0010K	08F9	31	LHK LINK,R9	LOAD CONTENTS OF R9 INTO LINK AND	PICUU310
0012K	94FF	32	EXBR LINK,LINK	WRITE VALUE ON DISPLAY PANEL	PICUU320
0014K	98EF	33	WHR STATUS,LINK		PICUU330
0016K	DEE0 0066R	34	OC STATUS,NORM	PUT DISPLAY IN NORMAL MODE	PICUU340
001AK	44F0 0024K	35	DOCOUNT BAL LINK,CALLPIC	START CLOCK SEQUENCE	PICUU350
001EK	2691	36	AIS R9,1	INCREMENT DISPLAY COUNT REGISTER	PICUU360
0020K	4300 000AR	37	B WRITE2	GOTO DISPLAY THE COUNT REGISTER	PICUU370
0024K	DUA0 0068K	39	CALLPIC STM R10+RSAVE	SAVE REGISTERS	PICUU390
0028K	4880 005ER	40	LH PIC+PICADR	GET PIC ADDRESS	PICUU400
002CK	48C0 0060R	41	LH OLD+INTRVL	GET RESOLUTION AND INTERVAL COUNT	PICUU410
0030K	C4C0 0FFF	42	NHI OLD,X'0FFF'	MASK OFF RESOLUTION	PICUU420
0034K	0880 006UR	43	PICSTART WH PIC,INTRVL	SET PIC INTERVAL	PICUU430
0038K	DEB0 0064K	44	OC PIC+DISARMST	DISARM PIC & START IT	PICUU440
003CK	9UBE	45	SSR PIC+STATUS	DID IT START ON TIME?	PICUU450
003EK	4260 0034R	46	BTC 8,PICSTART	NO,START IT AGAIN	PICUU460
0042K	9980	47	TIMEOUT RHK PIC,NEW	YES,NOW START MONITORING PIC COUNTER	PICUU470
0044K	05CD	48	CLAR OLD,NEW	IS IT FINISHED?	PICUU480
0046K	21B3	49	BLS DONE	YES,BECAUSE CIC = INTERVALU0500	PICUU490

## PRECISION CLOCK 16 AND 32 BIT STATUS PROGRAM EXAMPLE

PAGE

2 10:46:22 09/28/78

0048K	U8LD	50	LDAR	OLD+NEW	NO,SO OLD CIC=MOST RECENT CIC	PICUU0500
004AK	22U4	51	BS	TIMEOUT	NOW RETURN AND CHECK THE CIC	PICUU0510
004CR	U680 0062R	52	DONE	WH PIC+ZERO	WRITE ZEROES TO CLEAR RIC	PICUU0520
0050K	U680 0064R	53		OC PIC+DISARMST	STOP PIC	PICUU0530
0054K	9U8E	54		SSR PIC+STATUS	DID IT STOP?	PICUU0540
0056K	2085	55		BTBS 8,DONE	NO STOP IT	PICUU0550
0058K	U1A0 0068K	56		LM R10+RSAVE	YES FINISHED, RESTORE AND RETURN	PICUU0560
005CR	U3UF	57		BR LINK	RETURN	PICUU0570

005ER	U06C	59	*****COMMAND & STORAGE AREA			PICUU0590
006UR	81F4	60	PICADR	DC	X'6C'	PICUU600
0062R	UUU0	61	INTRVL	DC	X'81F4'	PICUU610
0064R	EU	62	ZERO	DC	X'0U00'	PICUU620
0065R	4U	63	DISARMST	DB	X'E0'	PICUU630
0066R	6U	64	INCRMT	DB	X'4U'	PICUU640
0068R		65	NORM	DB	X'80'	PICUU650
0068R		66		ALIGN	4	PICUU660
0074R		67	RSAVE	DS	ADC*6	PICUU670
		68		END		PICUU680
					PREFERRED PIC ADDRESS	
					500 MILLISECONDS @ 1 MSEC RESOLUTION	
					ZEROES TO CLEAR RIC	
					DISABLE INTRPTS & START COMMAND	
					DISPLAY COMMAND - INCREMENTAL MODE	
					DISPLAY COMMAND - NORMAL MODE	
					ALIGN RSAVE AREA ON FULLWORD BOUNDARY	

## PRECISION CLOCK 16 AND 32 BIT STATUS PROGRAM EXAMPLE

PAGE 3 10:46:22 09/28/78

ASSEMBLED BY CAL U3-066R05-00 (32-BIT)

START OPTIONS: SCR+TA=16

NO CAL ERRORS  
 NO CAL WARNINGS  
 2 PASSES

ABSTOP	0000 0000								
ADC	0000 0002	67							
CALLPIC	0000 0024R	35	39*						
DISABLE	0000 0000R	25*							
DISARMST	0000 0064R	44	53	63*					
DUCOUNT	0000 001AR	35*							
DONE	0000 004CR	49	52*	55					
IMPTUP	0000 0074R								
INCRMT	0000 0065R	50	64*						
INTRVL	0000 0060R	41	43	61*					
LAOC	0000 0001								
LINK	0000 000F	25*	31	32	32	33	35	57	
NEW	0000 000D	21*	47	48	50				
NORM	0000 0066R	54	65*						
OLD	0000 000C	20*	41	42	48	50			
PIC	0000 000B	19*	40	43	44	45	47	52	53
PICAUR	0000 005ER	40	60*						
PICSTART	0000 0034R	45*	46						
PURETUP	0000 0000R								
R0	0000 0000	15*	27						
R1	0000 0001	16*	25	26	27				
R10	0000 000A	18*	39	56					
R9	0000 0009	17*	28	31	36				
RSAVE	0000 0068R	39	56	67*					
STATUS	0000 000E	22*	29	30	33	34	45	54	
TIMEOUT	0000 0042R	47*	51						
WRITE2	0000 000AR	29*	37						
ZERO	0000 0062R	52	62*						

## PUBLICATION COMMENT FORM

Please use this postage-paid form to make any comments, suggestions, criticisms, etc. concerning this publication.

From \_\_\_\_\_ Date \_\_\_\_\_

Title \_\_\_\_\_ Publication Title \_\_\_\_\_

Company \_\_\_\_\_ Publication Number \_\_\_\_\_

Address \_\_\_\_\_  
\_\_\_\_\_  
\_\_\_\_\_

FOLD

FOLD

Check the appropriate item.

- Error      Page No. \_\_\_\_\_ Drawing No. \_\_\_\_\_  
 Addition      Page No. \_\_\_\_\_ Drawing No. \_\_\_\_\_  
 Other      Page No. \_\_\_\_\_ Drawing No. \_\_\_\_\_

Explanation:

CUT ALONG LINE

FOLD

FOLD

Fold and Staple  
No postage necessary if mailed in U.S.A.

STAPLE

STAPLE

FOLD

FOLD



NO POSTAGE  
NECESSARY  
IF MAILED  
IN THE  
UNITED STATES

A vertical stack of ten thick horizontal black bars, likely a postal indicia or a placeholder for postage.

**BUSINESS REPLY MAIL**

FIRST CLASS

PERMIT NO. 22

OCEANPORT, N.J.

POSTAGE WILL BE PAID BY ADDRESSEE

**PERKIN-ELMER**

Computer Systems Division

2 Crescent Place  
Oceanport, NJ 07757

**TECH PUBLICATIONS DEPT. MS 322A**

FOLD

FOLD

STAPLE

STAPLE