

UNIVERSAL CLOCK MODULE

PROGRAMMING MANUAL

PERKIN-ELMER

Computer Systems Division
2 Crescent Place
Oceanport, N.J. 07757

PAGE REVISION STATUS SHEET

PUBLICATION NUMBER 29-531

TITLE Universal Clock Module Programming Manual

REVISION R02

DATE November 1979

PAGE	REV.	DATE	PAGE	REV.	DATE	PAGE	REV.	DATE
i/ii	R01	9/78						
iii	R01	9/78						
iv	R00	2/78						
1-1/ 1-2	R01	9/78						
2-1	R00	2/78						
2-2	R02	11/79						
2-3	R01	9/78						
2-4	R02	11/79						
2-5	R00	2/78						
2-6	R02	11/79						
2-7/ 2-8	R01	9/78						
3-1	R00	2/78						
3-2	R01	9/78						
3-3/ 3-4	R00	2/78						
A-1	R00	2/78						
A-2	R01	9/78						
A-3								
thru								
A-6	R00	2/78						
A-7	R01	9/78						
A-8								
thru								
A-15	R00	2/78						

PREFACE

This manual provides the systems programmer or operator with a description of the Universal Clock Module and its operation. The user should be familiar with the 16-bit and 32-bit processors. Chapter 1 is a general introduction. Chapter 2 describes in detail the principles and operation of the precision interval clock (PIC). Chapter 3 also contains a detailed description of the principles and operation of the line frequency clock (LFC).

TABLE OF CONTENTS

PREFACE	i/ii
CHAPTER 1 INTRODUCTION	1-1/1-2
1.1 GENERAL OVERVIEW OF THE UNIVERSAL CLOCK MODULE	1-1/1-2
1.1.1 Device Addresses	1-1/1-2
CHAPTER 2 OPERATION OF THE PRECISION INTERVAL CLOCK (PIC) . .	2-1
2.1 GENERAL PRINCIPLES	2-1
2.1.1 Resolution Rate and Initial Interval Count	2-1
2.1.2 Current Interval Counter	2-4
2.1.3 Command Byte	2-4
2.1.4 Status Byte	2-5
2.2 BASIC PIC OPERATION	2-6
2.3 INITIALIZATION	2-7/2-8 ■
CHAPTER 3 OPERATION OF THE LINE FREQUENCY CLOCK (LFC)	3-1
3.1 GENERAL PRINCIPLES	3-1
3.1.1 Command Byte	3-2
3.2 BASIC LFC OPERATION	3-3
3.3 INITIALIZATION	3-3/3-4 ■
APPENDICES	
APPENDIX A PROGRAMMING EXAMPLES FOR 16-BIT and 32-BIT PROCESSORS	A-1
FIGURES	
Figure 2-1 Precision Interval Clock (PIC)	2-2
Figure 2-2 Flow of Data to PIC	2-7/2-8 ■
Figure 3-1 Flow of Data to LFC	3-1

TABLE OF CONTENTS (Continued)

TABLES

TABLE 2-1 POSSIBLE INTERVAL PERIODS	2-3
TABLE 3-1 DURATION OF INTERVAL IN RELATION TO LINE FREQUENCY	3-1

CHAPTER 1 INTRODUCTION

1.1 GENERAL OVERVIEW OF THE UNIVERSAL CLOCK MODULE

The universal clock module is a versatile timer consisting of two independent clock devices:

- line frequency clock (LFC)
- precision interval clock (PIC)

Both clocks provide timer controlled processor interrupts, but have different timing mechanisms. The LFC is derived directly from the AC power line and has a fixed clock rate equal to twice the line frequency. The user has no control over the LFC other than to disable, enable, or disarm interrupts. The PIC, although derived from an 8-megahertz crystal oscillator, is dynamically variable through program control. The user can select an increment of time (resolution rate) and a count (interval count) where:

$$\text{resolution rate} \times \text{interval count} = \text{interval}$$

1.1.1 Device Addresses

Both the PIC and LFC have a specified 10-bit device address. The preferred address for the PIC is a 6C (hexadecimal) and for the LFC is 6D (hexadecimal). However, if another address is assigned, it must be an even numbered address for the PIC and an odd numbered address for the LFC. The address for the LFC is always the address of the PIC plus one. The first two most-significant bits of both 10-bit addresses are always set to zero. The possible device addresses are in the range of 1 to 127 ($2^8 - 1$).

PIC's ADDRESS	00	0110	1100	BINARY
	0	6	C	HEX
LFC's ADDRESS	00	0110	1101	BINARY
	0	6	D	HEX

CHAPTER 2 OPERATION OF THE PRECISION INTERVAL CLOCK (PIC)

2.1 GENERAL PRINCIPLES

The precision interval clock (PIC) produces or queues a processor interrupt. A specified time interval determines the point at which the interrupt occurs. An interval is defined as the time between events or states. An interval starts when the previous interval expires and ends when its allotted time period expires. The duration of the interval is measured in increments of time as selected by the user. These increments of time are the resolution rates. Four resolution rates are derived from a master time base. The master time base is supplied by an 8-megahertz internal crystal oscillator that produces a 1-megahertz signal. This oscillator, however, can be disabled to allow the user to substitute his own external master time base oscillator. In addition, the number of times a specified resolution rate is to occur in an interval is called the interval count and is also specified by the user.

A basic structure of the PIC as shown in Figure 2-1 is explained in the following paragraphs.

2.1.1 Resolution Rate and Initial Interval Count

The four resolution rates derived from the crystal oscillator are:

1 microsecond	(1 us)
10 microseconds	(10 us)
100 microseconds	(100 us)
1 millisecond	(1 ms)

RESOLUTION RATES

1 ms	100 us	10 us	1 us		
0	1	2	3	4	




Figure 2-1 Precision Interval Clock (PIC)

If the bit that represents the desired resolution rate is set, the appropriate resolution rate is produced. If more than one bit is specified, the shortest resolution rate is used. If no bits are specified, the interval does not take place.

Once the resolution rate is selected, the desired number of times that resolution is to occur must also be specified through the interval counter. The value in the interval counter, the initial interval count, determines how many times the selected resolution rate occurs in an interval. This count must be a hexadecimal number with a decimal value in the range of 0 to 4,095 (2^{12}). The initial interval count should be specified as the desired number. If zero is specified as the count, it is ignored and a value of one is assumed. If no value is specified as the count, the initial interval count specified in the previous interval is used. Each time a cycle occurs, the value in the interval counter is decremented by one until a value of zero is reached. A value of zero generates or queues an interrupt.

The resolution rate and the initial interval count (RIC) determine the allotted time period for an interval. The resolution rate and the initial interval count form a halfword that initializes or changes the resolution select register and interval counter in the PIC. During an interval, the initial interval count in the PIC remains unchanged.

RESOLUTION RATE AND INITIAL INTERVAL COUNTER (RIC)

1 ms	100 us	10 us	1 us		INITIAL INTERVAL COUNT	
0	1	2	3	4		15

Associated with each resolution rate is a range of interval periods that particular resolution is able to produce. These intervals are listed in Table 2-1.

NOTE

The minimum interval, with a resolution of 1 us, is dependent on the model processor being used.


TABLE 2-1 POSSIBLE INTERVAL PERIODS

RESOLUTION RATE	INTERVAL COUNT (DECIMAL)	INTERVALS PRODUCED
1 MICROSECOND (1 us)	1 2 3 . . . 4,096	1 us 2 us 3 us . . . 4,096 us
10 MICROSECONDS (10 us)	1 2 3 . . . 4,096	10 us 20 us 30 us . . . 40,960 us
100 MICROSECONDS (100 us)	1 2 3 . . . 4,096	100 us 200 us 300 us . . . 409,600 us
1 MILILLISECOND (1 ms)	1 2 3 . . . 4,096	1 ms 2 ms 3 ms . . . 4,096 ms

2.1.2 Current Interval Counter

The result of the initial interval count being decremented is called the current interval count (CIC) and is stored in a separate halfword in the PIC. Each time the initial interval count is decremented, the current interval count is replaced with a value that is one less than its previous value. Effectively, the current interval count always contains the current number of cycles remaining to be executed in an interval. The value in the CIC can be in the range of 4,095 to zero. Any time during the interval, the processor can interrogate the CIC without affecting the decrementing of the clock by issuing a read instruction (RD,RDR,RH,RHR).

CURRENT INTERVAL COUNTER



where:

Bits 0-3 Bits 0 through 3 are unused and always set to zero.

Bits 4-15 Bits 4 through 15 contain the decrementing interval count.

2.1.3 Command Byte

Since the PIC produces interrupts at the conclusion of each interval, three options are available to the user to determine whether or not an interrupt is to occur at the conclusion of the interval or not at all. A fourth option allows the user to stop the clock at any point, establish a new interval, and restart the clock. These options are:

- disable interrupts
- enable interrupts
- disarm interrupts
- start clock

All four options are derived from the three most-significant bits in a byte which is called the command byte. If the bit that represents the desired interrupt mode is set, the appropriate action takes place at the conclusion of the interval. If no bits are set, the disarm mode is the default.

COMMAND BYTE

DISARM				0	0	0	0	0
DISABLE	ENABLE	START		0	4	5	6	7
0	1	2	3					

where:

- DISABLE If bit 0 is set and the end of the interval occurs, the PIC is unable to interrupt the processor but allows the interrupts to be queued.
- ENABLE If bit 1 is set and the end of the interval occurs, the PIC immediately interrupts the processor.
- DISARM If both bits 0 and 1 are set and the end of the interval occurs, the PIC is unable to interrupt the processor and does not allow interrupts to be queued. In effect, all interrupts are ignored.
- START If bit 2 is set at the beginning, during, or end of an interval, the clock immediately stops. The resolution select register and interval counter are loaded with new data from the input buffers and the clock restarts.
- BITS 3-7 Bits 3 through 7 are unused and are always set to zero.

2.1.4 Status Byte

The status byte indicates whether or not the resolution rate and initial interval count from the input buffers have been successfully loaded into the resolution select register and interval counter. The RIC is loaded a byte at a time when a write half-word (WH,WHR) instruction is executed. If a processor interrupt occurs in the system before the second byte is loaded, the overflow bit is set. At this point, the PIC contains the four resolution bits and the four most-significant bits (bits 4-7 of byte 1) of the initial interval count. When the overflow bit is set, it should be reset by one of the following before the next interval takes place:

- execution of a sense status (SS,SSR) instruction (32-bit)
- execution of an acknowledge interrupt (AI,AIR) instruction (16-bit)
- initialization (32- and 16-bit)

Then execution of an output command (OC,OCR) sends the command byte to the PIC with the start bit set. This transfer causes the remaining value in the RIC (bits 8-15) to be loaded into the least-significant byte of the interval counter. When the second byte is loaded, the PIC starts decrementing the value currently in the interval counter.

If the overflow bit is not reset, the status byte will not be accurate for the next interval; and as a result, does not indicate whether or not the resolution select register and interval counter were successfully loaded.

2.2 BASIC PIC OPERATION

The command byte and the RIC should be defined before a write instruction is issued. First, the interrupt bit in the command byte should be set and sent to the PIC by execution of an output command. The desired interval count and one of the resolution rate bits in the RIC should then be set. A write data (WD) or write halfword (WH) instruction is then executed to load the resolution rate and initial interval count, a byte at a time, into their input buffers. They remain in the input buffers until either new data is loaded or an output command (OC,OCR) is executed. The input buffers can be loaded with new data anytime during an interval. The start bit in the command byte should then be set and sent to the PIC by execution of another output command. This process causes the clock to start decrementing. If no interrupt bits are set in the command byte, the clock starts and the interval counter begins decrementing at the selected resolution rate. Then, either bit 0 or 1 in the command byte should be set to acknowledge interrupts. Anytime during this interval, the processor can monitor the decrementing interval count by issuing a read instruction. However, the contents of the current interval counter does not change during the reading process. Also, anytime during this interval, new data can be sent to the input buffers either to immediately change the resolution rate and interval count or to wait until the current interval count terminates to start a new interval. When the current interval counter finally has a value of zero, the resolution select register and interval counter are loaded with data from the input buffers and another interval takes place. Figure 2-2 shows the flow of data at the beginning of the interval from the RIC to the CIC at the end of the interval. If it is necessary to stop the PIC during an interval, set the RIC to all zeros and issue a start command.




Figure 2-2 Flow of Data to PIC

2.3 INITIALIZATION

Initialization occurs when the machine is powered up or when the initialize button is pressed. It affects the PIC by setting the following locations to zeros:

- resolution select register
- initial interval counter
- resolution rate and initial interval count (RIC)
- current interval counter (CIC)
- status byte

Initialization can also occur when bits 0 and 1 are set in the command byte and an output command is issued which puts the PIC in the disarm mode.

CHAPTER 3
OPERATION OF THE LINE FREQUENCY CLOCK (LFC)

3.1 GENERAL PRINCIPLES

The line frequency clock (LFC) generates or queues a processor interrupt. The point at which the interrupt occurs is determined by a fixed clock rate that is derived from the frequency of the AC power line. The power line frequency is either 60 or 50 hertz and the clock rate is always twice the line frequency. The duration of the interval for each power line frequency is shown in Table 3-1.

TABLE 3-1 DURATION OF INTERVAL IN RELATION TO LINE FREQUENCY

POWER LINE FREQUENCY	DURATION OF INTERVAL
60 Hz	8.33 ms
50 Hz	10.00 ms

An example of the structure of the LFC is shown in Figure 3-1.




Figure 3-1 Flow of Data to LFC

3.1.1 Command Byte

Since the LFC produces interrupts at twice the line frequency, three options are available to the user to determine whether or not that interrupt is to occur at the conclusion of the interval or not at all. These options are:

- disable interrupts
- enable interrupts
- disarm interrupts

All three options are derived from the first two most-significant bits in a byte called the command byte. If the bit that represents the desired interrupt mode is set, the appropriate action takes place at the end of one half the period of the line frequency.

COMMAND BYTE							
DISARM							
DISABLE	ENABLE	0	0	0	0	0	0
0	1	2	3	4	5	6	7

where:

- DISABLE If bit 0 is set and twice the line frequency occurs, the LFC is unable to interrupt the processor but allows the interrupts to be queued.
- ENABLE If bit 1 is set and twice the line frequency occurs, the LFC immediately interrupts the processor.
- DISARM If both bits 0 and 1 are set and twice the line frequency occurs, the LFC is unable to interrupt the processor and does not allow interrupts to be queued. In effect, all interrupts are ignored.
- BITS 2-7 Are unused and always set to zero.

When the LFC generates an interrupt, it should be serviced with one of the following:

- acknowledge interrupt instruction (16-bit)
- immediate interrupt, auto driver channel (32-bit)
- an appropriate channel command block (16- and 32-bit)

If the sense status or acknowledge interrupt instruction is executed, a status of all zeros is returned.

3.2 BASIC LFC OPERATION

The command byte should be defined to indicate the desired interrupt mode. Then, an output command (OC,OCR) is issued. Execution of an output command transfers the command byte to the clock. If interrupts are enabled, the next possible interrupt and all following interrupts are generated. If interrupts are disabled, the next possible interrupt and all following interrupts are queued. If interrupts are disarmed, all interrupts are ignored.


3.3 INITIALIZATION

Initialization occurs when the machine is powered up or when the initialize button is pressed. After initialization, the LFC is left in disarm mode.

Initialization can also occur when bits 0 and 1 are set in the command byte and an output command is issued which puts the LFC in disarm mode.

APPENDIX A
PROGRAMMING EXAMPLES FOR
16-BIT AND 32-BIT PROCESSORS

The following flowcharts and printouts are programming examples for the LFC and the PIC.



Universal Clock Module 16-Bit Interrupt Programming Example

PROG= *NONE* ASSEMBLED BY CAL 03-066RUS-40 (32-BIT)

```

CROSS          CPE20010
WIDTH 120     CPE20020
TARGET 32      CPE20030
PROG UNIVERSAL CLOCK MODULE 32 BIT INTERRUPT PROGRAM EXAMPLE
NORX3          CPE20040
***** THIS IS A 32-BIT PROGRAMMING EXAMPLE FOR THE LINE FREQUENCY ****
***** CLOCK AND THE PRECISION INTERVAL CLOCK. THE EXAMPLE USES INTER- ****
***** RUP IS TO RECOGNIZE THE END OF THE INTERVALS. ****
***** THERE ARE FOUR MODULES: ****
1) "CALLUCM" THIS MODULE INITIALIZES THE INTERRUPT ****
2) "LFCINT" THIS MODULE SERVICES THE INTERRUPT THAT ****
   OCCURS AFTER THE LINE FREQUENCY CLOCK HAS WAITED ****
   ONE-HALF CYCLE OF THE AC LINE FREQUENCY ****
15 *   -8.33 MILLISECONDS @ 60 HZ OR 10 MILLISECOND @50HZ *
16 *   THEN IT STARTS THE PRECISION INTERVAL CLOCK. ****
17 *   3) "PICINT" THIS MODULE SERVICES THE PRECISION INT- ****
18 *   ERVAL CLOCK INTERRUPT THAT OCCURS AFTER A PROGRAM ****
19 *   CONTROLLED INTERVAL OF 150 MICROSECONDS. IT THEN ****
20 *   RESTARTS THE LINE FREQUENCY CLOCK. THIS MEANS THAT ****
21 *   THE PROGRAM WILL CONTINUE TO SERVICE "LFCINT" AND ****
22 *   "PICINT" UNTIL THE FOURTH MODULE IS CALLED. ****
23 *   4) "KILLUCM" THIS MODULE DISARMS LFC & PIC INTER- ****
24 *   RUPTS AND STOPS THE PIC. ****
25 *
26 *
27 ****

```

0000 J000	29 R0	EQU 0	CPE20290
0000 0001	30 R1	EQU 1	CPE20300
0000 0002	31 R2	EQU 2	CPE20310
0000 0002	32 INTDEV	EQU 2	CPE20320
0000 0003	33 **		CPE20330
0000 0008	34 R3	EQU 3	CPE20340
0000 0009	35 R8	EQU 6	CPE20350
0000 000A	36 R9	EQU 9	CPE20360
0000 000B	37 R10	EQU 10	CPE20370
0000 0000	38 NEXTDEV	EQU 11	CPE20380
0000 0000	39 STATUS	EQU 13	CPE20390
0000 000F	40 LINK	EQU 15	CPE20400


YYYYYY01 C8AU 3UUU	LHI	R10,X'3UUU'	GET DISABLE PSW MASK
000004 958A	EPSR	R8,R10	NOW USABLE INTERRUPTS
000006 2490	LIS	R9,0	CLEAR R9 (THE DISPLAYED COUNT REGISTR)
000008 41F0 801A =0000261	BAL	LINK,CALLUCM	CPE20440
00000C 24U1	LIS	STATUS,1	CPE20450
00000E DED0 80A0 =0000821	OC	STATUS,INCRMT	CPE20460
000012 08r9	LR	LINK,R9	CPE20470
000014 94FF	EXBR	LINK,LINK	CPE20480

UNIVERSAL CLOCK MODULE 16 BIT INTERRUPT PROGRAM EXAMPLE				PAGE	2	10:47:03	09/28/76
0016K	2BUF	UUUU	UUUCH	50	WHR	STATUS.LINK	CPEU0500
0018K	UEUO	UUDD5K		51	OC	STATUS.NORM	CPEU0510
0CICK	43U0	000CK		52	WAIT	WRITE2	CPEU0520
<pre> 0020K 0U80 0U80 0U80 0U24K C8AU 3UUU 0U28K 958A 0U2AK C8AO 0U4EK 0U2ER 4UA0 0IAA 0U32K C8AO 0U7EK 0U36K 4UA0 0IA8 0U3AK CBAU 4BUU 0U3EK 958A 0U40K 4B80 0UCEH 0U44K UEB0 0UDAK 0048K Ü180 0UDCK 0U4CK U3UF 0U4EK U04EK 0020K 0U80 0U80 0U80 0U24K C8AU 3UUU 0U28K 958A 0U2AK C8AO 0U4EK 0U2ER 4UA0 0IAA 0U32K C8AO 0U7EK 0U36K 4UA0 0IA8 0U3AK CBAU 4BUU 0U3EK 958A 0U40K 4B80 0UCEH 0U44K UEB0 0UDAK 0048K Ü180 0UDCK 0U4CK U3UF 0U4EK U04EK 0U50K UUUU 0U52K 3UUU 0054K DUU0 0UDCK 0U58K 4B820 0CEK 0U5CK 4B80 0OCCK 0U60K DE20 001K 0U64K UBB0 0JD6K 0U68K Üt80 0D2K 006CK Üt80 0U3K 0U70K 90BD 0072K 2U87 0U74K D1U0 0UDCK 0078K 2691 007AK C2U0 004EK 0020K 0U80 0U80 0U80 0U24K C8AU 3UUU 0U28K 958A 0U2AK C8AO 0U4EK 0U2ER 4UA0 0IAA 0U32K C8AO 0U7EK 0U36K 4UA0 0IA8 0U3AK CBAU 4BUU 0U3EK 958A 0U40K 4B80 0UCEH 0U44K UEB0 0UDAK 0048K Ü180 0UDCK 0U4CK U3UF 0U4EK U04EK 0U50K UUUU 0U52K 3UUU 0054K DUU0 0UDCK 0U58K 4B820 0CEK 0U5CK 4B80 0OCCK 0U60K DE20 001K 0U64K UBB0 0JD6K 0U68K Üt80 0D2K 006CK Üt80 0U3K 0U70K 90BD 0072K 2U87 0U74K D1U0 0UDCK 0078K 2691 007AK C2U0 004EK </pre>							
<pre> 54 CALLUCM STM K8.KSAVE 55 LHI R10,X*3000. 56 EPSR R8.K10 57 LHI R10.LFCINT 58 STH R10,X:D0.+X:DA* 59 ***** 60 ***** 61 LHI K10.PICINT 62 STH R10,X:D0.+X:D8* 63 ***** 64 ***** 65 LHI R10,X:48U0. 66 EPSR R8.K10 67 LFCST1 LH NEXTDEV.LFC 68 OC NEXTDEV.LFCSTCMD 69 LM K8.KSAVE 70 BR LINK 71 ***** </pre>							
<pre> SAVE CURRENT USER'S REGISTERS SET DISABLE INT PSW REGISTER DISABLE INTERRUPT AT PROCESSOR GET ADDRESS OF LFC INTRPT HANDLER STORE IT IN INTRPT SERVICE POINTER NOTE DA=2*6D HEX '6D' IS THE PREFERRED ADDRESS OF THE LINE FREQUENCY CLOCK GET ADDRESS OF THE PIC INTRPT HANDLR STORE IT IN THE INTRPT SERVICE POINT NOTE DB=2*6C HEX '6C' IS THE PREFERRED ADDRESS OF THE PRECISION CLOCK SET INTRPT PSW IN REGISER ENABLE INTERRUPT AT PRUCESSOR GET LFC ADDRESS STAR! LFC RESTORE REGISTERS RETURN TO CALLING PROGRAM & WAIT FOR INTRPT </pre>							
<pre> 73 LFCINT EQU * 74 OLDPSWA DC 0 75 OLDDLOCA DC 0 76 NEWPSWA DC X*3000. 77 STM R0.KSAVE 78 LH INTUEV.LFC 79 LM NEXTDEV.PIC 80 OC INTDEV.DISARM 81 PICST1 WH NEXTDEV.INTRVL 82 OC NEXTDEV.DISARMST 83 OC NEXTDEV.ENABLE 84 SSR NEXTDEV.STATUS 85 BTCS &.PICST1 86 LM R0.KSAVE 87 AIS K9.1 88 LPSW OLDPSWA </pre>							
<pre> LOCATION TO SAVE THE OLD PSW LOCATION TO SAVE THE OLD LOC NEW PSW FOR INTERRUPT HANDLER SAVE USER'S REGISTERS GET LFC ADDRESS GET PIC ADDRESS STOP & DISARM LFC SET RESOLUTION CLEAR PIC INTERRUPTS & START PIC ENABLE PIC INTERRUPTS DID THE PIC START ON TIME? NO, START IT AGAIN RESTORE USER'S REGISTERS INCREMENT COUNT REGISTER AND RETURN </pre>							
<pre> 90 PICINT EQU * 91 OLDPSWB DC 0 92 OLDDLOCB DC 0 93 NEWPSWB DC X*3000. 94 STM R0.KSAVE 95 LH INTUEV.PIC 96 LH NEXTDEV.LFC 97 WH INTDEV.ZERO 98 LPSW OLDPSWA </pre>							
<pre> PIC INTERRUPT HANDLER LOCATION TO SAVE THE OLD PSW LOCATION TO SAVE THE OLD LOC NEW PSW FOR INTERRUPT HANDLER SAVE USER'S REGISTERS GET PIC ADDRESS GET LFC ADDRESS YES, CLEAR RIC. AND STOP PIC </pre>							

UNIVERSAL CLOCK MODULE	32 BIT INTERRUPT PROGRAM EXAMPLE	PAGE	3 10:46:05 09/28/78
00000B81 D080 802C =0000B8B1	97 KILLUCM STM R8,RSAVE		SAVE REGISTERS
00000BC1 48B0 801C =0000AC1	98 LH NEXTDEV,LFC		GET LFC ADDRESS
0000091 4820 8016 =0000AA1	99 LH INTDEV,PIC		GET PIC ADDRESS
00000941 DEB0 8017 =0000AF1	100 OC NEXTDEV,DISARM		STOP LFC & CLEAR INTERRUPTS
00000981 D820 801A =0000B61	101 PICKILL WH INTUEV,ZERO		CLEAR PIC RESOLUTION COUNTER
000009C1 UE20 8010 =0000B01	102 OC INTDEV,DISARMST		STOP PIC & CLEAR INTERRUPTS
00000A01 3U2D 2085	103 SSR INTDEV,STATUS		DID THE PIC STOP?
00000A41 D180 8010 =0000B81	104 BTBS 8,PICKILL		NO GO STOP IT
00000AB1 03UF	105 LM R8,RSAVE		RESTORE REGISTERS AND
	106 BR LINK		RETURN TO CALLING PROGRAM

COMMANDS FOR THE PRECISION INTERVAL CLOCK AND THE LINE FREQUENCY CLOCK	STANDARD PIC ADDRESS	STANDARD LFC ADDRESS	CPE21080
108 *****	X'6C'	X'6C'	CPE21090
109 *****	DC	DC	CPE21100
110 PIC	X'60'	X'60'	CPE21110
0000AA1 006D	111 LFC	111 LFC	CPE21120
0000AE1 40	112 LFCSTCMU	DB X'40'	CPE21130
0000AF1 C0	113 DISARM	DB X'C0'	CPE21140
0000B01 E0	114 DISARMST	DB X'E0'	CPE21150
0000B1 40	115 ENABLE	DB X'4U'	CPE21160
0000B21 40	116 INCRMT	DB X'4U'	CPE21170
0000B31 80	117 NORM	DB X'80'	CPE21180
0000B41 1096	118 INTRVL	DC X'1096'	CPE21190
0000B61 0000	119 ZERO	DC X'0000'	CPE21200
	120 ALIGN 4		ALIGN RSAVE AREA ON FULLWORD BOUNDARY
	121 RSAVE DS 16*ADC		REGISTER SAVE AREA FOR 16 USER REGIST
	122 END		CPE21210
			CPE21220

"KILLUCM"



Universal Clock Module 32-Bit Interrupt Programming Example

PROG: *NONE* ASSEMBLED BY CAL 03-066RUS-U0 (32-BIT)

```

1      CROSS          CPEU0010
2      WIDTH 120      CPEU0020
3      TARGET 16       CPEU0030
4      PROG UNIVERSAL CPEU0040
5      NORX3          CPEU0050
6      **** THIS IS A 16-BIT PROGRAMMING EXAMPLE FOR THE LINE FREQUENCY *
7      * CLOCK AND THE PRECISION INTERVAL CLOCK. THE EXAMPLE USES INTER- *
8      * RUPIS TO RECOGNIZE THE END OF THE INTERVALS. *
9      *
10     * THERE ARE FOUR MODULES:
11     1)"CALLUCM" THIS MODULE INITIALIZES THE INTERRUPT *
12     HANDLER AND STARTS THE LINE FREQUENCY CLOCK. *
13     2)"LFCLINT" THIS MODULE SERVICES THE INTERRUPT THAT *
14     OCCURS AFTER THE LINE FREQUENCY CLOCK HAS WAITED *
15     ONE-HALF CYCLE OF THE AC LINE FREQUENCY. *
16     -8.53 MILLISECONDS & 60 HZ OR 10 MILLISECONDUS @50HZ*
17     THEN IT STARTS THE PRECISION INTERVAL CLOCK. *
18     3)"PILINT" THIS MODULE SERVICES THE PRECISION INT- *
19     ERVAL CLOCK INTERRUPT THAT OCCURS AFTER A PROGRAM *
20     CONTROLLED INTERVAL OF 150 MICROSECONDS. IT THEN *
21     RESTARTS THE LINE FREQUENCY CLOCK. THIS MEANS THAT *
22     THE PROGRAM WILL CONTINUE TO SERVICE "LFCLINT" AND #
23     "PILINT" UNTIL THE FOURTH MODULE IS CALLED. *
24     4)"KILLUCM" THIS MODULE DISARMS LFC & PIC INTER- *
25     RUPTS AND STOPS THE PIC. *
26     *
27     ****

```

MICROCODE PUTS INTERRUPTING ADDRESS
IN REGISTER 2 OF IN REGISTER SET 0

```

0000 0000 29 R0 EQU 0 CPEU0290
0000 0001 30 R1 EQU 1 CPEU0300
0000 0002 31 R2 EQU 2 CPEU0310
0000 0002 32 INTDEV EQU 2 CPEU0320
0000 0002 33 ** CPEU0330
0000 0003 34 R3 EQU 3 CPEU0340
0000 0008 35 R8 EQU 6 CPEU0350
0000 0069 36 R9 EQU 9 CPEU0360
0000 000A 37 R10 EQU 10 CPEU0370
0000 000B 38 NEXTDEV EQU 11 CPEU0380
0000 000C 39 STATUS EQU 13 CPEU0390
0000 000F 40 LINK EQU 15 CPEU0400

```

```

0000 0000 42 DISABLE LHI R10,X'3UUU' GET DISABLE PSW MASK
0004H CBAU 3UUU EPSR R8-R10 NOW DISABLE INTERRUPTS
0004H 958A LIS K9.0 CLEAR R9 THE DISPLAYED COUNT REGISTR
0006K 2490 BAL LINK•CALLUCM*
0008K 41F0 0020K 44 STATUS,1 LOAD STATUS WITH DISPLAY ADDRESS
000CK 24U1 OC STATUS,INCRMT PUT DISPLAY IN INCREMENTAL MODE
000EH DEU0 0004K 45 LMR LINK•R9 LOAD CONTENTS OF R9 INTO LINK AND
0012K 889 46 WRITE2 EXBR LINK•LINK WRITE VALUE ON DISPLAY PANEL
0014K 94FF

```

UNIVERSAL CLOCK MODULE 32 BIT INTERRUPT PROGRAM EXAMPLE

PAGE 2 10:46:05 09/28/78

```

        0000161 98UF      50      WHR    STATUS,LINK
        0000181 34FF      51      EXHR   LINK,LINK
        00001A1 94FF      52      EXBR   LINK,LINK
        00001C1 98UF      53      WHR    STATUS,LINK
        00001E1 DEU0 8091 =00000B31 54      OC     STATUS,NORM
        0000221 43U0 FFE6 =00000UC1 55      WAIT   WRITE2
                                                B

        0000261 DUB0 BUBE =00000B81 57      CALLUCM STM
        UUUU2A1 CBAU 3UUU      R8,RSAVE LHI   R10,X'3U00'
        00002E1 928A      58      EPSR   R8,R10
        0000301 CBAO 0U541 59      LHI    R10,LFCINT
        0000341 4UA0 U1AA 60      STH   R10,X'00+X:DA*
        0000381 CBAO 0U701 61      *****
        C00003C1 4UA0 U1A8 62      *****
        UUUU4U1 CBAU 7UUU      63      *****
        0000441 958A      64      LHI    R10,PICINT
        0000461 48B0 8U62 =0000UAC1 65      STH   R10,X'00+X:D8*
        00004A1 DEB0 8060 =0000UAE1 66      *****
        00004E1 U1B0 0066 =00000B81 67      *****
        0000521 U3UF      68      LHI    R10,X'7U00
        0000541 48B0 8052 =00000AA1 69      EPSR   R8,R10
        0000581 DE20 8053 =0000UAF1 70      LFCST1 LH
        00005C1 DBB0 8054 =00000B41 71      NEXTDEV,LFC
        0000601 DEB0 804C =00000B01 72      OC     NEXTDEV,LFCSTCMD
        0000641 DEB0 8049 =00000B11 73      LH     R8,RSAVE
        0000681 90BD 2087      BR     LINK
        00006C1 2691      74      *****
                                                *****

        0000 0U541      76      LFCINT EQU   *
        0000541 48B0 8052 =00000AA1 77      LH     NEXTDEV,PIC
        0000581 DE20 8053 =0000UAF1 78      OC     INTUEV,DISARM
        00005C1 DBB0 8054 =00000B41 79      PICST1 WH
        0000601 DEB0 804C =00000B01 80      NEXTDEV,INTRVL
        0000641 DEB0 8049 =00000B11 81      OC     NEXTDEV,DISARMST
        0000681 90BD 2087      82      SSR    NEXTDEV,ENABLE
        00006A1 2087      83      BTCS   8,PICST1
        00006C1 2691      84      AIS    R9,1
        00006E1 18U0      85      LPSWR R0

        0000 0U701      87      PICINT EQU   *
        0000701 48B0 803B =0000UAC1 88      LH     NEXTDEV,LFC
        0000741 DE20 803E =00000B61 89      PICSTOP WH
        0000781 DE20 8034 =00000B01 90      OC     INTUEV,ZERO
        00007C1 90D0 2085      91      SSK    INTDEV,DISARMST
        00007E1 2085      92      BTBS   INTDEV,STATUS
        0000801 DEB0 802A =00000AE1 93      LFCST2 &PICSTOP
        0000841 2691      94      AIS    BTBS
        0000861 18U0      95      LPSWR R0

        0000 0U701      96      *****
        0000701 48B0 803B =0000UAC1 97      *****
        0000741 DE20 803E =00000B61 98      *****
        0000781 DE20 8034 =00000B01 99      *****
        00007C1 90D0 2085      100     *****
        00007E1 2085      101     *****
        0000801 DEB0 802A =00000AE1 102     *****
        0000841 2691      103     *****
        0000861 18U0      104     *****

```

SAVE CURRENT USER'S REGISTERS
SET DISABLE INT PSW REGISTER
DISABLE INTERRUPTS AT PROCESSOR
GET ADDRESS OF LFC INTRPT HANDLER
STORE IT IN INTRPT SERVICE POINTER
NOTE DA=2*60 HEX'60' IS THE PREFERRED
ADDRESS OF THE LINE FREQUENCY CLOCK
GET ADDRESS OF THE PIC INTRPT HANDLR
STORE IT IN THE INTRPT SERVICE POINT
D8=2*6C HEX'6C' IS THE PREFERRED
ADDRESS OF THE PRECISION CLOCK
SET INTRPT PSW IN REGISTER
ENABLE INTERRUPTS AT PROCESSOR
GET LFC ADDRESS
START LFC
RESTORE REGISTERS
RETURN TO CALLING PROGRAM & WAIT FOR
INTERRUPT

LFCINTERRUPT HANDLER
GET PIC ADDRESS
STOP & DISARM LFC
SET RESOLUTION
CLEAR PIC INTERRUPTS & START PIC
ENABLE PIC INTERRUPTS
DID THE PIC START ON TIME?
NO, START IT AGAIN
AND RETURN

PIC INTERRUPT HANDLER
GET LFC ADDRESS
YES, CLEAR RIC.
AND STOP PIC
DID THE PIC STOP?
NO, GO BACK AND STOP IT
NOW START THE LFC
AND RETURN

UNIVERSAL CLOCK MODULE 16 BIT INTERRUPT PROGRAM EXAMPLE

```

0096K YU2D 99 SSR INTUEV,STATUS DID THE PIC STOP?
YU3AK 2UB5 100 BTBS 8.PICSTOP NO..GO BACK AND STOP IT
009CK DEB0 0UDOK 101 LFCST12 OC NEXIDEV,LFCSTCMD NOW START THE LFC
YU4OK U1V0 0ULCK 102 LM R0,RSAVE RESTORE USER'S REGISTERS
YU44K 2691 103 AL S R9,1 INCREMENT DISPLAY REGISTER
00A6K C2U0 007LK 104 LPSW OLDPWSWB AND RETURN
CPE0090
CPEU100
CPEU1010
CPEU1020
CPEU1030
CPE01040

0UA4K D080 0DCK 106 KILLUCH STM R8,RSAVE SAVE REGISTERS
0UAEK 4080 0OCEK 107 LH NEXTDEV,LFC GET LFC ADDRESS
0UB2K 40820 0UCCK 108 LH INTUEV,PIC GET PIC ADDRESS
0UB6K DEB0 0U1R 109 OC NEXTDEV,DISARM STOP LFC & CLEAR INTERRUPTS
0UBAK U820 0U7BK 110 PICKILL WH INTUEV,ZERO CLEAR PIC RESOLUTION COUNTER
0UHEK DE20 0U2K 111 OC INTUEV,DISARMST STOP PIC & CLEAR INTERRUPTS
0UC2K 902D 112 SSR INTDEV,STATUS DID THE PIC STOP?
0UC4K 2085 113 BTBS B.PICKILL NO STOP THE PIC
00C6K U1B0 0UDCK 114 LM R8,RSAVE RESTORE REGISTERS AND
0UCAK U3UF 115 BK LINK RETURN TO CALLING PROGRAM
CPEU1060
CPEU1070
CPEU1080
CPEU1090
CPEU1100
CPEU1110
CPEU1120
CPEU1130
CPEU1140
CPEU1150

117 *****
118 ***** COMMANDS FOR THE PRECISION INTERVAL CLOCK
119 PIC DC X'6C' ANU THE LINE FREQUENCY CLOCK
120 LFC DC X'60' STANDARD PIC ADDRESS
121 LFCSTCMU DB X'40' STANDARD LFC ADDRESS
122 DISARM DB X'CU' LFSTART COMMAND ENABLES INTERRUPTS
123 DISARMST DB X'E0' LFC DISARM AND CLEAR INTERRUPTS
124 ENABLE DB X'4C' PIC DISARM AND START COMMAND
125 INCRMT DB X'40' PIC ENABLE INTERRUPTS COMMAND
126 NONRI DB X'80' DISPLAY COMMAND = INCREMENTAL MODE
127 INTRVL DC X'109E' DISPLAY COMMAND = NORMAL MODE
128 ZERO DC X'0000' 150 MICROSECONDS @ 1 MS RESOLUTION
129 ALIGN 4 ALIGN 4 ZEROS TO CLEAR RIC
130 RSAVE DS 16*AOC ALIGN RSAVE AREA ON FULLWORD BOUNDARY
131 END REGISTER RSAVE AREA FOR 16 USER REGIST
CPEU1170
CPEU1180
CPEU1190
CPEU1200
CPEU1210
CPEU1220
CPEU1230
CPEU1240
CPEU1250
CPEU1260
CPEU1270
CPEU1280
CPEU1290
CPEU1300
CPEU1310

```


UNIVERSAL CLOCK MODULE 32 BIT INTERRUPT PROGRAM EXAMPLE PAGE 4 10:48:05 09/28/78

ASSEMBLED BY CAL U3-0666R05-00 (32-BIT)

START OPTIONS: SCR•TA=32

NO CAL TERRORS
NO CAL WARNINGS
NO BASSES

ABSTOP	0000	0000	0000	121
AUC	0000	0004	45	57*
CALLUCM	0000	00261	42*	
DISABLE	0000	00001	113*	
DISAKMST	0000	00001	102	114*
ENABLE	0000	00B11	81	115*
INCHPT	0000	00F81	47	116*
INCRMT	0000	00B21	52*	78
INTDEV	0000	0002	79	118*
INTRVL	0000	00B41	97*	
KILLUCM	0000	00881		
LADC	0000	0002		
LFC	0000	00AC1	70	88
LFCINT	0000	00541	60	76*
LFCST1	0000	00461	70*	
LFCST2	0000	00801	93*	
LFCSTCMU	0000	00AE1	71	93
LINK	0000	000EF	40*	45
NEXTDEV	0000	0008	58*	70
NORM	0000	00B31	54	117*
PIC	0000	00AA1	77	99
PICINT	0000	00701	64	87*
PICKILL	0000	00981	101*	104
PICST1	0000	005C1	79*	83
PICSTOP	0000	00741	89*	92
PURETOP	0000	0000P		
R0	0000	0000	29*	85
R1	0000	0001	30*	42
R10	0000	000A	37*	
R2	0000	0002	31*	
R3	0000	0003	34*	
R8	0000	0008	35*	
R9	0000	0009	36*	
RSAVE	0000	00B81	57	72
STATUS	0000	000D	39*	46
WAIT	0000	00221	55*	
WRITE2	0000	00OC1	46*	55
ZERO	0000	00B61	69	101
				119*
				103
				100
				73
				98
				53
				88
				82
				51
				61
				65
				69
				72
				97
				105
				94
				121*
				53
				54
				82
				91
				103
				100
				73
				98
				53
				88
				82
				51
				61
				65
				69
				72
				97
				105
				94
				121*
				53
				54
				82
				91
				103
				100
				73
				98
				53
				88
				82
				51
				61
				65
				69
				72
				97
				105
				94
				121*
				53
				54
				82
				91
				103
				100
				73
				98
				53
				88
				82
				51
				61
				65
				69
				72
				97
				105
				94
				121*
				53
				54
				82
				91
				103
				100
				73
				98
				53
				88
				82
				51
				61
				65
				69
				72
				97
				105
				94
				121*
				53
				54
				82
				91
				103
				100
				73
				98
				53
				88
				82
				51
				61
				65
				69
				72
				97
				105
				94
				121*
				53
				54
				82
				91
				103
				100
				73
				98
				53
				88
				82
				51
				61
				65
				69
				72
				97
				105
				94
				121*
				53
				54
				82
				91
				103
				100
				73
				98
				53
				88
				82
				51
				61
				65
				69
				72
				97
				105
				94
				121*
				53
				54
				82
				91
				103
				100
				73
				98
				53
				88
				82
				51
				61
				65
				69
				72
				97
				105
				94
				121*
				53
				54
				82
				91
				103
				100
				73
				98
				53
				88
				82
				51
				61
				65
				69
				72
				97
				105
				94
				121*
				53
				54
				82
				91
				103
				100
				73
				98
				53
				88
				82
				51
				61
				65
				69
				72
				97
				105
				94
				121*
				53
				54
				82
				91
				103
				100
				73
				98
				53
				88
				82
				51
				61
				65
				69
				72
				97
				105
				94
				121*
				53
				54
				82
				91
				103
				100
				73
				98
				53
				88
				82
				51
				61
				65
				69
				72
				97
				105
				94
				121*
				53
				54
				82
				91
				103
				100
				73
				98
				53
				88
				82
				51
				61
				65
				69
				72
				97
				105
				94
				121*
				53
				54
				82
				91
				103
				100
				73
				98
				53
				88
				82
				51
				61
				65
				69
				72
				97
				105
				94
				121*
				53
				54
				82
				91
				103
				100
				73
				98
				53
				88
				82
				51
				61
				65
				69
				72
				97
				105
				94
				121*
				53
				54
				82
				91
				103
				100
				73
				98
				53
				88
				82
				51
				61
				65
				69
				72
				97
				105
				94
				121*
				53
				54
				82
				91
				103
				100
				73
				98
				53
				88
				82
				51
				61
				65
				69
				72
				97
				105
				94
				121*
				53
				54
				82
				91
				103
				100
				73
				98
				53
				88
				82
				51
				61
				65
				69
				72
				97
				105
				94
				121*
				53
				54
				82
				91
				103
				100
				73
				98
				53
		</td		



Universal Clock Module 16-Bit and 32-Bit PIC Status
Programming Example

PROG= *NONE* ASSEMBLED BY CAL 03-066KU5-U0 (32-BIT)

```

1      CROSS
2      WIDTH 120
3      TAK6T 16
4      PROG  PRECISION CLOCK 16 AND 32 BIT STATUS PROGRAM EXAMPLE
5      **** THIS PROGRAM IS FOR THE PRECISION INTERVAL CLOCK. IT DOES NOT *
6      * USE INTERRUPTS. IT CAN BE RUN ON EITHER 16 BIT OR 32 BIT MACHINES. *
7      * IT IS CALLED AS A SUBROUTINE TO ACTIVATE THE PIC FOR A PROGRAM. *
8      * CONTROLLED INTERVAL OF 500 MILLISECONDS A 1MILLISECOND RESOLUTION. *
9      * THE PROGRAM STAYS IN THIS ROUTINE BY CONTINUOUSLY INTERROGATING *
10     * THE CURRENT INTERVAL COUNTER. AS SOON AS THE COUNTER RESES TO THE *
11     * INITIAL INTERVAL VALUE THE PROGRAM RETURNS TO THE CALLING PROGRAM *
12     *ON THE REGISTER NAMED "LINK".*
13
14 ****
0000 0000
0000 0001
0000 0009
0000 000A
0000 000B
0000 000C
0000 000D
0000 000E
0000 000F
15     R0 EQU 0
16     R1 EQU 1
17     R9 EQU 9
18     R10 EQU 10
19     PIC EQU 11
20     OLD EQU 12
21     NEW EQU 13
22     STATUS EQU 14
23     LINK EQU 15
25     DISABLE
26     SLHLS R1,4
27     EPBK K0,K1
28     LIS R9,0
29     WRITE2 LIS STATUS,1
30     OC STATUS,INCRMT
31     LHK LINK,R9
32     EXBR LINK,LINK
33     WHK STATUS,LINK
34     OC STATUS,NORM
35     DCOUNT BAL LINK,CALLPIC
36     AIS R9,1
37     B WRITE2

00000K C810 030F
0004K 9114
0006K 9501
0008K 2490
000AK 24t1
000CK DE0 0065R
0010K 08F9
0012K 94FF
0014K 98EF
0016K DE0 0066R
001AK 440 0024K
001EK 2691
0020K 4300 000AK
25     DISABLE
26     SLHLS R1,X'030F'.
27     EPBK K0,K1
28     LIS R9,0
29     WRITE2 LIS STATUS,1
30     OC STATUS,INCRMT
31     LHK LINK,R9
32     EXBR LINK,LINK
33     WHK STATUS,LINK
34     OC STATUS,NORM
35     DCOUNT BAL LINK,CALLPIC
36     AIS R9,1
37     B WRITE2

0024K D0A0 0068K
0028K 4880 005EK
002CK 48C0 0060K
0030K C4C0 0FFF
0034K 080K 0060K
0038K 060 0064K
003CK 92E
003EK 4280 0034K
0042K 9980
0044K 05CD
0046K 2163
25     DISABLE
26     SLHLS R1,4
27     EPBK K0,K1
28     LIS R9,0
29     WRITE2 LIS STATUS,1
30     OC STATUS,INCRMT
31     LHK LINK,R9
32     EXBR LINK,LINK
33     WHK STATUS,LINK
34     OC STATUS,NORM
35     DCOUNT BAL LINK,CALLPIC
36     AIS R9,1
37     B WRITE2

0024K D0A0 0068K
0028K 4880 005EK
002CK 48C0 0060K
0030K C4C0 0FFF
0034K 080K 0060K
0038K 060 0064K
003CK 92E
003EK 4280 0034K
0042K 9980
0044K 05CD
0046K 2163
25     DISABLE
26     SLHLS R1,4
27     EPBK K0,K1
28     LIS R9,0
29     WRITE2 LIS STATUS,1
30     OC STATUS,INCRMT
31     LHK LINK,R9
32     EXBR LINK,LINK
33     WHK STATUS,LINK
34     OC STATUS,NORM
35     DCOUNT BAL LINK,CALLPIC
36     AIS R9,1
37     B WRITE2

0024K D0A0 0068K
0028K 4880 005EK
002CK 48C0 0060K
0030K C4C0 0FFF
0034K 080K 0060K
0038K 060 0064K
003CK 92E
003EK 4280 0034K
0042K 9980
0044K 05CD
0046K 2163
25     DISABLE
26     SLHLS R1,4
27     EPBK K0,K1
28     LIS R9,0
29     WRITE2 LIS STATUS,1
30     OC STATUS,INCRMT
31     LHK LINK,R9
32     EXBR LINK,LINK
33     WHK STATUS,LINK
34     OC STATUS,NORM
35     DCOUNT BAL LINK,CALLPIC
36     AIS R9,1
37     B WRITE2

```

PRECISION CLOCK 16 AND 32 BIT STATUS PROGRAM EXAMPLE		PAGE	2	10:46:22	09/28/78
U048K	U8LC	50	LUDR	OLD+NEW	NO SO OLD CIC-MOST RECENT CIC
004AK	22U4	51	BS	TIMEOUT	NOW RETURN AND CHECK THE CIC
U04CK	Ubb0	52	DONE	WH	WRITE ZEROES TO CLEAR RIC
U05UK	U62K	53		PIC-ZERO	STOP PIC
U05UK	U64K	53		PIC-DISARMST	DID IT STOP?
U05EK	9U8E	54	SSK	PIC-STATUS	NO STOP IT
0054K	2085	55	BTBS	6.DONE	YES FINISHED, RESTORE AND RETURN
0056K	U1A0	56	LR	R10-RSAVE	RETURN
0058K	0068K	57	BR	LINK	
005CK	U3UF				
PICU0500					
PICU0510					
PICU0520					
PICU0540					
PICU0550					
PICU0560					
PICU0570					
PICU0590					
PICU0600					
PICU0610					
PICU0620					
PICU0630					
PICU0640					
PICU0650					
PICU0660					
PICU0670					
PICU0680					
PICU0690					
PICU06A0					
PICU06B0					
PICU06C0					
PICU06D0					
PICU06E0					
PICU06F0					
PICU0700					
PICU0710					
PICU0720					
PICU0730					
PICU0740					
PICU0750					
PICU0760					
PICU0770					
PICU0780					
PICU0790					
PICU07A0					
PICU07B0					
PICU07C0					
PICU07D0					
PICU07E0					
PICU07F0					
PICU0800					
PICU0810					
PICU0820					
PICU0830					
PICU0840					
PICU0850					
PICU0860					
PICU0870					
PICU0880					
PICU0890					
PICU08A0					
PICU08B0					
PICU08C0					
PICU08D0					
PICU08E0					
PICU08F0					
PICU0900					
PICU0910					
PICU0920					
PICU0930					
PICU0940					
PICU0950					
PICU0960					
PICU0970					
PICU0980					
PICU0990					
PICU09A0					
PICU09B0					
PICU09C0					
PICU09D0					
PICU09E0					
PICU09F0					
PICU0A00					
PICU0A10					
PICU0A20					
PICU0A30					
PICU0A40					
PICU0A50					
PICU0A60					
PICU0A70					
PICU0A80					
PICU0A90					
PICU0AA0					
PICU0AB0					
PICU0AC0					
PICU0AD0					
PICU0AE0					
PICU0AF0					
PICU0B00					
PICU0B10					
PICU0B20					
PICU0B30					
PICU0B40					
PICU0B50					
PICU0B60					
PICU0B70					
PICU0B80					
PICU0B90					
PICU0BA0					
PICU0BB0					
PICU0BC0					
PICU0BD0					
PICU0BE0					
PICU0BF0					
PICU0C00					
PICU0C10					
PICU0C20					
PICU0C30					
PICU0C40					
PICU0C50					
PICU0C60					
PICU0C70					
PICU0C80					
PICU0C90					
PICU0CA0					
PICU0CB0					
PICU0CC0					
PICU0CD0					
PICU0CE0					
PICU0CF0					
PICU0D00					
PICU0D10					
PICU0D20					
PICU0D30					
PICU0D40					
PICU0D50					
PICU0D60					
PICU0D70					
PICU0D80					
PICU0D90					
PICU0DA0					
PICU0DB0					
PICU0DC0					
PICU0DD0					
PICU0DE0					
PICU0DF0					
PICU0E00					
PICU0E10					
PICU0E20					
PICU0E30					
PICU0E40					
PICU0E50					
PICU0E60					
PICU0E70					
PICU0E80					
PICU0E90					
PICU0EA0					
PICU0EB0					
PICU0EC0					
PICU0ED0					
PICU0EE0					
PICU0EF0					
PICU0F00					
PICU0F10					
PICU0F20					
PICU0F30					
PICU0F40					
PICU0F50					
PICU0F60					
PICU0F70					
PICU0F80					
PICU0F90					
PICU0FA0					
PICU0FB0					
PICU0FC0					
PICU0FD0					
PICU0FE0					
PICU0FF0					
PICU0F00					
PICU0F10					
PICU0F20					
PICU0F30					
PICU0F40					
PICU0F50					
PICU0F60					
PICU0F70					
PICU0F80					
PICU0F90					
PICU0FA0					
PICU0FB0					
PICU0FC0					
PICU0FD0					
PICU0FE0					
PICU0FF0					
PICU0F00					
PICU0F10					
PICU0F20					
PICU0F30					
PICU0F40					
PICU0F50					
PICU0F60					
PICU0F70					
PICU0F80					
PICU0F90					
PICU0FA0					
PICU0FB0					
PICU0FC0					
PICU0FD0					
PICU0FE0					
PICU0FF0					
PICU0F00					
PICU0F10					
PICU0F20					
PICU0F30					
PICU0F40					
PICU0F50					
PICU0F60					
PICU0F70					
PICU0F80					
PICU0F90					
PICU0FA0					
PICU0FB0					
PICU0FC0					
PICU0FD0					
PICU0FE0					
PICU0FF0					
PICU0F00					
PICU0F10					
PICU0F20					
PICU0F30					
PICU0F40					
PICU0F50					
PICU0F60					
PICU0F70					
PICU0F80					
PICU0F90					
PICU0FA0					
PICU0FB0					
PICU0FC0					
PICU0FD0					
PICU0FE0					
PICU0FF0					
PICU0F00					
PICU0F10					
PICU0F20					
PICU0F30					

PRECISION CLOCK 16 ANU 32 BIT STATUS PROGRAM EXAMPLE

ASSEMBLED BY CAL U3-066R05-00 (32-BIT)

START OPTIONS: SCR.TA=10

NO CAL ERRORS
NO CAL WARNINGS
2 PASSES

ABSTOP	0000 0000	67	39*		
AUC	0000 0002	55			
CALLPIC	0000 0024R	25*			
DISABLE	0000 000R				
DISAMST	0000 0064K	44	53	63*	
DOCOUNT	0000 001AK	35*			
DUNE	0000 004CR	49	52*	55	
IMPTUP	0000 0074K				
INCRM	0000 0065R	50	64*		
INTRVL	0000 0060R	41	43	61*	
LADC	0000 0001				
LINK	0000 000F	25*	31	32	35
NEW	0000 0000	21*	47	48	50
NORM	0000 0066K	54	65*		
OLD	0000 000C	20*	41	42	48
PIC	0000 000B	19*	40	44	45
PICAUR	0000 00SER	40	60*		
PICSTART	0000 0034R	45*	46		
PUREUP	0000 000R				
RU	0000 0000	15*	27		
R1	0000 0001	16*	25	26	27
R10	0000 000A	18*	39	56	
R9	0000 0009	17*	28	31	36
RSAVE	0000 0068R	39	56	67*	
STATUS	0000 000E	22*	29	30	33
TIMEOUT	0000 0042R	47*	51		
WITL2	0000 00UAK	29*	37		
ZERO	0000 0062K	52	62*		

PUBLICATION COMMENT FORM

Please use this postage-paid form to make any comments, suggestions, criticisms, etc. concerning this publication.

From _____ Date _____

Title _____ Publication Title _____

Company _____ Publication Number _____

Address _____

FOLD

FOLD

Check the appropriate item.

Error Page No. _____ Drawing No. _____

Addition Page No. _____ Drawing No. _____

Other Page No. _____ Drawing No. _____

Explanation:

CUT ALONG LINE

FOLD

FOLD

Fold and Staple
No postage necessary if mailed in U.S.A.

STAPLE

STAPLE

FOLD

FOLD



NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES

BUSINESS REPLY MAIL

FIRST CLASS

PERMIT NO. 22

OCEANPORT, N.J.

POSTAGE WILL BE PAID BY ADDRESSEE

PERKIN-ELMER

Computer Systems Division
2 Crescent Place
Oceanport, NJ 07757



TECH PUBLICATIONS DEPT. MS 322A

FOLD

FOLD

STAPLE

STAPLE