

**M46-100
CRT
INSTRUCTION MANUAL**

CONSISTS OF:

Installation Specification	02-310A20
Programming Specification	02-310R01A22
Schematic	02-310B08

 **INTERDATA®**

2 Crescent Place, Oceanport, New Jersey 07757

© INTERDATA INC., 1973
All Rights Reserved
Printed In U.S.A.
May 1974

M46-100

CRT (LOW END)

INSTALLATION SPECIFICATION

1. GENERAL

The low-end CRT has two Marketing Numbers; M46-100 for the 115V/60 Hz version and M46-101 for 240V/50 Hz. Each product consists of the desk-top CRT with keyboard. No other hardware is included. The cables and interfaces which are required may be purchased separately. Table 1 relates Marketing and hardware numbers. The interconnections are shown in Figures 1 and 2.

TABLE 1. CRT MARKETING/HARDWARE NUMBERS

MARKETING NUMBER	HARDWARE NUMBER	DESCRIPTION
M46-100	27-053F00	CRT-TTY Replacement, 115V, 60 Hz
M46-101	27-053F01	CRT-TTY Replacement, 240V, 50 Hz
M46-106	17-272	CABLE, CRT-PASLA, 25 Ft.
M46-104	17-273	CABLE, CRT-TTY INF, 25 Ft.
M46-107	02-324	CRT/TTY 7" INF, 1200 Baud
M46-102	02-279	PASLA 7" INF, RS-232
	29-327	CRT VENDOR's Manual




Figure 1. PASLA-CRT Connection.




Figure 2. TTY Interface—CRT Connection

2. INSTALLATION

The CRT Terminal has been carefully packed to insure its arrival in operating condition; however, use the following procedures to establish the mechanical integrity of the unit and prepare it for operation.

2.1 Unpacking

Inspect the shipping carton for external damage. As the equipment is unpacked, check for signs of damage or missing parts.

2.2 Equipment Placement

The CRT Terminals are self-contained and include an attractive enclosure and non-scuffing rubber feet for protection of desk and table tops. Connectors are provided for power (2-wire plus ground), detachable keyboard, video output for remote TV monitor, and communication line (telephone modem or direct connection to Processor.) Clearance is required for convection cooling of the electronics.

2.3 Options

Optional features are normally enabled at the factory. If the features are specified at time of order, they are pre-set at the factory. If, however, the CRT is not purchased with an interface or if the customer does not specify options, it is necessary to inspect the PC boards in the CRT and adjust the option switches for the individual requirement. In order to do this, proceed as follows:

1. Release the three 1/4 turn fasteners on the back panel, pull back the two slide latches (at the bottom rear corners), and push forward and upward (enclosure rotates from the bottom front).
2. Remove the FUNCTION CONTROL (Position 5) and TTY INTERFACE (Position 6) printed circuit boards from the card cage.
3. Check the vendor manual, 29-327, for each switch identification and implement the required options. See Section 4.1 and 4.2.
4. Replace the two PC boards and check the remaining PCs for socket engagement.
5. Verify that the AC power switch on the top cross-member in the housing is set properly for 115 or 240V operation. Note that this switch selects AC input for the high voltage power supply only.

2.4 115/240V, 50/60 Options

The 50/60 Hz option is implemented by changing the switch position on the TIMING GENERATOR board. With the PC component side up, card edge connector to the right, adjust the switch \oplus for 60 Hz and \ominus for 50 Hz.

The 115/240 V option is implemented by adjusting the switch at the left of the POWER switch UP for 240 V and DOWN for 115V.

3. APPLYING POWER

Before connecting power to the Terminal:

1. Turn the POWER switch on the back panel to OFF.
2. Plug the keyboard cable into KB-J3 on the back panel. Insure that the slide locks on the connector are securely fastened.
3. Attach the appropriate interface cable to J1 and fasten securely with the two 4-40 screws.
4. Attach the power cord to the POWER CONNECTOR on the back panel and to a standard 115VAC, 60 Hz, 3 wire grounded outlet (or to 240VAC if so ordered).

WARNING

CUTTING THE SAFETY GROUND PIN ON THE POWER CORD FOR USE WITH A 2-HOLE SOCKET WILL PRESENT A SHOCK HAZARD. USE A 3 PRONG ADAPTER WITH SAFETY GROUND PROPERLY CONNECTED.

5. Turn the POWER switch to ON. When power is applied to the unit, the POWER switch is illuminated. If the switch fails to light, check the 2 amp fuse on the back panel.
6. Allow approximately one minute for the CRT filament to warm up. The blinking cursor should appear in the lower left corner of the screen. If it does not, adjust the BRIGHTNESS control on the front panel below the screen. If the cursor still does not appear, a malfunction is indicated.
7. Set the 80/72 switch to 80; the FDX/HDX switch to FDX and SEL/TTY to SEL. The 06-146 CRT Test program may now be executed.

4. INTERFACE CONNECTIONS

The CRT may be interfaced to an INTERDATA Processor through the PASLA or any of the TTY interfaces (Model 70 or 80 built-in or the 7 inch TTY interface), or with the 7 inch CRT/TTY interface (M46-107). The latter is a 7 inch TTY interface (M48-010) which is modified to run at 1200 baud.

4.1 PASLA Interconnect

The PASLA contains the hardware to receive and transmit most of the normal RS-232C lines in an asynchronous mode. These lines include: RING, DSRDY, CARRIER, DTR, RQ2S, CL2S, TDATA, RDATA, REV CHAN REC, and REV CHAN TRANS.

When connecting the PASLA to a CRT (or most other local terminals), it is necessary to disable (force to zero) the RS-232 status bits which are not equipped on the terminal. The PASLA has wire-wrap stakes equipped for this purpose. The following is a summary of PASLA straps required for operation with the M46-100 or M46-101 CRT.

STRAP	FUNCTION
7-8 (Add)	FDX option
CF-GO (Add)	Force CARR Status = 0
CB-G3 (Add)	Force CL2S active
HD-G4 (REMOVE)	FDX Option

In addition, the straps A1-K1 must be equipped to select the required baud rate. This may be in the range of 75 to 9600 baud and is described in the PASLA Instruction Manual, Publication Number 29-301, which is included with the PASLA. Note that the character format/baud rate of PASLA is programmable. The CRT must be strapped to match these programmed characteristics.

4.2 TTY Interface Connect

The CRT contains the current loop interface required to connect to any of the INTERDATA TTY Interfaces. The TTY Interfaces have a fixed character format/baud rate and the switches in the CRT must be implemented to match these characteristics. The following is a summary of required switch-implemented options in the CRT.

RECEIVER SPEED	110/1200*
TRANSMITTER SPEED	110/1200*
PARITY	EVEN
STOP BITS	10 BITS/CHARACTER (1 STOP BIT)
INTERFACE	CURRENT LOOP
AUTO-CARRIAGE RETURN	LOCAL ONLY

* 1200 Baud for M46-107 only.

M46-100

CRT

PROGRAMMING SPECIFICATION

1. INTRODUCTION

This specification contains a description of the CRT and the information necessary to program the system. The CRT interfaces to the Multiplexor Bus or Selector Channel Bus through the M46-102 Programmable Asynchronous Single Line Adapter (PASLA) or any of the TTY interfaces (Model 70 or 80 built-in or a 7 inch TTY Interface or a 7 inch CRT/TYY Interface).

The PASLA comprises one full duplex interface with an even device address for the Receive side and an odd address for the Transmit side. There is an Interrupt flip-flop associated with each side.

2. CONFIGURATION

The CRT can be used on any Model 50, 70, 74, 80, 85 Processor or equivalent.

3. OPERATING PROCEDURES

3.1 Power

Before applying power to the terminal, turn the POWER Switch on the back panel to OFF. See Figure 1. Plug the keyboard cable into the KB-J3 Connector on the back panel. Attach the power cord to the POWER CONNECTOR on the back panel and to a standard 115 VAC, 60 Hz grounded outlet.




Figure 1. Back Panel

3.2 Keyboard

The CRT terminal uses the basic keyboard arrangement of a Teletypewriter. Figure 2 shows the keyboard layout. As displayable keys are depressed, the characters appear above the cursor on the bottom line of the screen and the cursor is moved right one position. Near the end of a line, the bell in the keyboard rings. The cursor remains at the end of the line until a Carriage Return is received.




Figure 2. Keyboard Arrangement

Refer to Table 1 for the ASCII codes generated for each key.

The codes in Columns 0 and 1 of Table 1 are generated by use of the CTRL key plus the corresponding keys in Columns 4 and 5 respectively. Codes in brackets in Column 0 are used within the Terminal. Codes in parenthesis in Columns 0 and 1 are also generated directly on the keyboard. All other codes in Columns 0 and 1 are ignored by the Terminal.

TABLE 1. TERMINAL CODE CHART

B I T S	1	0	0	0	0	1	0	1	0	1	1	1
	2	0	0	1	0	1	0	1	0	1	0	1
	3	0	0	0	1	0	1	0	1	1	0	1
	4	0	0	0	0	1	2	3	4	5	6	7
	5	0	0	0	0	0	0	0	0	0	0	0
	6	0	0	0	0	0	0	0	0	0	0	0
	7	0	0	0	0	0	0	0	0	0	0	0
	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
	Column											
	Row ↓											
	0	0	0	0	0	NUL	DLE	SPACE	0	@	P	
	0	0	0	1	1	SOH	DC1	!	1	A	Q	
	0	0	1	0	2	STX	DC2	"	2	B	R	
	0	0	1	1	3	ETX	DC3	#	3	C	S	
	0	1	0	0	4	EOT	DC4	\$	4	D	T	
	0	1	0	1	5	ENQ	NAK	%	5	E	U	
	0	1	1	0	6	ACK	SYN	&	6	F	V	
	0	1	1	1	7	[BEL]	ETB	'	7	G	W	
	1	0	0	0	8	[BS]	CAN	(8	H	X	
	1	0	0	1	9	HT	EOM)	9	I	Y	
	1	0	1	0	A	[(LF)]	SUB	*	:	J	Z	
	1	0	1	1	B	VT	(ESC)	+	;	K	[
	1	1	0	0	C	FF	FS	,	<	L	\	
	1	1	0	1	D	[(CR)]	GS	-	=	M]	
	1	1	1	0	E	SO	RS	.	>	N	↑	
	1	1	1	1	F	SI	US	/	?	O	←	RUB OUT

4. DATA FORMAT

The PASLA may be programmed to accomodate a variety of character formats and baud rates. See the PASLA Programming Specification, 02-270A22, in the 29-301 PASLA Instruction Manual. The TTY Interface operates at 110 baud or 1200 baud for M46-107 with a fixed character format. The Programming Specification, 02-262A22, in the 29-288 TTY Interface Instruction Manual contains TTY Programming information. In addition, the CRT has switch options to select parity, number of stop bits, and baud rate. This information is in Manual 29-327 which is included with the CRT.

The following lists the standard characteristics:

	PASLA	TTY
BAUD RATE	9600	*110
DATA BITS	7	7
PARITY	EVEN	EVEN
STOP BITS	1	1

*1200 baud for M46-107.

Figure 3 shows the Character Format:




Figure 3. Character Format

5. PROGRAMMING INSTRUCTIONS

The Processor I/O instructions are used to communicate with the CRT Terminal through the PASLA/TYY. The following paragraphs describe how Processor I/O instructions may be used with the system.

5.1 Program Instructions

5.1.1 Sense Status (SS or SSR). The Sense Status instruction is used to determine if character transfers are complete and correct.

5.1.2 Output Command (OC or OCR). The Output Command instruction is used to set the PASLA to the Receive or Transmit Mode and to select character format. Two command bytes are required to perform these functions with PASLA. If TTY, only one Output Command is required to establish read or write mode.

5.1.3 Write Data (WD or WDR). The Write Data instruction is used to output characters to the CRT terminal screen.

5.1.4 Read Data (RD or RDR). The Read Data instruction is used to input characters from the CRT terminal keyboard.

5.1.5 Acknowledge Interrupt (AI or AIR). The Acknowledge Interrupt instruction is used to service interrupts. Execution of this instruction returns the address and status of the interrupting line.

5.1.6 Communications Instructions (PASLA only). The PASLA accommodates the Communication Instructions in the Communications Processors.

5.2 Status and Command Bytes

Table 2 contains the PASLA and TTY Interface Status and Command Byte Data applicable to the CRT Terminal.

TABLE 2. STATUS AND COMMAND BYTE DATA

BIT NUMBER	0	1	2	3	4	5	6	7
PASLA	STATUS (REC)	OV	PF	FR ERR	0	BSY	EX	0
	STATUS (TRANS)	0	0	0	0	BSY	0	0
	COMMAND 1	DIS	EN	DTR	ECHO-PLEX	0	TRANS. LB	WRT/RD
	COMMAND 2	0	CLK	DATA	BITS	STOP BITS	PARITY	0
	STATUS	OV	0	LINE BREAK	0	BSY	EX	0
	COMMAND	DIS	EN	UN-BLOCK	BLOCK	WRT	READ	0

STATUS

*OV The Overflow status bit is set if the previously received character is not read before the present character is assembled. Overflow is reset at the end of the next Read Data only if the failure condition disappears (i.e. a Read Data is issued).

*PF This bit is set when the received parity disagrees with the programmed parity (EVEN parity). The PF status is reset at the end of the next character if the failure condition disappears. The PASLA is normally programmed for no parity checking (Bits 5 and 6 of Command 2 = 00) so PF will never set.

*FRERR This bit is set to indicate that the received character has no stop bits. If the assembled character is zero, then a line break sequence is indicated. This occurs when the Break key is depressed. This bit will reset only when a valid character with stop bits is received.

*BRK This bit is set whenever the serial data line remains at zero for longer than one character time. This occurs when the Break Key is depressed.

BSY When this bit is inactive, the device is ready to transfer data. This bit is forced active if the CRT Terminal is Off-Line. In the Read Mode, BSY is active when a character is not assembled; in the Write Mode, BSY is active if the CRT Terminal has not yet accepted a character. If enabled, an interrupt is generated when BSY goes inactive. In the Read Mode, when an OV occurs and the BSY status bit is zero, a Read Data instruction must be issued to set the BSY bit to its correct (ONE) state.

EX This bit is set whenever OV, PF, FRERR or BRK is set on the Receive side. This bit is always zero on the Transmit side.

DU This bit is set whenever the CRT Terminal is Off-Line or Powered Down. An interrupt is generated, if enabled, when DU goes active.

With PASLA, to determine whether the CRT Terminal is On-Line or not, the status of the Receive side must be examined. If the status byte is 'OC' (BUSY and EX), a Device Unavailable condition is indicated.

*These status bits are set at End of Character time when the BUSY drops. Since the resetting of BSY causes an interrupt (if enabled), these bits do not generate individual interrupts. At this point a Read Data instruction must be issued to set the Busy bit to its correct (ONE) state.

COMMANDS

In the PASLA Command 1, the LTR, ECHOPLEX, and WRT/RD bits are shared by the Transmitter and Receiver, however, the EN/DIS bits are separate for Transmit and Receive. In FDX operation, the EN/DIS must be independently programmed as follows. To change EN/DIS on the Receive side, issue a Command with the WRT/RD bit = 0. To change the EN/DIS on the Transmit side, issue a Command with the WRT/RD bit = 1.

CLK

Setting this bit selects the highest strapped clock rate. Resetting this bit selects the lowest strapped clock rate.

DATA BITS

These two command bits select the number of data bits transferred per character as follows:

BIT 2 3		
0	0	5 Data Bits
0	1	6 Data Bits
1	0	7 Data Bits
1	1	8 Data Bits

STOP BITS

This command bit selects the number of stop bits transferred per character.

BIT 4	
0	1 Stop Bit
1	2 Stop Bits

PARITY

These two command bits select the parity checking logic in the PASLA.

BIT 5 6		
0	0	None
0	1	None
1	0	Odd
1	1	Even

The second PASLA command is shared by both the Transmit and Receive Sides, and consequently may be issued to either device number. The second command has the preferred value of X'66' that conditions the PASLA to the following:

1. Highest strapped baud rate (9600 baud standard)
2. 8 data bits per character
3. Even Parity
4. Two stop bits

<u>DISABLE</u>	<u>ENABLE</u>	
0	0	No change
0	1	Enable
1	0	Disable (Interrupt queued)
1	1	Complement (Change state)

TRANS LB

Transmits a continuous space (zero) to the Terminal. This bit should always be a zero.

DTR

This bit must always be a one to enable character transfers between PASLA and the CRT.

ECHO-PLEX

When this bit is active, it causes data received from the CRT Keyboard to be transmitted back to the CRT on the TRANSMITTED DATA (BA) line. The PASLA also assembles the character as in the normal data mode. This feature is normally used to provide visual verification of the data received by the CRT. This command must not be issued while transmitting a character. When this bit is inactive, characters read from the Keyboard are not displayed.

UNBLOCK	Setting this bit causes characters read from the keyboard to be displayed on the CRT screen in addition to being assembled by the TTY Interface.
BLOCK	Setting this bit prevents characters read from the keyboard from being displayed. These characters, however, are assembled by the TTY Interface.
WRT/RD	Setting this bit places the PASLA in the Write Mode. Clearing this bit places the PASLA in the Read Mode. This bit should always be set in FDX except as noted in commands above.
WRITE	Setting this bit places the interface in the Write Mode, allowing data to be output from the Processor to the CRT.
READ	Setting this bit places the interface in the Read Mode, allowing data to be transferred from the CRT to the Processor.

6. PROGRAMMING SEQUENCES

6.1 Table 3 shows a sample program for transferring data from the CRT keyboard using PASLA.

6.2 Table 4 shows a sample program for transferring data to the CRT screen using PASLA.

7. INTERRUPTS

An interrupt will occur, if enabled, when BSY \rightarrow 0 for either the PASLA or TTY Interface. In addition, the TTY Interface generates an interrupt when DU changes state.

8. INITIALIZATION

When the Initialize Switch on the Display Panel is engaged (or power failure restart sequence), the PASLA is placed in the Disable Mode. The OV, PF, and BRK status bits cannot be guaranteed. Because of this, the programmer should take precautions to ignore these bits on the first interrupt. A Read Data (RD or RDR) should be issued to insure that BUSY is equal to a one (1).

TABLE 3. SAMPLE PROGRAM FOR DATA INPUT FROM THE KEYBOARD

```

*INPUT VIA PASLA
*
*
*A BYTE WILL BE INPUT TO R4 FROM THE KEYBOARD.
*REGISTERS R3, R4 AND R15 WILL BE USED.
*CALLING SEQUENCE IS BAL, R15, INPUT
*
*
*INPUT      LHI      R3, DEVNO      LOAD DEVICE NUMBER
          OC       R3, COMND      SET UP
          OC       R3, COMND+1    PASLA MODE
SENS       SSR      R3, R4       TEST STATUS
          BTBS     15, 1        LOOP
          RDR      R3, R4       INPUT BYTE
          BR       R15         RETURN
*
R3         EQU      3           REGISTER ASSIGNMENTS
R4         EQU      4
R15        EQU      15
DEVNO      EQU      10
*
COMND     DC       X'9366'
END

```

TABLE 4. SAMPLE PROGRAM FOR DATA OUTPUT TO THE CRT SCREEN

```

*OUTPUT VIA PASLA
*
*
*A BYTE WILL BE OUTPUT FROM R4 TO THE CRT
*REGISTERS R3, R4, R5, R15 WILL BE USED
*CALLING SEQUENCE IS BAL R15, OUTPUT
*
*
*          OUTPUT    LHI      R3, DEVN0+1      LOAD DEVICE NUMBER
*                  OC       R3, COMND      SET UP
*                  OC       R3, COMND+1     PASLA MODE
*SENS      SSR      R3, R5      TEST STATUS
*                  BTBS     15, 1       LOOP
*                  WDR      R3, R4      OUTPUT BYTE
*                  BR       R15       RETURN
*
*          R3       EQU      3           REGISTER ASSIGNMENTS
*          R4       EQU      4
*          R5       EQU      5
*          R15     EQU      15
*          DEVN0   EQU      10         PASLA DEVICE NUMBER
*
*          COMND   DC       X'9166'
*                  END

```

9. DEVICE NUMBER

The PASLA is normally strapped for addresses X'10' and X'11'. The even address is for the Receive side and the odd address is for the Transmit side.

10. SAMPLE PROGRAMS


See Section 6.

11. TESTING

The PASLA is tested independently at INTERDATA using the PASLA OFF-LINE TEST PROGRAM, 06-127. The PASLA and CRT Terminal are then tested together using the CRT TEST PROGRAM, 06-146.

TEC NO	TERMINAL	SIGNAL WIRING	MONITOR
99/933-001	DSX-XXXXA	VIEW A	VIEW A
99/933-002	DSX-XXXXB	VIEW B	VIEW B
99/933-003	TEC-7325A	VIEW C	VIEW C

REVISIONS
RELEASED FOR PRODUCTION
ENG. J. PISARCIK DATE 8-16-73



INTERDATA

09000

REV. A DESCRIPTION				DCN	APP'D	DATE
RELEASED				-		04/15/73

D

D

X6-9	1-6	+5V	1	2	+5V	6
X11	1-6	-5V	3	4	-10V	1-6
X13	1-6	+15V	5	6	-15V	1-6
			7	8		x14
			9	10		
			11	12		
			13	14		
			15	16		
			17	18		
			19	20		
			21	22	CVIDEO Y1	
			23	24	HDRIVE SDND Y2	
			25	26	SGND NVIDEO Z7	
			27	28	VDRIVE SGND	
			29	30	SGND LCLK	2-4
			31	32		1-6
			33	34		1-6
			35	36		1-6
			37	38	LLOAD	1-4
			39	40		1-2
			41	42		1-6
			43	44		
			45	46		
			47	48		
			49	50	RPT 1 RPT 2	1-3
			51	52	SCCT 1 SCCT 2	1-2
			53	54	SCCT 3 SCCT 4	1-2
			55	56		1-2
			57	58	PUCLR	1-6
			59	60	ENAB72 ENAB80	1-6
			61	62	DOT A DOT B	1-6
			63	64	DOT C DOT D	1-6
			65	66	DOT E DOT F	1-6
			67	68	SCAN A SCAN B	1-6
			69	70	SCAN X ROWEN	1-6
			71	72	DOT 1 DOT 2	1-6
			73	74	DOT 3 DOT 4	1-6
			75	76	DOT 5 DOT 6	1-6
			77	78	DOT 7 DCRST	1-6
			79	80	ESYNC 72-80	1-6
			81	82	HSYNC VSYNC	1-6
			83	84	24MHz 12MHz	1-4
X,1-4			85	86	GND GND	1-6

	1-6	+5V	1	2	+5V	1-6
	1-6	-5V	3	4	-10V	1-6
	1-6	+15V	5	6	-15V	1-6
			7	8		
			9	10		
			11	12		
			13	14		
			15	16		
			17	18		
			19	20		
			21	22	CVIDEO Y1	
Z5			23	24	HDRIVE SDND Y2	
Z1			25	26	SGND NVIDEO Z7	
Z9			27	28	VDRIVE SGND	
Z10			29	30	SGND LCLK	2-4
			31	32		1-6
			33	34		1-6
			35	36		1-6
			37	38	LLOAD	1-4
			39	40	PLOAD	3-6
			41	42		1-2
			43	44	DECPRA	2-6
			45	46	ST2448	2-6
			47	48	SETLMC	2-6
			49	50	RPT 1 RPT 2	1-3
			51	52	LSBCCS	3-4
			53	54		3-4
			55	56	PGCLKA	3-4
			57	58	PUCLR	1-6
			59	60	ENAB80	1-6
			61	62	DOT A DOT B	1-6
			63	64	DOT C DOT D	1-6
			65	66	DOT E DOT F	1-6
			67	68	SCAN A SCAN B	1-6
			69	70	SCAN X ROWEN	1-6
			71	72	DOT 1 DOT 2	1-6
			73	74	DOT 3 DOT 4	1-6
			75	76	DOT 5 DOT 6	1-6
			77	78	DOT 7 DCRST	1-6
			79	80	ESYNC 72-80	1-6
			81	82	HSYNC VSYNC	1-6
			83	84	24MHz 12MHz	1-4
			85	86	GND GND	1-6

P1

TIMING GENERATOR

P2

LINE MEM - CHAR GEN

P3

PAGE MEMORY

P4





PAGE CONTROL

P5


FUNCTION CONTROL

P6

INTERFACE



NAME	TITLE	DATE
B GRAY	DRAFT	7-18-73
R CERO	CHK	
J PISARICK	ENG	
J PISARICK	MGR	




SIZE D DRAWING NO.
D 02-310
100x150 mm 150x220 mm

A

990055

A RELEASED



SHT 1 OF 1
 TITLE: SCHEMATIC -
 MOTOROLA
 MONITOR-12 INCH
 DRAWN BY: D 02-310
 DATE: 10/20/81
 SCALE: 1/2 INCH = 1 FT
 REMOVE ALL BURRS
 BREAK ALL EDGES AND SHARP CORNERS


DO NOT SCALE DRAWING	
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES AND FRACTIONAL UNITS.	
NEXT AVEY.	FIRST USED
MATERIAL	
FINISH	

8 7 6 5 4 3 2 1

INTERDATA

S90050-000

REVISIONS		REV	APD	DATE
A	RELEASED			
B	REV PER DCM	8165	1000	1/22/72
C	REV PER DCM	8206	1000	1/22/72
D	REV PER DCM	8208	1000	1/22/72
E	REV PER DCM	8212	1000	1/22/72
F	REV PER DCM	8265	1000	1/22/72
G	B/M CHG ONLY	8403	1000	1/22/72
H	B/M CHG ONLY	8423	1000	1/22/72
I	NO CHG - SEE DCM	8631	1000	1/22/72



- NOTES:
1. UNLESS OTHERWISE SPECIFIED, ALL RESISTORS ARE 1/4W, 5%.
 2. DIODES D1 THRU D6 ARE IN4003.
 3. LAST DESIGNATION USED:
R22, C12, Q4, DBI, D6.
 4. Q1-Q4: 2N3741 MAY BE SUBSTITUTED FOR 2N3740.

SP-111 1 OF 1


DO NOT SCALE DRAWINGS	
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES AND TOLERANCES ARE INCHES	
FRACTIONAL DIMENSIONS ONE PLACE = .000 TWO PLACES = .001 THREE PLACES = .0001	
ANGULAR DIMENSIONS ARE IN DEGREES	
ANGLES ARE IN DEGREES	
REMOVE ALL SURGES BREAK ALL EDGES AND SHARP CORNERS	
PRINTED ON ONE SIDE OF SHEET	
TITLE: SCHEMATIC - POWER SUPPLY	
DRAWING NO. 310	
SCALE: NONE	
RE- H	

8 7 6 5 4 3 2 1

INTERDATA

T-933069-000

REVISIONS			
REV	DESCRIPTION	DCN	APPD DATE
A	RELEASED		22-71
B	REV PER DCN	8165	22-71
C	REV PER DCN	8206	22-72
D	REV PER DCN	8205	22-72
E	REV PER DCN	8212	22-72
F	REV PER DCN	8265	22-72
G	B/M CHG ONLY	8403	10/11/72
G1	B/M CHG ONLY	8423	10/11/72
H	REV PER DCN	8531	10/11/72




NOTES

- ⚠ APPLICABLE DASH NUMBER AND REVISION LEVEL TO BE MARKED ON BOARD AT ASSEMBLY
- 2. INSERT GRIPPLETS IN HOLES WITH SQUARE LAND AREA BEFORE COMPONENT INSERTION
- 3. SOLDER COMPONENTS TO CIRCUIT SIDE OF BOARD PER PARAGRAPH 4.3.2 OF TEC WORKMANSHIP MANUAL.
- 4. 050 MAX SOLDER OR LEAD PROJECTION ON CIRCUIT SIDE OF BOARD
- 5. Q1-Q4: 2N3741 MAY BE SUBSTITUTED FOR 2N3740.

PARTS LIST ISSUED

SHT 1 OF 1


440			X		X		X		X		X	
+			X		X		X		X		X	
-			X		X		X		X		X	
P.W. ASSY-												
POWER SUPPLY												
5-3-2-L			SIZE		DRAWING NO.		H		REV			
D 02-310			D		02-310		H		REV H			
DISC 22			SCALE		2/1		SHEET 5 OF 32		REV H			



INTERDATA

992408

REV.		DESCRIPTION	DCN	APPO	DATE
A	RELEASED		8184		1-11-71
B	NO CHG		8184		1-11-71
C	NO CHG		8184		1-11-71
D	REV PER DCN		8220		1-11-71
E	NO CHG SEE DCN		8496		9-16-71



8

7

6

5

4

3

2

1


INTERDATA

NOTES:

1. ALL RESISTORS AND DIODES ARE ON .400 CENTERS.
2. ALL DIODES ARE TEC-102.
3. COMPONENTS MUST BE INSTALLED SO THEY LAY FLAT ON PRINTED CIRCUIT BOARD.
4. INSERT GRIPPLETS IN HOLES WITH SQUARE LAND AREA BEFORE COMPONENT INSERTION.
5. SOLDER COMPONENTS TO CIRCUIT SIDE OF PCB PER PARAGRAPH 4.3.2 OF TEC WORKMANSHIP MANUAL.
6. .050 MAX SOLDER OR LEAD PROJECTION ON CIRCUIT SIDE OF BOARD.

933183

B	RELEASED
C	MOVED BELL TO THIS SIDE ADJUST DCR D.M.
D	REV & REDRAWN 8220
E	REV PER DCN 8498



PARTS LIST ISSUED

SHT 10F1

DO NOT SCALE DRAWING UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES AND TOLERANCES ARE FRACTIONS DECIMALS WHOLE TWO PLACES THREE PLACES ANGLES		TITLE PCB ASSY — KEYBOARD EKA 9100	DRAWING NO. D 02-310 E
933184	440 TTY		
NEXT ASY	FIRST USED		
MATERIAL			
FINISH			
REMOVE ALL BURRS, BREAK ALL EDGES AND SHARP HORN RS			

8

7

6

5

4

3

2

1



INTERDATA

REVISIONS			
REV	DESCRIPTION	LOCN	APPN
A	RELEASED		
B	REV PER DCN	6223	
C	REV PER DCN	6264	
D	NO CHG SEE DCN	6448	93WV

990036

NOTES
 1 UNLESS OTHERWISE SPECIFIED, ALL RESISTORS ARE 1/4W, 5%
 2 LAST REFERENCE DESIGNATION USED R2, C19, Y1, T119, T232, T314

UNUSED ELEMENTS




CHIP TYPE	LOCATIONS
7400	A64, 71, 74, 84, 94
7402	A92
7404	A52
7410	A61
7420	A42, 43, 80
7430	A41
7474	A51, 53, 73, 81, 82, 83, 91, A93, 103
74177	A40, 50, 53, 54, 60, 62, 70, A72
74H04	A102
74H74	A104

1	+5V	1	2	+5V	1
-5V	3	4	-10V		
+15V	5	6	-15V		
7	8				
9	10				
11	12				
13	14				
15	16				
17	18				
19	20				
21	22				
23	24				
25	26				
27	28				
29	30				
31	32				
33	34				
35	36				
37	38	LMLLOAD			
39	40				
41	42				
43	44				
45	46				
47	48				
3	RPT 1	49	50	RPT 2	3
1	SCCT 1	51	52	SCCT 2	1
1	SCCT 3	53	54	SCCT 4	1
		55	56		
		57	58	PUCLR	
1	ENAB72	59	60	ENAB80	1
2	DOT A	61	62	DOT B	2
2	DOT C	63	64	DOT D	2
2	DOT E	65	66	DOT F	2
1	SCAN A	67	68	SCAN B	1
1	SCAN X	69	70	ROWEN	1
2	DOT 1	71	72	DOT 2	2
2	DOT 3	73	74	DOT 4	2
2	DOT 5	75	76	DOT 6	2
3	ESYNC	79	80	72-80	1
3	HYSNC	81	82	VSYNC	3
2	24MHZ	83	84	12MHZ	2
GND		85	86	GND	
PG NAME	PIN	NAME	PG		

SHT 1 OF 3

BD. 1

SCHEMATIC -	
TIMING GENERATOR	
DRAWING NO. D 02-310 D	REV. 1
NONE	9 32



8

7

6

5

4

3


2

1

INTERDATA

990039

	INSTR.
A	RELEASED
B	REV PER DCN
C	REV PER DCN
D	NO CHG SEE DCN



SHT 2 OF 3 BD-1

SCHEMATIC	TIMING GENERATOR
D 02-310 D	NONE 10 OF 32

8

7

6

5

4

3

2

1

8

7

6

5

4

AI02

3


2

1

INTERDATA

990039

REF.	DESCRIPTION	QTY.	REV.	DATE
A	RELEASED	—	—	—
B	REV PER DCN	0223	—	—
C	REV PER DCN	0264	—	—
D	NO CHG SEE DCN	0448	3500	3/20/68



SHT 3 OF 3 BD-1

DO NOT SCALE DRAWING	
UNLESS OTHERWISE SPECIFIED	
DIMENSIONS ARE IN INCHES	
TOLERANCES ARE	
FRACTIONAL	
DECIMALS	
ONE PLACE	
TWO PLACES	
THREE PLACES	
ANGLES	
REMOVE ALL BURRS BREAK ALL CLEARS AND SHARP TURNERS	

(272360)
933037 440
NEXT ACT FIRST RECALL

SCHEMATIC -
TIMING GENERATOR

SIZE DRAWING NO.
D 02-310 D
21/2 x 11 1/2
Scale NONE Sheet 11 32

8

7

6

5

4

3


2

1

INTERDATA

A	REV. EASEL
B	REV. PER DCN
C	REV. PER DCN
D	REV. PER DCN

933037



NOTES

- 1 APPLICABLE DASH NUMBER AND REVISION LEVEL TO BE MARKED ON BOARD AT ASSEMBLY
- 2 INSERT GRIPPLETS IN HOLES WITH SQUARE LAND AREA BEFORE COMPONENT INSERTION
- 3 SOLDER COMPONENTS TO CIRCUIT SIDE OF BOARD PER PARAGRAPH 4-32 OF TEC WORKMANSHIP MANUAL
- 4 0.50 MAX SOLDER OR LEAD PROJECTION ON CIRCUIT SIDE OF BOARD
- 5 CEMENT CRYSTAL TO BOARD USING S-254 RESIWELD

⑥ POSITION SWITCH AS SHOWN TO SELECT 60 HZ.

PARTS LIST ISSUED

SHT 1 OF 1

PCB ASSY -
TIMING
GENERATOR TTY
D 02-310 D
12 32

8

7

6

5

4

3


2

1

INTERDATA

990041

REVISION			
A	RELEASED	—	—
B	REV PER DCN	0222	
C	REV PER DCN	0254	
D	REV PER DCN	0496	JW47344





	+5V	1	2	+5V	
1	SPACE 2	9	10	INHDSP	2
1	DBLM 1	11	12	DBLM 2	1
1	DBLM 3	13	14	DBLM 4	1
1	DBLM 5	15	16	DBLM 6	1
1	DBLM 7	17	18	CHDET	2
1		19	20		
2	HDRIVE	21	22	CVIDEO	2
2	SGND	23	24	SGND	2
2	SND	25	26	NVIDEO	2
2	VDRIVE	27	28	SGND	
2	SND	29	30	LMCLK	1
3		31	32		
3		33	34		
3		35	36		
3		37	38	LMLOAD	
3		39	40		
4	CA-1	41	42		
4	CA+1	43	44	DECPR	
4	LFCOL	45	46	ST2448	
4	ORSEL	47	48	SETLMC	
4	RPT 1	49	50	RPT 2	2
4	SCCT 1	51	52	SCCT 2	
4	SCCT 3	53	54	SCCT 4	
4		55	56		
4		57	58	PUCLR	
4	ENAB72	59	60	ENABBO	2
4	DOT A	61	62	DOT B	
4	DOT C	63	64	DOT D	
4	DOT E	65	66	DOT F	
4	SCAN A	67	68	SCAN B	2
4	SCAN X	69	70	ROWEN	2
4	DOT 1	71	72	DOT 2	1
4	DOT 3	73	74	DOT 4	
4	DOT 6	75	76	DOT 8	
4	DOT 7	77	78	DOT 9	
4	SYNC	79	80	78-80	2
4	HSYNC	81	82	VSYNC	2
4		83	84	12 MHZ	2
4		85	86	GND	
P6	NAME	PIN	NAME	P6	

CHIP TYPE	LOCATION
7400	A93, 102, 84
7402	A74, 103
7404	A64
7406	A43
7407	A44
7408	A24, 34, 63, 73
7410	A92
7474	A82, 83, 94
7496	A72
74H04	A54
741007	A23, 33
74K102	A42

DO NOT SCALE DRAWING UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE FRACTIONAL DECIMALS ONE PLACE (0) TWO PLACES (0.0) THREE PLACES (0.00)	
(272392) 933061 440 NEXT ABY FIRST USED MANUFACTURER FINISH	
TITLE SCHEMATIC — LINE MEMORY & CHAR. GENERATOR SIZE D 02-310 DRAWING NO. D SCALE 1/4 INCH = 1 FT JULY 72 NONE SHEET 13 OF 32	

NOTES:
1. UNLESS OTHERWISE SPECIFIED, ALL
RESISTORS ARE 1/4 W, 5%.
2. LAST REFERENCE DESIGNATION USED:
C9, R27, Q1, L127, L238




SHT 1 OF 2

BD. 2

INTERDATA

A	RELEASED
B	REV PER DCN
C	REV PER DCN
D	REV PER DCN

8222
8254
8496



* (2) CAPACITORS: SELECTED FOR CABLE MATCHING
(LONG COAX RUNS - USERS OPTION.)

JHT ZOFZ BD-2

DC NOT SCALE DRAWING	
(272392)	
93306	440
NEXT ASSY	FIRST USED
MATERIAL	
FINISH	

UNLESS OTHERWISE SPECIFIED
DIMENSIONS ARE IN INCHES
DRAWING BY: [REDACTED]
ORIGINATOR: [REDACTED]
TWO PLATE: [REDACTED]
THREE PLATE: [REDACTED]
ANGLES: [REDACTED]
REMOVED AND REWROTE
BREAK AWAY ON SHARP ANGLES

SCHEMATIC -
LINE MEMORY &
CHAR. GENERATOR

D 02-310 D	
NONE 14 of 32	

8

7

6

5

4

3

2

1

INTERDATA

D

I

C

B

A

A

D


C

B

A

933061

B	REV B REDRAWN	8222
C	REV PER DCN	8254
D	REV PER DCN	8496



NOTES:

- △ APPLICABLE DASH NUMBER AND REVISION LEVEL TO BE MARKED ON BOARD AT ASSEMBLY.
2. INSERT GRIPLETS IN HOLES WITH SQUARE LAND AREA BEFORE COMPONENT INSERTION.
3. SOLDER COMPONENTS TO CIRCUIT SIDE OF BOARD PER PARAGRAPH 4.3.2 OF TEC WORKMANSHIP MANUAL.
4. .050 MAX SOLDER OR LEAD PROJECTION ON CIRCUIT SIDE OF BOARD.
- △ ALL TRANSISTOR CANS TO HAVE SPACERS UNDERNEATH.

PARTS LIST ISSUED

SHT 1 OF 1

NEXT ASSY		FIRST USE	
DRAWING NO.		D 02-310 D	
D 02-310 D		2/1 SHEET 15 32	

8

7

6


5

4

3

2

1



INTERDATA

990042



A RELEASED
B REV PER DCN
C NO CHG - SEE DCN
D REV PER DCN

8224
8414
8497

NOTES
UNLESS OTHERWISE SPECIFIED, ALL
RESISTORS ARE 1/4W 5%
2 LAST REFERENCE DESIGNATION USED
C 3, R29, Q4, CR4, P 7, L249

+5V	1	2	+5V
-5V	3	4	-10V
+15V	5	6	-15V
2 SPACE	7	8	EXCSPG
2 SPACE	9	10	INHDSP
2 DBLM	11	12	DBLM 2
2 DBLM	13	14	DBLM 4
2 DBLM	15	16	DBLM 6
2 DBLM	17	18	CHDET
CLRSCN	19	20	PGSTOP
2 DBPM	21	22	DBPM 2
2 DBPM	23	24	DBPM 4
2 DBPM	25	26	DBPM 6
2 DBPM	27	28	
29	30		LMCLK
31	32		
33	34		
35	36		
37	38		LMLOAD
39	40		PMLOAD
CA - I	41	42	
CA + I	43	44	DECPR
LFCOL	45	46	ST2448
OPRBEL	47	48	SETLMC
49	50		
I LSBCCT	51	52	NSBCCT
	53	54	
	55	56	PGCLKA
	57	58	PICLR
	59	60	ENAB80
DOT A	61	62	DOT B
DOT C	63	64	DOT D
DOT E	65	66	DOT F
SCAN A	67	68	SCAN B
SCAN X	69	70	ROWEN
DOT 1	71	72	DOT 2
DOT 3	73	74	DOT 4
DOT 5	75	76	DOT 6
DOT 7	77	78	DGRST
E SYNC	79	80	72-80
H SYNC	81	82	VSYNC
	83	84	'2 MHZ
GND	85	86	GND
PG NAME	PIN	NAME	PG


CHIP TYPE	LOCATION
7400	A03, 13, 23, 43, 53
7408	A73
7451	A02, 22, 42, (A62)
74H00	A12, 52
74H04	A72
74H74	A64, 74
0009	A70, 71
1404	A00, 01, 10, 11, 20, 21, 30, 31, (A40, 41, 50, 51, (A60, 61))



990042

REVISONS			
REV	DESCRIPTION	DCN	APPRO DATE
A	RELEASED	—	Jan 1968
B	REV PER DCN	8224	Jan 1968
C	NO CHG - SEE DCN	8414	Feb 1968
D	REV PER DCN	8497	Feb 1968

INTERDATA



* NORMAL CONFIGURATION : A60, A61, A62 NOT USED
 JUMPER (NEAR A52 PIN 7) IS USED
 R7, R20, R21 NOT USED.

(272393)	440	SCHEMATIC - PAGE MEMORY
933062	REV D	BD-3
NEW ASSY	REV B	SIZE 02-310
1/1	1/1	SCALE 1/1 or 32


INTERDATA

933062

A RELEASED
B REV PER DCN
C REV PER DCN
D REV PER DCN

6-12-71
8224 Rev 1
8418 Rev 1
8497 Rev 1

COMPONENTS A60, A61, A62, R7, R20 & R21
ARE NOT USED FOR NORMAL CONFIGURATION.





NORMAL CONFIGURATION: JUMPER INSTALLED.

PARTS LIST ISSUED

SHT 1 OF 1

TITLE P.W. ASSY-		
PAGE MEMORY		
TTY		
3-12-71	SIZE	DRAWING NO
D	02-310	D
S-4 2/1 18 32		





INTERDATA

A RELEASED, PROTO LAYOUT
B REVISED PER DCN
C REV PER DCN
D B/M CHG ONLY

8225
8253
8213

990043

SHT 2 OF 3

BD.4


SCHEMATIC -
PAGE CONTROL

NOT SCALE DRAWING		PRINTED OTHERWISE SPECIFIED	
PRINTED IN INCHES		INCHES ARE IN HUNDREDTHS	
S	(272394)	K	M
P4-8	440	N	P
EXCSPG	-	R	
ZERO	-		
933063		HST USEU	
FINISH			

D 02-310 D
20 OF 32

INTERDATA

A RELEASED, PROTO LAYOUT
 B REVISED PER DCN
 C REV PER DCN
 D B/M CHG ONLY
 8225
 8253
 8413 1/7/77




SHT 3 OF 3

BD.4

SCHEMATIC -
PAGE CONTROL

D 02-310 D

21 OF 32




INTERDATA

933063

A RELEASED
B REV PER DCN 8225
C REV PER DCN 8253
D B/M CHG ONLY 8413

2723 SN [REDACTED]

94C



NOTES

- 1 APPPLICABLE DASH NUMBER AND REVISION LEVEL TO BE MARKED ON BOARD AT ASSEMBLY
- 2 INSERT GRIPPLETS IN HOLES WITH SQUARE LAND AREA BEFORE COMPONENT INSERTION
- 3 SOLDER COMPONENTS TO CIRCUIT SIDE OF BOARD PER PARAGRAPH 4.3.2 OF TEC WORKMANSHIP MANUAL.
- 4 050 MAX SOLDER OR LEAD PROJECTION ON CIRCUIT SIDE OF BOARD

PARTS LIST ISSUED

547 10F1

TITLE P.C.B. ASSY-

PAGE CONTROL TTY


4-28-71 SIZE DRAWING NO
D 02-310 D
01/14/74
6227 SCALE 1/1 SHEET 22 OF 32

INTERDATA


B REVISED, REDRAWN 8227
 C S/M CHG ONLY 8405
 D REV PER DCN 8495
 E REV PER DCN 8534

NOTES
 1 UNLESS OTHERWISE SPECIFIED, ALL RESISTORS ARE 1/4 W, 10%
 2 LAST REFERENCE DESIGNATION USED: C18, R29, C1, Q2, S3, Y1, F116, F217, F339, F436



3 UNLESS OTHERWISE SPECIFIED, ALL DIODES ARE TEC 102



UNUSED ELEMENTS



CHIP TYPE	LOCATION
7400	A01, A04, A13, A41, A71, A93
7404	A30, A63, A101
7408	A00, A31, A62, A81
7410	A02, A72, A102
7430	A10, A14, A32, A42, A43, A44
7432	A03, A11, A12
7474	A24, A50, A51, A60, A61, A62, A73, A91, A92
7475	A33, A34
7486	A64
7495	A53, A54
74123	A40
74177	A70, A82, A83, A100, A103, A104
74193	A22, A23




SHT 1 OF 4

BD.5

SCHEMATIC -
FUNCTION CONTROL

D 02-310 E
 23 OF 32

INTERDATA



REVISIONS			
REV	DESCRIPTION	BCN	APD
B	REVISED, REDRAWN	0227	10/10/67
C	B/M CHG ONLY	0408	10/10/67
D	REV PER DCN	0408	10/10/67
E	REV PER DCN	0534	10/10/67

(272741)	
933067	440
PRINTED 2	
FINISH	

TITLE
SCHEMATIC -
FUNCTION CONTROL




SIZE DRAWING NO. D 02-310 E
SCALE SHEET 24 OF 32

SHT 2 OF 4

BD.5

INTERDATA

B	REVISED, REDRAWN	8227
C	B/M CHG ONLY	8408
D	REV PER DCN	8496
E	REV PER DCN	8534




SHT 3 OF 4

BD.5

SCHEMATIC—
FUNCTION CONTROL


D 02-310 E
25 32



(272741)
933067 440

INTERDATA

B REVISED, REDRAWN	8227
C B/M CHG ONLY	8405
D REV PER DCN	8495
E REV PER DCN	8534




SHT 4 OF 4

BD.5

SCHEMATIC-
FUNCTION CONTROL


02-310 E
26-F 32



8 | 7 | 6 | 5 | 4 | 3 | 2 | 1

REVISIONS							
REV.	DESCRIPTION	DCN	APPRO DATE				
B	REV B REDRAWN	8227	JWW/CJW/JZ				
C	B/M CHG ONLY	8405	D-4 96/6/1				
D	REV PER DCN	8495	96/6/1				
E	REV PER DCN	18534	JWW/VZB/JS				

T-933067




NOTES:

- 1. APPROPRIATE DASH NUMBER AND REVISION LEVEL TO BE MARKED ON BOARD AT ASSEMBLY.
- 2. INSERT GRIPPLETS IN HOLES WITH SQUARE LAND AREA BEFORE COMPONENT INSERTION.
- 3. SOLDER COMPONENTS TO CIRCUIT SIDE OF BOARD PER PARAGRAPH 4.3.2 OF TEC WORKMANSHIP MANUAL.
- 4. .050 MAX SOLDER OR LEAD PROJECTION ON CIRCUIT SIDE OF BOARD.
- 5. CEMENT CRYSTAL TO BOARD USING S-254 RESIWELD.
- 6. ALL TRANSISTOR CANS TO HAVE SPACERS UNDERNEATH.

PARTS LIST ISSUED

SHT 1 OF 1

P.C.B. ASSY— FUNCTION CONTROL TTY	
58472	D 02-310 E



8

7

6

5

4

3


2

1

INTERDATA

990045


REVISIONS			
REV	DESCRIPTION	DCN	DATE
A	RELEASED, PROTO LAYOUT	8226	12/10/72
B	REVISED PER DCN	8255	7/6/73
C	REVISED PER DCN	8414	7/6/73
D	NO CHG - SEE DCN	8425	7/6/73
E	NO CHG - SEE DCN	8490	7/6/73
E	CHG ON B/M ONLY	8490	7/6/73



DO NOT SCALE DRAWING	
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES AND TOLERANCES ARE FRACTIONAL DECIMALS ONE PLACE TWO PLACES THREE PLACES ANGLE	
(272742)	
933068	440
NEXT ADRY	FIRST USED
MANUAL	
FINISH	
REMOVE ALL BURRS BREAK ALL EDGES AND SHARP CORNERS	

TITLE	
SCHEMATIC— TTY INTERFACE	
SIZE	DRAWING NO
D	02-310
REV	E
SCALE	Sheet 29 of 32

INTERDATA



SHT 3 OF 3 BD 6

DO NOT SCALE DRAWING	
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES AND TOLERANCES ARE ±0.01	
FRACTIONAL DIMENSIONS ARE IN INCHES	
ONE PLACE (10)	
TWO PLACE (100)	
THREE PLACE (1000)	
ANGLES	
REMOVE ALL BURRS, BREAK ALL EDGES AND SHARP CUNNERS	

TITLE SCHEMATIC -
TTY INTERFACE

SIZE D 02-310 E


DATE 30 32

8 | 1 | 7 | 6 | 5 | 4 | 3 | 2 |

INTERDATA

933068

B	REV B REDRAWN
C	REVISED PER DCN
D	REV PER DCN
DI	REV PER DCN
E	CHG ON B/M ONLY



(272742)	440	FIRST USED
990045		
NEXT ASSY		

D 02-310 E

0-30-72 DRAWING NO.
01-00-72 SHEET 1 OF 32

8

7

6

5

4

3

2

1

INTERDATA

930073

REVISIONS			
REV	DESCRIPTION	INN	APPL
A	RELEASED		100%

D

D

C

C

A


B

B

B

A

A



NOTES:

- 1. APPLICABLE DASH NUMBER AND REVISION LEVEL TO BE MARKED ON BOARD AT ASSEMBLY.
- 2. SOLDER COMPONENTS TO CIRCUIT SIDE OF BOARD PER PARAGRAPH 4.32 OF TEC WORKMANSHIP MANUAL.

SHT 1 OF 1

DO NOT SCALE DRAWINGS		
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES AND TOLERANCES ARE		
FRACTIONS		
ONE PLACE	0	
TWO PLACES	.00	
THREE PLACES	.000	
ANGLES		
NEXT ASSY. FIRST USED		
MATERIAL		
FINISH		
DO NOT SCALE DRAWINGS UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES AND TOLERANCES ARE		
FRACTIONS		
ONE PLACE	0	
TWO PLACES	.00	
THREE PLACES	.000	
ANGLES		
REMOVE ALL BURRS, BREAK ALL EDGES AND SHARP CORNERS		
0-1-72	SIZE	DRAWING NO.
2-1-72	D	02-310 A
SCALE		32 in 32