# IRONIGS

IV1625 FOUR-PORT SERIAL I/O BOARD

UserGuide



# IV1625 FOUR-PORT SERIAL I/O BOARD

Description: IV1625-1.002 manual

Ironics part number: 700008 Release date: 03-86

(c) Copyright IRONICS INC., 1986 All rights reserved.

This manual is intended for use with IV1625 boards of revision level 1.0.

•

This manual has been carefully checked for accuracy. We can, however, assume no responsibility for errors, nor can we assume any liability which arises from the use or application of this board.

As part of our continuing effort to improve the quality of the Ironics VMEbus productivity series, we solicit comments, criticism and suggestions of our customers. We would greatly appreciate your taking the time to provide us with any feedback. Your comments, positive or negative, about the manual, hardware or software are especially welcome. Send your remarks to:

Ironics Incorporated Quality Assurance 798 Cascadilla Street Ithaca, New York 14850

# CONTENTS

0.			-1 -3
1.	GENER 1.1 1.2 1.3 1.4	History and System Integration	-1 -3 -3 -4
2.	INSPE 2.1 2.2 2.3 2.4	Unpacking Instructions	-1 -3 -3 -6 -6
3.	THEOR 3.1 3.2 3.3 3.4 3.5	Board Control Logic	-1 -3 -4 -4 -5
4.	CONF: 4.1 4.2 4.3 4.4	Base Address Selection	-1 -3 -3 -4 -5
5.	IV16	25 IN THE UNIX ENVIRONMENT	-1
6.	INTE	GRATION WITH THE IV1600/s6	-1
Appe	endix	A PARTS LIST A	-1
Appe	endix	B BOARD LAYOUT B	-1
Appe	endix	C PLA TABLES C	-1
Appe	endix	D SCC INITIALIZATION D	-1
Appe	endix	E SHUNT DESCRIPTION E	-1
Appe	endix	F P2 PINOUT F	-1
Appe	endix	G IV1625 SCHEMATICS G	-1

Appendix H IV1625 SIO MODULES..... H-1

# LIST OF FIGURES

Figure	2-1.	P2 Cable	Installa	ation	2-4
Figure	4-1.	CL/RS-422	2 Signal	Selection	4-5

# LIST OF TABLES

TABLE	1-1.	IV1625 Technical References	1-5
TABLE	2-1.	P2 Cable Connections	2-4
TABLE	3-1.	IV1625 PLA Descriptions	3-3
TABLE	3-2.	SIO Module TTL Signals	3-5
TABLE	4-1.	Addressing	4-3
TABLE	4-2.	SCC Registers	4-4
TABLE	4-3.	Interrupt Level Selection	4-4
TABLE	4-4.	20 mA/RD-B Selection	4-5
TABLE	C-1.	IV-1625 4-SIO Interupter	C-3
TABLE	C-2.	IV1625 4-SIO Board select	C-4
TABLE	H-1.	SIO Modules	H-3

# 0. NOTES TO USERS OF IRONICS PRODUCTS

0-2

#### 0.1 How to use this manual

This manual is intended to provide both prospective and current users of IRONICS products with the information about the IV1625 Four Port SIO Board and other multiprocessing family boards.

The manual is organized as follows:

CHAPTER 1	provides	general	information	and	systems
	integrati	ion notes	s <b>;</b>		

CHAPTER 2 provides a procedure for installing and on site functional verification of most board features;

CHAPTER 3 provides a basic theory of board operation;

CHAPTER 4 provides detailed configuration information;

CHAPTER 5 provides UNIX application information;

CHAPTER 6 provides special integration instructions for applications involving the IRONICS IV1600 System Foundation Module.

Additional product information including chip information, selected PLA tables, and schematics is provided in the appendices.

Before attempting to integrate a board into your target system, we recommend the following steps:

- [1] read the manual. familiarity with the THEORY OF OPERATION (chapter 3) will speed the process of integration;
- [2] read and follow the UNPACKING, INSPECTION, and FUNCTIONAL CHECKOUT procedures outlined in chapter 2 before attempting a custom configuration;
- [3] follow the configuration instructions in chapter 4 for custom configurations.

0 - 4

# 1. GENERAL INFORMATION

1-2

#### 1.1 History and System Integration

The IV1625 4-SIO board is designed to provide VMEbus access to serial communication channels. The IV1625 plugs into the VMEbus backplane (Pl and P2) as a DTB slave module and provides 4 serial I/O channels. The board provides VMEbus Al6, D8 interface and will generate interrupt requests on any VMEbus interrupt request level (IRQ1-7).

#### 1.2 Features

The IV1625 4-SIO board provides the following features:

- ♦ Four Full Duplex Multiprotocol Serial I/O Ports;
- ♦ VMEbus Interrupter;
- Complete VMEbus DTB slave Al6, D8;
- ★ Two Z8530 Dual Channel Serial Communication Controller (SCC);
- Independent Software Programmable Baud Rates for Rx and
   Tx;
- Data Rates to 1 MBPS;
- Mulitdrop Monitor Modes;
- ♠ Full Modem Control;
- \* ASYNC, BiSYNC, SDLC Protocols;

#### 1.3 Specifications

VMEbus Interface

DTB slave: A16, D8

Interrupter; levels 1-7, static

Addressing

PLA programmable base address, standard = 7Bxx. Offset address is jumper selectable:

xx80 xxC0

xxA0 xxE0

PLA base addresses available are:

7Bxx FBxx 7Fxx FFxx

Baud Rates

Software programmable for all rates up to 1 Megabaud Digital phase locked loop clock recovery for synchronous protocols below 256 kbaud.

Protocols

ASYNC BISYNC SDLC

Data Encoding

NRZ NRZI BIPHASE MANCHESTER

Software Support

Unix system V driver available for full duplex asynchronous communications.

Electrical Interface

Programmable by changing interface modules. RS-232, RS-422 and Current Loop modules are available.

Physical

Double Wide Eurocard format.

Temperature - 0 to 55 deg.C operating

Humidity - 0 to 85% noncondensating

Power

+5 volts at 1.5 Amps max +12 volts at 0.2 Amps max -12 volts at 0.2 Amps max

#### 1.4 Technical References

The following references will be useful to users of the IV1625. Each are available from the vendor listed.

TABLE 1-1. IV1625 Technical References

MANUAL	VENDOR			
VMEbus Specification (Rev B) Z8530 Data Sheet Z8530 SCC Technical Manual Z8530 SCC Application Note	Motorola Zilog Zilog * Zilog			
* provided by Ironics				

The VMEbus specification is a valuable reference for anyone working with the bus. It describes the electrical, mechanical and timing requirements to operate the bus. This is the specification to which the Ironics IV1625 was designed.

The data sheet addresses mostly the electrical operation of the SCC. It provides basic pinout information, internal register information and an introduction to operation.

The Z8530 technical manual provides in depth information on programming and operation of the SCC. All operating modes are explained. This reference must be read by any user who will be programming the SCC. A copy is included with the IV1625.

The Application note provides a worksheet and an example of how to initialize each communication channel.

1-6

•

2. INSPECTION, INSTALLATION, AND CHECKOUT

#### 2.1 Unpacking Instructions

All IRONICS products are manufactured in a static-free environment to insure minimal degradation in to component performance due to electrical discharge. All boards are shipped in lead-shielded wrapping for protection during shipping. The following precautions should be observed before unpacking:

- [1] All board handlers should be properly grounded and working in static-free work areas.
- [2] Boards should be handled by board edges, avoiding contact with all connector surfaces.
- [3] Avoid touching all CMOS components.

#### 2.2 Inspection

After removing the board from its protective wrapping, visually inspect the board. Any loose debris (packing foam, etc.) should be be removed from the board surface. Inspect the following:

- [1] Check all chips (EPROMs and PLAs) for loose seating. Apply even pressure on top of chip to reseat, if necessary.
- [2] Check socketed chips for bent pin legs or bad connections.
- [3] Check bottom of the board for broken or loose jumper wires (if present).
- [4] Check the board surface for warping.

Report any serious board irregularities IMMEDIATELY to:

Ironics Incorporated Quality Assurance 798 Cascadilla Street Ithaca, New York 14850

(607) 277-4060

#### 2.3 Installation

The IV1625 is shipped with four SIO modules attached to the board. The user should verify that all are seated correctly and completely. IV1625 shunts are placed according to the table in Appendix E. If possible, the should verify that the board operates before moving shunts. Cables are also supplied according to SIO modules ordered. Cables should be installed on the backplane, rows A and C. Appendix F describes the P2 pinout. Cables are constructed with the brown

indicating pin 1 (as of 6/6/85). Plans include changing to grey cable with a red stripe indicating pin 1. The following table describes the cable connections.

TABLE 2-1. P2 Cable Connections

Channel	P2 Pins	Cable Pin l
1 2	A1-A16 A17-A32	Al Al7
3	C32-C17	C32 C16
	C10-C1	CIO

#### 2.4 Functional checkout

#### 2.4.1 Hardware

The board may be checked out to insure that it operates over the VMEbus by reading its registers with the CPU board monitor. The board contains two registers per channel (8 register per board) residing on odd bytes. The following code will work with the Ironics Imon68 monitor assuming standard board address PLA's and factory shunt configuration.

```
Imon68  v1.2U> MM FF7B81;O
FF7B81 00 ? <cr>
FF7B83 00 ? <cr>
FF7B85 00 ? <cr>
FF7B87 00 ? <cr>
FF7B89 00 ? <cr>
FF7B8B 00 ? .<cr>
Imon68  v1.2U>
```

The interface to the Z8530's may be verified by writting into a r/w register and verifying the data. The example below writes the pattern AA into r/w register 12 and verifies the data.

#### 2.4.1.1 SIO Modules

The IV1625 contains 4 Serial IO (SIO) modules which convert the TTL signals from the Z8530 SCC chips to proper electrical levels specified by the electrical protocol. The available SIO modules come in RS-232, RS-422 and Current Loop. The four modules ordered with the board should be properly installed on the IV1625. Be sure that the modules are seated securely.

### 2.4.2 Software

should be done by coding the Software checkout initialization routines found in Appendix D. initialization routines puts the board in a state where four ports will operate in full duplex mode. data asynchronously at 9600 baud. transferring

initialization does not generate interrupts so the status port must be polled. The user may modify the code to change operating parameters.

To verify operation, channels 1 and 2 should be connected and channels 3 and 4 should be connected back to back. After initialization data should be transferred between the connected channels in both directions.

Following that, the user may wish to enable interrupts, at that point the SCC must be loaded with interrupt vectors, enable interrupts on the desired condition and set the master interrupt enable bit (MIE). Interrupts should ensue.

#### 3. THEORY OF OPERATION

#### 3.1 Board Control Logic

Much of the on-board control logic is contained within high-density programmable logic arrays (PLA's). The following table describes the PLA's on the IV1625 and their function. Complete PLA tables are provided in Appendix C.

TABLE 3-1. IV1625 PLA Descriptions

PLA #	Device Type	Designator	Description
229.0	82S153	U9	Interrupt Control
22A.0	82S153	U10	Address-R/W Decode
			1

Logic to control timing is provides with two shift registers, (U6 & U7) and one binary counter (U15). The board also contains a small number of logic gates and flip flops used mostly for synchronization.

#### 3.2 Addressing

The IV1625 responds to short address (A16) requests on odd bytes (DS0\* asserted) and puts data on data lines D0-D8. The board decodes and responds to address modifier codes 29H and 2DH, providing short address data access for either supervisor or non-privileged accesses.

The address decode PLA (Ul0), monitors VMEbus signals A06-A15, address modifiers AM0, AM1, AM3, AM4 and AM5, WRITE\*, DS0\*, RESET\* and IACK\*.

Address lines A05 and A06 may by modified (inverted) by shunts to allow four boards to be addressed with the same PLA program.

When the programmed address is perceived during a DTB cycle, Ul0 will assert either RD or WR and the correct CE signal for the SCC being addressed. Ul0 monitors BLOCK\* (see timing) and will hold off selecting the SCC's until it goes high.

When RESET\* is asserted, UlO asserts both RD and WR providing the SCC reset condition.

Board addressing is disabled during interrupt acknowledge (IACK\*) cycles.

Address line A02 drives the SCC pin A/B\* to select the channel in the SCC. Address line A01 drives the SCC pin

 $D/C^*$  to select the command or data register. Address line A03 is not used during address selection so A03 may be 0 or 1.

When UlO asserts a chip enable (CE) signal to the SCC the data buffer (Ul) is enabled. The direction is based on the level of the VMEbus WRITE\* signal. The IV1625 contains a board select LED which lights when the data buffer is enabled.

#### 3.3 Timing

The board requires the VMEbus SYSCLK signal to generate DTACK, control access to the SCC's and to supply the required clock, PCLK, for the Z8530 SCC's.

PCLK is derived by dividing the 16Mz SYSCLK by four via the binary counter (U15). PCLK is a 4 MHz signal.

DTACK is generated via a shift register (U6). It is asserted 8 system clock pulses (500 nsec) after the data buffer (U1) is enabled connecting the SCC to the bus.

The Z8530 requires 6 PCLK cycles plus 200 nsec (1.70 microseconds) for precharge time between bus transactions involving the SCC. This is implemented with the BLOCK\* signal generated from a shift register (U7). When BLOCK\* is low, all accesses to the SCC's are held off. When the board is addressed, BLOCK\* stays high until DTACK is generated, then BLOCK\* stays low for 1.75 microsecond blocking off further board access. After that period BLOCK\* goes high and any reads or writes may be serviced.

During read and write cycles, the RD and WR SCC signal assertion is held off for 125 nanoseconds after CE is asserted and the data buffer is enabled.

During a write cycle, the WR SCC signal is de-asserted concurrently with DTACK being asserted.

During a read cycle, the RD and CE SCC signals remain valid after DTACK is asserted and until the VMEbus signal DS0\* is removed by the VMEbus master.

#### 3.4 Interrupter

Each SCC may generate VMEbus interrupt requests via their INT pins. Interrupts are combined and connected to IRQ1-7 via shunts J5-11. The SCC's have an INTACK pin on which interrupts are acknowledged. When INTACK and RD are asserted, the SCC will put a pre-programmed interrupt

vector on data lines D0-D8.

The interrupt control PLA (U9) monitors interrupt requests from the SCC's INT pins. When an interrupt handler on the bus asserts interrupt acknowledge (IACK\*), U9 verifies that an SCC interrupt is pending and the VMEbus acknowledge is at the correct level, by comparing A1, A2 & A3 to J19, J16 & J13. Following that, U9 will assert INTACK and RD for the interrupting SCC and enable the data buffer so the SCC can put the vector on the bus.

#### 3.5 Serial I/O

The I/O pins for each channel of the SCC are wired to sockets into which Ironics Serial I/O modules are inserted. The modules drive or are driven by the following SCC signals as indicated by the I/O (input or output) column. This end of the SIO modules is referred to as the TTL level side.

SCC		SIO	
Signal	I/O	Pin	Description
_		2	+5V
Rx	I	3	Received Data
-	-	4	-12V
Тx	0	5	Transmitted Data
_	-	6	+1 2V
CTS	I	7	Clear To Send
RTS	0	9	Request To Send
DTR	0	11	Data Terminal Ready
DCD	ľ	13	Data Carrier Detected
TRXC	I/O	17	Transmit/Receive Clock
RTxC	I	19	Receive/Transmit Clock

TABLE 3-2. SIO Module TTL Signals

The SIO Modules convert the TTL level I/O lines from the SCC to the proper level signals for the electrical interface specified by the module. Currently RS-232, RS-422 and Current Loop are supported. At the present time, the TRxC and RTxC signals are not handled by the SIO modules. These signals, if required, may be jumpered from the SIO input to outputs. Ordering information for SIO modules is presented in Appendix H.

The second socket the SIO module is inserted into, drives signals on rows A and C of the VMEbus P2 connector. Cables specified for the particular electrical interface are connected to P2 and may be mounted on the system

enclosure. Different modules may be mixed on an IV1625. Appendix H contains ordering information.

Space is provided (P12, P13, P14, P15) to allow insertion of a row of mass term pins (.1 x .1) to the electrical interface end of the SIO modules. A mass term cable to a DB-25 connector may be plugged in and brought out the front of the board. This eliminates the need for P2 connections. The mass term connectors may be assembled on the board at the factory, please specify the on board mass term option when ordering.

# 4. CONFIGURATION GUIDE

#### 4.1 Base Address Selection

The standard base address for the IV1625, as decoded by the address decode PLA (U10) and shunts as shipped is set to 7880. The board contains shunts to allow up to four boards to be addressed with the standard PLA. The following table describes the shunt selection assuming a standard PLA.

Shunt Base Address J15 J18 J17 J14 out in out 7B80 in out in in out 7BA0 7BC0 in out out in **7BE0** out in out in

TABLE 4-1. Addressing

#### 4.2 SCC Registers

Each SCC channel has two read/write registers that are 16 internal write registers and to access internal read registers. The first r/w register is the command register. When read, it provides the data in internal register RRO, the status register. When written the data goes into register WRO, the command register. Writing to the command register (WRO) attaches register to the command register for reading and writing. For example writing a 3 to WRO would select internal register 3 (RR3 & WR3), so if the next cycle is a write the data written to the command register (WRO) would go into Likewise if the next cycle is a read, the data read from the command register (RRO) would be the contents of RR3.

Reading the command register without first writing a register yields the contents of the status register (RR0).

The other register, called the data register, provides direct read/write access to the internal receive (RR8) and transmit (WR8) registers.

The following table describes the registers and their addressing as shipped.

TABLE 4-2. SCC Registers

Channel	Register	Address
1	Command	7B85
1	Data	7B87
2	Command	7B81
2	Data	7B 83
3	Command	7B 9 5
3	Data	7B97
4	Command	7B 91
4	Data	7B93

### 4.3 Interrupter

The VMEbus level that interrupt requests will be directed to may be selected by the user. This level is reflected with shunts J5-J11, J13, J16 and J19. Only one shunt between J5 and J11 can be inserted to assure proper interrupt operation. If J5-J11 are all vacant, the board will never generate VMEbus interrupt requests and any interrupt request pending on either SCC will remain pending. The following table describes the jumpers for each interrupt request level.

TABLE 4-3. Interrupt Level Selection

Level	Insert	J13	J16	J19
	Only	(A03)	(A02)	(A01)
IRQ1 IRQ2 IRQ3 IRQ4 IRQ5 IRQ6 IRQ7	J11 J10 J9 J8 J7 J6 J5	in in in out out out out	in out out in in out out	out in out in out in out out

#### 4.4 SIO Module Special Signals

order to fit the signals for all interfaces, two signals, 20 milliamp Current Source for the Current Loop module and RD-B for the RS-422 module, are multiplexed on one P2 pin. Shunts J1-J4 configure The the signal selection for channels 1 to 4. position does not matter if RS-232 SIO modules are being used. The shunts are configured in a 1x3 fashion, and with bezel side of the board facing you, pin 1 is to the left. There are two positions, 1 and 2 shown in the following figure.

[] 1 0 2 0

Figure 4-1. CL/RS-422 Signal Selection

The following table describes the shunts that must be inserted to match the SIO module used.

Channel Module Signal Shunt Jl position 1 1 Current Loop 20 mA 1 RS-422 RD-B Jl position 2 2 20 mA J2 position 1 Current Loop 2 RS-422 RD-B J2 position 2 3 Current Loop 20 mA J3 position l 3 RS-422 RD-B J3 position 2 4 Current Loop 20 mA J4 position l 4 RS-422 RD-B J4 position 2

TABLE 4-4. 20 mA/RD-B Selection

4-6

### 5. IV1625 IN THE UNIX ENVIRONMENT

5-2

The IV1625 may operate in the UNIX environment. Interrupt handling under UNIX requires modification to the UNIX kernel. The Ironics Unix development system provides a means for modifying the kernel in such a manner to allow the integration of new device drivers. The driver consists of seven routines, initialization, open, close, read, write, control and interrupt.

The Initialization routine resets the on board chips (SCC's) and puts the board into a standard state. Each channel is activated for asynchronous operation at 9600 baud, 8 bits/character, 1 stop bit. The internal baud rate generator is selected (x 16 clock) and the output is sent to the TRxC pin (for debug purposes). Interrupts for Rx, Tx, Ext/Sta are not enabled but the MIE (Master Interrupt Enable) is enabled. The interrupt vector is set for each channel and the vector is modified to reflect status.

During Open, DTR and RTS are turned on, Autoenables is turned on and Rx and Tx interrupts are enabled.

The Close routine turns off RTS and DTR and disables Rx and Tx interrupts.

Read and Write call the UNIX terminal line switch which calls the proc routine to actually do the I/O.

The Control routine calls the param routine to set the termio(7) parameters.

There are four Interrupt routines. The parameter passed to then by the interrupt dispatch identifies the device (channel) on which the interrupt occurred. Receive and Transmit interrupt routines are in place. Routines for EXT/STA and SPEC conditions do no processing but simply reset the interrupt. The SCC's are not programmed to generate these interrupts and under normal circumstances they should not occur. As shipped, the IV1625 is configured to interrupt on request level IRQ2, this is a requirement for operation under UNIX.

The driver has been integrated into the kernel and occupies the slot for major device number 7. The minor devices are 0-3 for the first board and 4-7 for the second board and so on.

Ironics will supply a kernel with the drivers for 1 IV1625 integrated into it. The kernel should be ordered with the system to allow factory checkout. Field upgrades are not supported. Other kernels or configuration may be proposed to the System Support Group.

Reconfiguration source code includes the standard IV1600 drivers and configuration files in addition to the IV1625 drivers. The IV1625 code is contained in two files, a header file, 1625.h and the 'C' file, 1625.c.

It is important to remember that having an IV1625 operating in the UNIX environment does not make the system capable of supporting 8 users. The system is optimized for 4 users and serious degradation will occur with more that the original 4 users.

## 6. INTEGRATION WITH THE IV1600/s

In order to operate the IV1625 in the VMEbus card cage supported by the IV1600 several modification may have to be made.

If the IV1625 is to generate interrupts the IACKIN/IACKOUT daisy chain must be in place. This is done by inserting a jumper on the backplane pins for each slot between the IV1600 and the IV1625 which is unoccupied or occupied by a board which does not contain an interrupter (i.e. a RAM board), not including the slot which contains the IV1625.


The IV1600 must be enables via software (IMASK\*) and hardware (shunts) to accept VMEbus interrupts. Note also that U26 (IV1600, rev 1.3) must be PLA program revision 233.1 or greater.

As shipped the IV1625 is configured to interrupt at request level IRQ2. This is a requirement for operation under UNIX.

## Appendix A PARTS LIST

Mfr Pn	Ref des	Description
74F245	Ul	octal transceiver
74F244	U 2	octal buffer
74F20	U3	dual 4 input NAND
74F10	U 4	tri 3 input NAND
74F38	U 5	quad 2 input NAND
74LS164	U7 <b>,</b> U6	8 bit shift register
74F240	U 8	octal inverter buffer
82S153	U 9	Interrupter 229.0
82S153	U10	Bus Interface 22A.0
74LS375	Ull	quad bistable latch
Z8530	U12,U13	Dual SCC
74F74	U14	dual flip flop
74LS161	U15	4 bit binary counter
74F00	U16	quad 2 input NAND
	P3, P5, P7, P9	2 strips of 10 socket pins on .1"
	P4, P6, P8, P10	2 strips of 13 socket pins on .1"
	P11, P12, P13, P14	26 pin dual row header
	P1, P2	DIN VME connectors
	•	
	J1-J7	7 position dual row header
İ	J8 <b>,</b> J9	2 2 position, dual row headers
İ	J12-J14	3 position, dual row header
1	J15-J22	3 3 pos., single row headers
	J23	strip of 2 header posts
	C1-C5	<pre>10 ufd./16V radial electrolytic</pre>
	C6-C21 :	.l ufd. dipguard
	CRl	MV5454A Green LED
	RN1	2.2K, 10 pin SIP
	Rl	470 ohm .25W 5%
	sUl2,sUl3	40 pin socket
	sU9,sU10	20 pin socket
		•
C01-1206-1.0		Printed Circuit Board
	•	Bezel+Hardware

## Appendix B BOARD LAYOUT



B-4

# Appendix C PLA TABLES

TABLE C-1. IV-1625 4-SIO Interupter

U 9

229.0 82S153 \*POL HLLLLHHHHL \*P 00 \*I ---LLLHH \*BI L----- \*BO .A..... \*P 01 \*I H--LLL-- \*BI L---- \*BO .A..... \*P 02 \*I -H-LLL-- \*BI L---- \*BO .A..... \*P 03 \*I --HLLL-- \*BI L-----L-- \*BO .A..... \*P 04 \*I L--LLL-- \*BI L----H---- \*BO .A...... \*P 05 \*I -L-LLL-- \*BI L----H--- \*BO .A..... \*P 06 \*I --LLLL-- \*BI L-----H-- \*BO .A..... \*P 07 \*I LLH---- \*BI ----LLH-- \*BO .....A \*P 08 \*I LHL---- \*BI ----LHL-- \*BO .....A \*P 09 \*I LHH---- \*BI ----LHH-- \*BO ......A \*P 10 \*I HLL---- \*BI -----HLL-- \*BO .....A \*P 11 \*I HLH---- \*BI ----HLH-- \*BO .....A \*P 12 \*I HHL---- \*BI -----HHL-- \*BO ......A \*P 13 \*I HHH---- \*BI ----HHH-- \*BO ......A \*P 14 \*I ---LLLHL \*BI L-----L \*BO ...AA.... \*P 15 \*I ---LLLLH \*BI L-----L \*BO ..A.A.... \*P 16 \*I ---LLLLL \*BI L-----L \*BO ..A.A.... \*P 17 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 18 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 19 \*I 00000000 \*BI 0000000000 \*BO AAAAAAAAA \*P 20 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 21 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 22 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 23 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 24 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 25 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA 26 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P \*P 27 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 28 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 29 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 30 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 31 \*I 00-000-0 \*BI -00-000000 \*BO AAAAAAAAA \*P D9 \*I 00000000 \*BI 0000000000 \*P D8 \*I ----- \*BI -----\*P D7 \*I ----- \*BI -----\*P D6 \*I ----- \*BI -----\*P D5 \*I ----- \*BI -----\*P D4 \*I 00000000 \*BI 0000000000 \*P D3 \*I 00000000 \*BI 000000000 \*P D2 \*I 00000000 \*BI 000000000 \*P D1 \*I 00000000 \*BI 0000000000 \*P D0 \*I ----- \*BI -----

TABLE C-2. IV1625 4-SIO Board select

Oct 16, 1984

Ulo 22A.0 82S153 \*POL HHHLHLLHHH \*P 00 \*I LLLLLLL \*BI HHH----LLH \*BO ....AA.... \*P 01 \*I LLLLLLH \*BI HHH----LLH \*BO ....A.A... \*P 02 \*I LLLLLLL \*BI HHH----HLH \*BO ...A.A.... \*P 03 \*I LLLLLLH \*BI HHH----HLH \*BO ...A..A... \*P 04 \*I ----- \*BI -----L \*BO ...AA.... \*P 05 \*I ----- \*BI ----L-LLH \*BO . . . . AA . . . . \*P 06 \*I ----- \*BI -----LLLH \*BO ....A.A... \*P 07 \*I ----- \*BI ----L-HLH \*BO ...A.A... 08 \*I ----- \*BI -----LHLH \*BO ...A..A... \*P \*P 09 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 10 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 11 \*I 00000000 \*BI 0000000000 \*BO AAAAAAAAA \*P 12 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 13 \*I 00000000 \*BI 0000000000 \*BO AAAAAAAAA \*P 14 \*I 00000000 \*BI 0000000000 \*BO AAAAAAAAA \*P 15 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 16 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 17 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 18 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 19 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 20 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA 21 \*I 00000000 \*BI 0000000000 \*BO AAAAAAAAA \*P \*P 22 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 23 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 24 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 25 \*I 00000000 \*BI 0000000000 \*BO AAAAAAAAA \*P 26 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 27 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA 28 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P \*P 29 \*I 00000000 \*BI 0000000000 \*BO AAAAAAAAA \*P 30 \*I 00000000 \*BI 000000000 \*BO AAAAAAAAA \*P 31 \*I 00-000-0 \*BI -0-0000000 \*BO AAAAAAAAA \*P D9 \*I 00000000 \*BI 0000000000 \*P D8 \*I 00000000 \*BI 0000000000 00000000 \*BI 000000000 \*P D7 \*I \*P D6 \*I ----- \*BI -----\*P D5 \*I ----- \*BI -----\*P D4 \*I ----- \*BI -----\*P D3 \*I ----- \*BI -----\*P D2 \*I 00000000 \*BI 0000000000 \*P D1 \*I 00000000 \*BI 0000000000 \*P D0 \*I 00000000 \*BI 0000000000

# Appendix D SCC INITIALIZATION

```
/* 1625.h
                        IV-1625 4-SIO Declarations 30 Oct 1984
  * Copyright 1984 Kevin J. Lynch, Ironics Incorporated
 /* Each IV-1625 contains two Z8530 SCC chips. Each chip contains two
  * ports. Each port is represented by two 8 bit registers
  */
 struct device {
         char s25_cont; /* control register */
char s25_xxx2; /* filler */
char s25_data; /* data register */
         };
 /* The following describes the character driver tables for the
  * IV-1625 4-SIO VMEbus card. Each card contains 2 Z8530 SCC's.
 #define S25ADDR
                                 0xFF7B80
                                                 /* boards base address
                                                 /* Number of channels
 #define S25CNT
 int s25 cnt = S25CNT;
 unsigned char s25 modem[S25CNT];
 struct tty s25 tty[S25CNT];
 struct ttyptr s25 ttptr[] = {
         S25ADDR+0x05, &s25_tty[0],
                                                /* chip 1 channel A */
                                               /* chip 1 channel B */
/* chip 2 channel A */
/* chip 2 channel B */
         S25ADDR+0x01, &s25_{tty}[1],
         S25ADDR+0x15, &s25_tty[2],
         S25ADDR+0x11, &s25 tty[3],
 };
                        4000000 /* 4 Mhz clock rate */
 #define S25 CLKRATE
                        0x5A /* Composite interrupt vector */
 #define S25 VECTOR
 /* Read register zero values */
 /* Transmit/Receive buffer status and External status */
                      0x01 /* Rx character available */
#define RO RXRDY
                               /* Zero count */
 #define RO_ZERO
#define RO_TXEMP
                        0x02
                                /* Tx Buffer empty */
                        0 \times 04
                                /* DCD */
 #define RO DCD
                        80x0
                                /* Sync - Hunt */
 #define RO_SYNHUN
                        0x10
                                /* CTS */
 #define RO CTS
                        0x20
                        #define RO TXUND
 #define RO BREAK
 /* Read register one values */
 /* Special receive Condition Status */
 /* Residue code 2 */
 #define R1 RC2
                        0x02
                                 /* Residue code 1 */
 #define Rl RCl
                       0x04
```

```
#define R1 RC0
                       80x0
                                /* Residue code 0 */
#define Rl PARER
                       0x10
                                 /* Parity Error */
#define Rl RXOVER
                                 /* Rx overrun error */
                       0x20
                                /* Framing error */
#define Rl FRAME
                       0 \times 40
                                /* CRC error */
#define Rl CRC
                       0 \times 40
                                /* End of frame (sdlc) */
#define Rl EOF
                       08x0
/* Read register two
 * Modified interrupt vector channel B, Unmodified channel A
 * bits 3
                2
                        1
                                Status high/Status low = 0
 * bits 4
                        6
                                Status high/Status low = 1
        0
                0
                        0
                                B Tx empty
        0
                0
                        1
                                B Ext/status change
        0
                1
                        0
                                B Rx ready
               1
                        1
        0
                                B Rx special condition
        1
               0
                       0
                               A Tx empty
        1
               0
                       1
                                A Ext/status change
        1
                1
                        0
                                A Rx ready
        1
                1
                       1
                               A Rx special condition
/* Read register three values */
/* Interrupr Pending bits */
#define R3 BEXT
                       0x01
                                 /* Channel B EXT - Stat IP */
#define R3 BTXIP
                                 /* Channel B Tx IP */
                       0 \times 02
                                 /* Channel B Rx IP */
#define R3 BRXIP
                       0x04
                                 /* Channel A EXT - Stat IP */
#define R3 AEXT
                       0x08
                                /* Channel A Tx IP */
#define R3 ATXIP
                       0x10
                                /* Channel A Rx IP */
#define R3 ARXIP
                       0x20
/* Read register eight */
/* Receive buffer */
/* Read register ten values */
/* Miscellaneous status */
#define R10 OLOOP
                       0x02
                                /* On loop */
                                /* Loop sending */
#define R10 SLOOP
                       0x10
#define Rlo TCM
                                /* Two clocks missing */
                       0x40
#define R10 OCM
                                /* One clock missing */
                       08x0
/* Read register twelve */
/* Lower byte of baud rate generator time constant */
/* Read register thirteen */
/* Upper byte of baud rate generator constant */
/* Read register fifteen values */
/* External/Status interrupt information */
#define R15 IEZ
                       0 \times 02
                              /* Zero count IE */
```

```
#define R15 IEDCD
                         80x0
                                  /* DCD IE */
 #define R15 IESYNC
                                  /* Sync - Hunt IE */
                         0x10
 #define R15 IECTS
                         0x20
                                  /* CTS IE */
 #define R15 IETX
                         0x40
                                  /* Tx underrun - EOM IE */
 #define R15 IEBRK
                         08x0
                                  /* Break - Abort IE */
 /* Write register zero values */
 /* CRC initialize, initialization commands for modes, Register pointer
 #define WO ARO
                                  /* Set to access register 0 */
                         0x0
 #define WO AR1
                                  /* Set to access register 1 */
                         0x1
 #define WO AR2
                                  /* Set to access register 2 */
                         0x2
 #define WO AR3
                         0x3
                                  /* Set to access register 3 */
                                  /* Set to access register 4 */
 #define WO AR4
                         0 x 4
                                  /* Set to access register 5 */
 #define WO AR5
                         0x5
 #define WO AR6
                                  /* Set to access register 6 */
                         0x6
                                  /* Set to access register 7 */
 #define WO AR7
                         0x7
 #define WO AR8
                                  /* Set to access register 8 */
                         8x0
 #define WO AR9
                         0x9
                                  /* Set to access register 9 */
                                  /* Set to access register 10 */
 #define WO AR10
                         0xa
                                  /* Set to access register 11 */
 #define WO AR11
                         0xb
 #define WO AR12
                                  /* Set to access register 12 */
                         0xc
                                  /* Set to access register 13 */
 #define WO AR13
                         0xd
 #define WO_AR14
                                  /* Set to access register 14 */
                         0xe
                                  /* Set to access register 15 */
 #define WO AR15
                         0xf
 #define WO REI
                         0x10
                                  /* Reset Ext - Status interrupts */
                                  /* Send Abort */
 #define WO SNDAB
                         0x18
                                  /* Enable interrupts on next Rx */
 #define WO EIRX
                         0x20
  #define WO RTXI
                                  /* Reset Tx int pending */
                         0x28
                       0x30
                                  /* Error Reset */
  #define WO_RERR
                                  /* Reset highest IUS */
 #define WO RHIUS
                         0x38
                                  /* Reset Rx CRC */
  #define WO RRXCRC
                         0 \times 40
                                  /* Reset Tx CRC */
  #define WO RTXCRC
                         08x0
                                  /* Reset Tx underrun - EOM latch */
 #define WO RTXUND
                         0xc0
 /* write register one values */
 /* Transmit/Receive interrupt and data transfer mode definition */
  #define Wl EXTIE
                         0x01
                                  /* Ext interrupt enable */
  #define Wl TXIE
                         0x02
                                  /* Tx interrupt enable */
  #define Wl PARSPE
                                  /* Parity is special condition */
                         0x04
  #define Wl_RXID
                                  /* Rx interrupt disabled */
                         0x00
                                  /* Rx interrupr on 1st char or special
  #define Wl RXlIE
                         0x08
                                  /* RX interrupt on all char or special
  #define Wl RXAIE
                         0x10
#define Wl RXSIE
                         0x18
                                  /* RX on special only */
 /* write register two */
 /* Interrupt vector (accessed through either channel) */
 /* write register three values */
 /* Receive parameters and control */
 #define W3 RXENA
                               /* Rx enabled */
                       0x01
```

```
#define W3 SCLI
                                  /* Sync character load inhibit
                        0x02
#define W3 ASM
                        0 \times 04
                                  /* Address search mode */
#define W3 RXCRCE
                        80x0
                                  /* Rx CRC enabled */
#define W3 HUNT
                                  /* Enter hunt mode */
                        0x10
                                  /* Auto enables */
#define W3 AUTOE
                        0x20
#define W3 R5BIT
                        00x0
                                  /* Rx 5 bits/char */
#define W3 R7BIT
                                  /* Rx 7 bits/char */
                        0x40
                                  /* Rx 6 bits/char */
#define W3 R6BIT
                        08x0
#define W3 R8BIT
                                  /* Rx 8 bits/char */
                        0xc0
/* write register four values */
/* Transmit/Receive misc. parameters and modes */
#define W4 PARENA
                        0 \times 01
                                  /* Parity enable */
#define W4 PAREVE
                        0x02
                                  /* Parity even */
#define W4 PARODD
                                  /* Parity odd */
                        0x00
                                  /* Sync modes enable */
#define W4 SYNCENA
                        0x00
#define W4 1STOP
                        0 \times 04
                                  /* l stop bit/char */
#define W4 15STOP
                                  /* 1.5 stop bits/char */
                        80x0
                                  /* 2 stop bits/char */
#define W4 2STOP
                        0x0c
#define W4 8SYNC
                                  /* 8 bit sync character */
                        0x00
                                  /* 16 bit sync char */
#define W4 16SYNC
                        0x10
#define W4 SDLC
                                  /* SDLC mode */
                        0x20
#define W4 EXTSYN
                                  /* External sync mode */
                        0x30
                                  /* X 1 clock */
#define W4 X1CLK
                        0x00
                                  /* X 16 clock */
#define W4 X16CLK
                        0x40
                                  /* X 32 clock */
#define W4 X32CLK
                        08x0
                                 /* X 64 clock */
#define W4 X64CLK
                        0xc0
/* write register five values */
/* Transmit parameters and controls */
                                  /* Tx CRC enabled */
#define W5_TXCRCE
                        0x01
                                  /* RTS */
#define W5 RTS
                        0x02
#define W5 CRC16
                        0 \times 04
                                  /* SDLC* - CRC-16 */
#define W5 TXENA
                                  /* Tx enable */
                        80x0
#define W5_TXBRK
                                  /* Send break */
                        0x10
                                  /* Tx 5 bits (or less)/char */
#define W5 T5BIT
                        00x0
                                  /* Tx 7 bits/char */
#define W5 T7BIT
                        0x20
                                  /* Tx 6 bits/char */
#define W5 T6BIT
                        0x40
                                  /* Tx 8 bits/char */
#define W5 T8BIT
                        0x60
                                  /* DTR */
#define W5 DTR
                        08x0
/* write register six */
/* Sync characters or SDLC address field */
/* write register seven */
/* Sync character of SDLC flag */
/* write register eight */
/* Transmit buffer */
/* write register nine values */
```

```
/* Master interrupt control and reset, accessed through either channel
#define W9 VIS
                                  /* VIS */
                        0x01
                                  /* NV */
#define W9 NV
                        0x02
                                  /* DLC */
#define W9 DLC
                        0 \times 04
#define W9 MIE
                                  /* MIE */
                        80x0
                                  /* Status High */
#define W9 STAHI
                        0x10
                                  /* Status low */
#define W9 STALO
                        0x00
#define W9 NORST
                                  /* No reset */
                        0x00
#define W9 BRESET
                                  /* Channel B reset */
                        0x40
                                  /* Channel A reset */
#define W9 ARESET
                        08x0
#define W9 HRESET
                                 /* Force hardware reset */
                        0xc0
/* write register 10 values */
/* Misc. Transmitter/Receiver control bits */
#define Wl0 S6BIT
                                  /* 6 bit sync */
                        0x01
#define Wlo S8BIT
                                  /* 8 bit sync */
                        0x00
                                  /* Loop mode */
#define Wlo LOOP
                        0x02
#define Wlo ABOUND
                                  /* Abort on underrun */
                        0x04
#define W10 FLGUND
                        0x00
                                  /* Flag on underrun */
                                  /* Mark on idle */
#define WlO MRKIDL
                        80x0
                                  /* Flag on idle */
#define Wl0 FLGIDL
                        0x00
                                  /* Go Active On Roll */
#define W10 GAOR
                        0x10
#define W10 NRZ
                                  /* NRZ */
                        0x00
#define Wlo NRZI
                                  /* NRZI */
                        0x02
#define Wlo FMl
                                  /* FMl (transition = 1) */
                        0 \times 40
#define W10 FM0
                                  /* FMO (transition = 0) */
                        0x40
#define W10 CRCI
                        08x0
                                  /* CRC Preset I */
                                  /* CRC Preset 0 */
#define W10 CRCO
                        0x00
/* write register eleven values */
/* Clock mode control */
#define Wll XTAL
                        0x00
                                  /* TRXC out = XTAL */
                                  /* TRxC out = Transmit clock */
#define Wll TXCLK
                        0x01
#define Wll BRG
                                  /* TRxC out = BR generator */
                        0x02
#define Wll DPLL
                        0x03
                                  /* TRxC out = DPLL output */
                                  /* TRxC Output */
#define Wll OTRXC
                        0x04
#define Wll ITRXC
                                  /* TRxC Input */
                        0x00
#define Wll TRTXC
                                  /* Transmit clock = RTxC pin */
                        0x00
#define Wll TTRXC
                                  /* Transmit clock = TRxC pin */
                        80x0
                                  /* Transmit clock = BR generator */
#define Wll TBRG
                        0x10
#define Wll TDPLL
                                  /* Transmit clock = DPLL output */
                        0x18
#define Wll RRTXC
                                  /* Receive clock = RTxC pin */
                        0x00
#define Wll RTRXC
                                  /* Receive clock = TRxC pin */
                        0x20
#define Wll RBRG
                                  /* Receive clock = BR generator */
                        0x40
                                  /* Receive clock = DPLL output */
#define Wll RDPLL
                        0x60
                                  /* RTxC XTAL */
#define Wll RXTAL
                        08x0
#define Wll RNXTAL
                                  /* RTxC no XTAL */
                        0x00
/* write register twelve */
/* Lower byte of baud rate generator time constant */
```

```
/* write register thirteen */
/* Upper byte of baud rate generator time constant */
/* write register fourteen values */
/* Misc. control bits */
#define Wl4 BRGENA
                        0x01
                                  /* BR generator enable */
                                 /* BR generator source */
#define Wl4 BRGSRC
                        0 \times 02
                                 /* Request Function */
#define Wl4 REOFUN
                        0 \times 04
                                  /* DTR */
#define Wl4 DTR
                        00x0
#define Wl4_AUTOEC #define Wl4_LOCLPB
                                  /* Auto Echo */
                        80x0
                                  /* Local Loopback */
                        0x10
#define Wl4 ENTSM
                        0x20
                                  /* Enter Search mode */
#define W14 RSTMC
                        0x40
                                 /* Reset missing clock */
                                 /* Disable DPLL */
#define Wl4 DDPLL
                        0x60
                                 /* Source = BR generator */
#define Wl4 SBRG
                        08x0
                                 /* Source = RTxC */
#define Wl4 SRTXC
                        0x90
#define Wl4 FM
                                  /* Set FM mode */
                        0xc0
#define Wl4 NRZI
                                 /* set NRZI mode */
                        0xe0
/* write register fifteen values */
/* external/Status interrupt control */
#define W15 ZCIE
                        0x02
                                 /* Zero count Interrupt enable */
#define W15 DCDIE
                                  /* DCD interrupt enable */
                        08x0
                                  /* Sync hunt interrupt enable */
#define W15_SYNCIE
                        0x10
                                 /* CTS interrupr enable */
#define Wl5 CTSIE
                        0x20
                                 /* Tx underrun - EOM interrupr enable
#define W15 TXUNDIE
                        0x04
                                 /* Break-Abort interrupt enable */
#define Wl5 BRKIE
                        80x0
/* The baud rate constant is computed in the following fashion:
        speed = S25 CLKRATE;
        speed = (speed/(s25speeds[sspeed] << 1 << 4)) - 2;
   where S25 CLKRATE is 4 Mhz,
         sspeed is defined as B9600,
 *
         s25speeds contains actual baud rates,
         <<li>divides by 2
         <<4 divides by 16, because of 16X clock.
* /
int s25speeds[] = {
        1,
                 50,
                         75,
                                  110,
                                          134,
                                                   150,
                                                           200,
                                                                    300,
                         1800,
                                  2400,
                                          4800,
                                                  9600,
                                                           19200,
        600,
                 1200,
                                                                    38400
        };
 * s25init called in sysinit to pre-initialize all ports
s25init()
```

```
register int port;
        for (port=0; port < s25 cnt; port++)</pre>
                  initl(port);
         printf("%d IV-1625 ports initialized0, port);
}
initl(port)
int port;
         register long speed;
         char resets25();
/* modes and constants */
         writes25(port, 9, resets25(port));
                                                     /* reset port */
        writes25(port, 4, W4_X16CLK|W4_1STOP);
writes25(port, 3, W3_R8BIT);
writes25(port, 5, W5_T8BIT);
         writes25(port, 6, 0);
                                                      /* Clear sync byte */
         writes25(port, 7, 0);
                                                      /* Clear sync byte */
                                                      /* Clear MIE */
         writes25(port, 9, 0);
                                                      /* Clear sync, loop
         writes25(port, 10, 0);
         writes 25 (port, 11, Wll RBRG | Wll TBRG | Wll OTRXC | Wll BRG);
         speed = S25 CLKRATE;
         speed' = (speed/(s25speeds[sspeed] << 1 << 4)) - 2;
         writes25(port, 12, (unsigned char) speed);
         writes25(port, 13, (unsigned char)speed>>8);
         writes25(port, :14, W14 BRGSRC);
/* enables */
         writes25(port, 3, W3_RXENA|W3_R8BIT);
         writes25(port, 5, W5_TXENA W5_T8BIT);
         writes25(port, 0, WO_RTXCRC);
         writes25 (port, 14, WT4 BRGSRC | W14 BRGENA);
/* interrupt enables */
         writes25(port, 15, 0);
                                                      /* Clear ext IE bits *
         writes25(port, 0, W0 REI);
         writes25(port, 0, W0_REI);
writes25(port, 2, S25_VECTOR);
                                           /* master interrupt enable */
         writes25(port, 9, W9 MIE);
} .
char resets25 (port)
int port;
         if ((port & 1) == 1)
                  return(W9 BRESET);
         else
                  return(W9 ARESET);
}
```

```
writes25 (port, reg, outdata)
int port;
int reg;
char outdata;
        struct device *addr;
        addr = (struct device *)s25 ttptr[port].tt addr;
        switch (reg)
        {
        case 0: addr->s25 cont = outdata&0xFF;
                break;
        case 8: addr->s25 data = outdata&0xFF;
                break;
        default:
                addr->s25 cont = reg&0x0F;
                addr->s25 cont = outdata&0xFF;
                break;
        }
}
unsigned char reads25(port, reg)
int port;
int reg;
{
        char indata;
        struct device *addr;
        addr = (struct device *)s25 ttptr[port].tt addr;
        switch (reg)
        case 0: indata = addr->s25 cont;
                break;
        case 8: indata = addr->s25 data;
                break;
        default:
                 addr->s25_cont = reg&0x0F;
                 indata = addr->s25 cont;
                break;
        return(indata);
}
```

# Appendix E SHUNT DESCRIPTION

Below is a table which describes the shunts on the IV1625 4-SIO board. Shunts which are inserted at the factory are indicated with a \*.

Shunt	Description			
Jl	Selects Channel 1 CL/RS-422			
J2	Selects Channel 2 CL/RS-422			
J3	Selects Channel 3 CL/RS-422			
J4	Selects Channel 4 CL/RS-422			
J5	Selects IRQ7			
J6	Selects IRQ6			
J7	Selects IRQ5			
J8	Selects IRQ4			
J9	Selects IRQ3			
J10 *	Selects IRQ2			
Jll	Selects IRQl			
J12	Signal ground to Logic ground			
J13 *	IRQ level comparison bit 2			
J16	IRQ level comparison bit l			
J19 *	IRQ level comparison bit 0			
J14	Address Selection A05 direct			
J15 *	Address Selection A05 inverted			
J17	Address Selection A06 direct			
J18 *	Address Selection A06 inverted			


## Appendix F P2 PINOUT


F-2

The following table describes the serial I/O lines present on the VMEbus P2 connector as defined as the IV-1625. Row B is defined by the VMEbus and the IV-1625 only uses +5V (B1, B13, B32) and GND (B2, B12, B31).

Pin #		Row A			Row C	
"	Chan	RS-232 & C.L.	RS-422	Chan	RS-232 & C.L.	RS-422
1	1	TxC	SD-B	4	OUT -	SG
2	1	ΤxD	SD-A	4	OUT+	RR-B
3	1	Rx D	RD-A	4	DTR	TR-B
4	1	RTS	RS-A	4	IN-	DM -B
5	1	CTS	CS-A	4	IN+	CS-B
6	1	DSR	DM -A	4	RxC	RS-B
7	1	SG	TR-A	4	CS	RD-A
8	1	RLS	RR-A	4	CS	- 1
9	1	CS	-	4	RLS	RR-A
10	1	CS	RD-A	4	SG	TR-A
11	1	RxC	RS-B	4	DSR	DM -A
12	1	IN+	CS-B	4	CTS	CS-A
13	1	IN-	DM-B	4	RTS	RS-A
14	1	DTR	TR-B	4	RxD	RD-A
15	1	OUT+	RR-B	4	ΤxD	SD-A
16	1	OUT -	SG	4	TxC	SD-B
17	2	TxC	SD-B	3	OUT -	SG
18	2	TxD	SD-A	3 3	OUT+	RR-B
19	2	RxD	RD-A	3	DTR	TR-B
20	2	RTS	RS-A	3	IN-	DM -B
21	<b>2</b> .	CTS	CS-A	3	IN+	CS-B
22	2	DSR	DM -A	3	RxC	RS-B
23	2	SG	TR-A	3	CS	RD-A
24	2	RLS	RR-A	3	CS	-
25	2 2 2 2 2 2 2 2 2 2 2	CS		3 3 3 3 3 3	RLS	RR-A
26	2	CS	RD-A	3	SG	TR-A
27	2	RxC	RS-B	3	DS R	DM -A
28	2	IN+	CS-B		CTS	CS-A
29	2	I N -	DM -B	3	RTS	RS-A
30	2	DTR	TR-B	3	Rx D	RD-A
31	2	OUT+	RR-B	3	TxD	SD-A
32	2	OUT -	SG	3	TxC	SD-B

# Appendix G IV1625 SCHEMATICS





•

### Appendix H IV1625 SIO MODULES

#### Ordering Information

SIO modules for the IV1625, generic part number IV103x, come in various flavors. The following table describes the currently available SIO modules.

TABLE H-1. SIO Modules

Part Number	Description
IV1030-C	RS-232 DCE
IV1030-T IV1031	RS-232 DTE RS-422 DCE
IV1032 IV1033-C	RS-422 DTE Current Loop DCE
IV1033-T	Current Loop DTE

Note Modules that are indicated above with a '\*' do not convey clock signals RxC and Txc between the Z8530 SCC and P2.

#### Cables

One cable is shipped with every SIO module ordered. DCE (DTE) cables have a DB-25 female (male) connector on one end and a .1X.1 16 pin connector on the other. The 16 pin connector fits on the P2 backplane. The same cable is used with RS-232 and Current Loop modules. RS-422 modules have a DB-37 connector replacing the DB-25.



# IRONICS Incorporated

Computer Systems Division 798 Cascadilla Street Ithaca, New York 14850 607-277-4060 Telex: 705-742