



1150 EAST STANFORD COURT ANAHEIM, CA 92805
PHONE: (714) 634-8080 TWX: 910-591-1671

8-LINE COMMUNICATION MULTIPLEXER

CONTAINS:

INSTALLATION SPECIFICATION

PROGRAMMING SPECIFICATION

MAINTENANCE SPECIFICATION

SCHEMATICS

Copyright 1982, MACROLINK INC.
All Rights Reserved

TABLE OF CONTENTS

Section	Page
1. INSTALLATION.....	1
1.1 Unpacking.....	1
1.2 Location.....	1
1.3 Cables.....	1
1.4 Configuration Options.....	1
1.5 Specifications.....	3
2. PROGRAMMING.....	4
2.1 Programming Instructions.....	4
2.2 Status and Command Bytes.....	5
2.3 8-LINE COMM MUX Commands.....	6
2.4 Interrupts.....	9
3. MAINTENANCE.....	10
3.1 Schematic Description/CPU Interface.....	10
3.2 RS-232-C Interface.....	11
3.3 Baud Rate Generation.....	11
3.4 State Machine.....	11
3.5 Interrupts.....	11
3.6 Power Supply.....	12
APPENDIX.....	13

MACROLINK
8-LINE COMMUNICATION MULTIPLEXER
MANUAL

1. INSTALLATION

This specification covers the installation of the 8-Line COMM MUX (Macrolink PN 200720). The assembly consists of a standard 15"x15" Perkin-Elmer compatible full board and two cable assemblies. The full board may be installed in any available multiplexer bus slot of a standard I/O chassis. Each of the interchangeable internal cables is equipped with four DA-15-P connectors, pin compatible with Perkin-Elmer COMM products. The 8-Line COMM MUX provides 8 independent asynchronous communication channels for use with modems or terminals. This product may be used in 16 or 32 bit CPUs.

1.1 Unpacking

The module and cables should be unpacked carefully and inspected for damage prior to installation. The package and packing material should be saved in the event the module needs to be returned to Macrolink for repair. Claims for shortage or damage must be filed within seven days of receipt of shipment.

1.2 Location

The 8-Line COMM MUX may be installed in any I/O slot (Multiplexer bus) of the computer chassis. After installing the module, remove the RACKO/TACKO strap located on the back panel between terminals 122 and 222, side 1, of the selected slot. This jumper must be replaced if the module is removed for service.

1.3 Cables

The two supplied cables are connected between the cable connectors at the edge of the module and the cable entry panel. These 60-conductor sockets are polarized, and must be connected correctly. Each of the eight COMM channels are marked on the module, and correspond to an individual DA-15-P connector at the end of the cable. Mounting hardware is supplied to locate each connector in the cable entry panel.

1.4 Configuration Options

1.4.1 Baud Rate

Four Baud Rates are available on each module. These rates are independent and may be any value from 50 to 19,200 baud. The baud rates are selected with four-position switches located at the front edge of the module. The baud rates are as follows:

INSTALLATION (Continued)

0 = OFF	4 = 134.5	8 = 9600	C = 2400
1 = 19200	5 = 200	9 = 4800	D = 300
2 = 50	6 = 600	A = 1800	E = 150
3 = 75	7 = 2400	B = 1200	F = 110

These four-switch-selected baud rates are not directly connected to a specific channel, but are selected by each channel using the clock bits of output command 2 (see PROGRAMMING section). Each of the 16-position switches selects one of the baud rates.

1.4.1 Dataset Options

Each of the eight channels are grouped into switches S1-4 located at the front of the board as follows:

POSITION	S1	S2	S3	S4
8	CH7 CL2S	CH5 CL2S	CH3 CL2S	CH1 CL2S
7	CH7 DSRDY	CH5 DSRDY	CH3 DSRDY	CH1 DSRDY
6	CH7 CARR	CH5 CARR	CH3 CARR	CH1 CARR
5	CH7 RING	CH5 RING	CH2 RING	CH0 RING
4	CH6 CL2S	CH4 CL2S	CH2 CL2S	CH0 CL2S
3	CH6 DSRDY	CH4 DSRDY	CH2 DSRDY	CH0 DSRDY
2	CH6 CARR	CH4 CARR	CH2 CARR	CH0 CARR
1	CH6 RING	CH4 RING	CH2 RING	CH0 RING

When the DIP switch is ON, CL2S, DSRDY and CARR will be inactive, i.e., the status bit will be OFF. If these status lines are not connected, the corresponding switch should be ON. The RING status will be active when ON, and must be left OFF. To turn the DIP switch ON, press down on the side marked "ON".

1.4.2 Duplex Mode

Each of the eight channels has a switch to enable half or full duplex. Located between U128 and U130, the switch is marked HDX/FDX. The Duplex mode is selected by the Operating System, not the modem or terminal. For OS/16 or OS/32, set all 8 channels to "OFF" for full duplex. The duplex mode is channel independent for special software functions. Press down on the "OFF" side of the switch to select OFF.

INSTALLATION (Continued)

1.4.3 Address

One 16-position switch is located at the rear of the module. This switch selects the MSD (most significant digit) of the 16 device addresses used by each module. The following illustrates the address selection:

X'MSD0'	= CH0 RCV	X'MSD8'	= CH4 RCV
X'MSD1'	= CH0 XMIT	X'MSD9'	= CH4 XMIT
X'MSD2'	= CH1 RCV	X'MSDA'	= CH5 RCV
X'MSD3'	= CH1 XMIT	X'MSDB'	= CH5 XMIT
X'MSD4'	= CH2 RCV	X'MSDC'	= CH6 RCV
X'MSD5'	= CH2 XMIT	X'MSDD'	= CH6 XMIT
X'MSD6'	= CH3 RCV	X'MSDE'	= CH7 RCV
X'MSD7'	= CH3 XMIT	X'MSDF'	= CH7 XMIT

The address switch can be set from 1 to F.

2. PROGRAMMING

The 8-Line COMM MUX provides eight independent interfaces between the Multiplexer Bus of a Perkin-Elmer processor. These RS-232-C compatible channels will connect a wide variety of Modems or Data Terminals in either half or full duplex mode.

Each of the eight channels has two consecutive addresses: EVEN for Receive and HDX Transmit, and ODD for FDX Transmit. Interrupts are generated for Receive and Transmit of each channel. The 8-Line COMM MUX is fully software compatible with Perkin-Elmer asynchronous communication products.

Each of the eight channels is fully independent. Commands are separate for each channel as are status bits. Each channel may be set to half or full duplex as supported by Operating System software.

2.1 Programming Instructions

Standard processor byte I/O instructions are used to communicate with the 8-Line COMM MUX.

2.1.1 Sense Status

This instruction is used to detect if data transfers are complete and correct, and to detect the status of the data set. The mode and function of the 8-Line COMM MUX modify the Status Register. Tables 1 and 2 should be consulted for proper definition.

2.1.2 Output Command

This instruction is used to change the 8-Line COMM MUX mode from Receive to Transmit, to select data format, select interrupts and to service the Data Set. Two command bytes are required for each channel.

2.1.3 Write Data

This instruction is used to load the Output Register with a byte of data.

2.1.4 Read Data

This instruction will read an assembled byte into the processor.

PROGRAMMING (Continued)

2.2 Status and Command Bytes

RCV Status	OV	PF	FR	RCR	RBSY	<u>DSRDY+OV</u>	CARR	RING
WRT HDX status	0	<u>CL2S</u>	0	RCR	TBSY	<u>DSRDY</u>	0	RING
WRT FDX Status	0	<u>CL2S</u>	0	0	TBSY	0	0	0
CMD1	<u>RCV</u> <u>WRT</u>	DIS	EN	DTR	ECHO	RCT/	TRANS	WRT
CMD2	CLK B	CLK A	BIT SEL	STOP BIT		PARITY		0

TABLE 1 COMM MUX STATUS & COMMAND DATA

COMM MUX MODE	STATUS MODE
RCV - HDX - EVEN ADDR	RCV
RCV - HDX - ODD ADDR	RCV
RCV - FDX - EVEN ADDR	RCV
RCV - FDX - ODD ADDR	WRT FDX
WRT - HDX - EVEN ADDR	WRT HDX
WRT - HDX - ODD ADDR	WRT HDX
WRT - FDX - EVEN ADDR	RCV
WRT - FDX - ODD ADDR	WRT FDX

TABLE 2 STATUS MODES

STATUS

- | | |
|----|--|
| OV | This bit is set if the current received character overwrites an unread character. The error condition is reset by reading the current character. |
| PF | This bit is set if the parity of the received character is not equal to the programmed parity. This bit will be inactive if no parity is selected, and will be reset at the end of the next character without error. |

PROGRAMMING (Continued)

FR	This bit is set to indicate that the current received character has no stop bit(s). An all-zero character with this bit set may indicate a line break. This bit will be reset at the end of the next valid transition.
RCR	Reverse Channel Receive (SB). This bit will be active to indicate a line space condition of the half duplex data set. If the data set is not equipped with the Reverse Channel Option, or the Hardware Suppress Option is selected, this bit will be inactive.
RBSY	When this bit is low, the Adapter is ready to transfer data to the processor. If an OV condition occurs, a Read Data instruction must be issued to set the RBSY bit to a high state. This bit is set if Data Set Ready (CC) is off.
EX	OV + PF + FR + DATA SET READY. This bit is set if one or more of the previous conditions occur.
CARR	This bit will indicate the state of the CF signal from OFF the data set. When this bit is set, the incoming data is not valid.
RING	This bit will indicate the state of the CE signal from the data set.
<u>CL2S</u>	This bit is set to indicate the state of the CB signal from the data set. When this bit is set, the modem can no longer transmit data.
TBSY	When this bit is low, the Multiplexer is ready to transfer data from the processor. If Clear to Send (CB) is off, or Data Set Ready (CC) is off, or the Multiplexer is full, this bit will be set.

2.3 8-Line COMM MUX Commands

Command 1 This command is selected by setting bit 15. Two commands are required to select the desired operating mode of each channel.

DIS/EN DIS/EN bits are separate for the Receive and Transmit side. To change DIS/EN on the Receive side, issue a command with WRT:0, and the desired DIS/EN function. To change DIS/EN on the Transmit side, issue a WRT:1 command with the desired DIS/EN function. Because the WRT is gated to the data set as Request to Set, it is essential that a WRT:0 command be followed by a WRT:1 command when in FDX operation. In HDX operation, the odd address has interrupts disabled.

PROGRAMMING (Continued)

BIT	8	9	Interrupt Mode
	0	0	No Change
	0	1	Enable
	1	0	Disable (Interrupt Queued)
	1	1	Disarm

- DTR When this bit is active, the Data Terminal Ready (CD) signal from the COMM MUX to the data set is activated. When on, it allows automatic answering of incoming calls, and allows the data set to remain in the Data mode. If this bit is held off, it does not allow automatic answering of calls and causes and existing connection to be disconnected.
- ECHO PLEX When set, the data received from the data set on the BB line is transmitted back to the data set on the BA line. The COMM MUX will also analyze the character. This bit **must** not be set while transmitting a character, or the character will be corrupted.
- RCT/DTB Reverse Channel Transmit (SA) or Data Terminal Busy for 202C or 103 type data sets. This bit should be set to one to satisfy the RS-232-C requirements. When set, a Mark state will be transmitted on the reverse channel. When reset, a space will be transmitted on the reverse channel. With data sets equipped with the DTB option, the inactive condition of this bit will cause the terminal to be busy and not allow a call to be answered.
- TRNS LB When set, a continuous space will be transmitted to the data set. This bit will override the ECHO-PLEX mode, and will cause transmitted data to be garbled.
- WRT When this bit is set, Request to Send (CA) is gated to the data set if Data Set Ready (CC) is active. When this bit is reset, Request to Send (CA) will deactivate after the last data transfer has been completed. Busy will be forced active during this mode change and will be active until a character is received.

Command 2 This command is selected by resetting bit 15.

CLK A, CLK B: These bits select one of four baud rate switches:

BIT	8	9	SWITCH
	0	0	CLK 0
	0	1	CLK 1
	1	0	CLK 2
	1	1	CLK 3

PROGRAMMING (Continued)

Each "CLK" switch can be set to one of the following baud rates:

0 : OFF	4 : 134.5	8 : 9600	C : 2400
1 : 19200	5 : 200	9 : 4800	D : 300
2 : 50	6 : 600	A : 1800	E : 150
3 : 75	7 : 2400	B : 1200	F : 110

BIT SEL These bits select the number of data bits/characters

BIT	10	11	Number of Data Bits
	0	0	5
	0	1	6
	1	0	7
	1	1	8

If less than eight bits are selected, the data must be right-justified before a Write Data is issued. In the Read mode, the data returned to the processor with the Read Data command will be right-justified, with unused bits in a Zero state.

STOP BIT 0 = 1 STOP BIT
 1 = 2 STOP BIT

The receiver only samples the first Stop Bit.

BIT	13	14	Parity
	1	0	ODD
	1	1	EVEN
	0	X	NONE

If parity is selected, the transmitter will append a parity bit after the last data bit, and the receiver will examine this bit position for parity agreement. PF status will be set if received parity is not the selected parity. If parity is disabled, a stop bit will reappend after the last data bit, and receiver parity is disabled.

PROGRAMMING (Continued)

2.4 Interrupts

A list of interrupting conditions is shown in the following table:

STATUS BIT	HDX		FDX	
	RCV	WRT	RCV	WRT
RING → 1	X	X	X	
CARR OFF → 1	X		X	
CARR OFF → 0	X		X	
RCR → 1	X	X	X	
RCR → 0	X	X	X	
DSRDY → 0	X	X	X	
BUSY → 0	X	X	X	X
<u>CL2S</u> → 1	X	X		X

3. MAINTENANCE

This specification covers the operation and maintenance of the 8-Line COMM MUX. This product provides 8 independent interfaces between a Perkin-Elmer multiplexer bus and half or full duplex asynchronous data sets and/or local terminals. These 8 RS-232-C channels operate from 50 to 19200 baud.

The entire circuitry of the 8-Line COMM MUX is contained on one 15" X 15" circuit board. The module generates all clock signals and $\pm 10V$ for the RS-232-C line signals from +5V at 1.8 amp. All interrupt and status logic is controlled by a high-speed microprocessor.

3.1 Schematic Description / CPU Interface

Schematic sheets 1, 2 and 10 show the multiplexer bus interface. This interface consists of 6 sections:

1. I/O Bus Receivers/Drivers
2. Address Decoding
3. Control Decoding
4. Sync Return
5. Status/Data Multiplexers
6. RACK0/TACK0

The I/O bus interface is located on sheet 1, section D4 (1D4) and 2D1. A 74LS240 is used to receive the data from the I/O bus (U5). Two 7438's (U6,23) provide a high current open collector interface to the Perkin-Elmer bus.

U19 (1B3) decodes the MSD of the address. The 4-bit LSD field is latched in U61 (1A4).

Sheet 2 of the schematics contains the control select logic. All 6 of the control lines are received with U4, a 74LS14. Additionally, a set of 74LS138 decoders (sheet 1) decode DAG0, DRG0 and CMDG0. U99 (1A1) latches the write command. U70 (1C1) is used as one of eight high true decoders for CMGB1. Sync is delayed 2mS via one shot U2 for data in/out and address decode. All other SYNC functions directly set SYNO.

Multiplexers U7, 24, 8 and 25 on sheet 2 multiplex the status byte and address vector. In addition, these multiplexers are switched into a high-impedance state and the selected UART is placed on the TD151-TD081 bus during read.

Flip-Flop U66 (10A4) latches pending interrupts and U20-3 (10A3) issues ATNO to the CPU. SYNO or SCLR0 will reset U66.

MAINTENANCE (Continued)

3.2 RS-232-C Interface

Sheets 3-6 contain eight sets of RS-232-C control logic and UARTs. Each set of logic has 3 outputs (including serial data) that are controlled by a 74LS175 latch. This latch is set by the decoded CMGA0 signal. An additional output, CA, is delayed by approximately 15mS to allow for the last serial character to be shifted out of the UART.

The UART provides parallel to serial transmit conversion and serial to parallel receive conversion. The UART generates and detect start and stop bits and parity. Both the receive and transmit side of the UART have buffer registers. An overflow bit (OV) will be set if a receive character overwrites an unread receive buffer.

Sheet 8 contains all of the RS-232-C receivers. These 1489A receivers provide a TTL interface to the I 12V input signals.

3.3 Baud Rate Generation

Sheet 7 contains all the logic for baud rate generation and selection. U146 (7B3) generates multiplexed baud rates that are decoded by U134 (7B2) as a function of HEX switches 0-3. The outputs of U134 (pins 4-7) are the baud rates corresponding to switches 0-3. These rates (16x the data rate) are re-multiplexed by U124-125 (7B1) and decoded by U86-87 (7A1).

U88-89 (7D2) latch the clock bits of command 1 and select, via U106-107 (7D2) the rate for each channel.

3.4 State Machine

All interrupts and status requests are serviced by the state machine (sheet 11). Counters U77, 78 (11C2) step through the microcode located within the three 512x8 PROMs (U63-65). Additionally, as a function of the test inputs of multiplexer U35 (11C3), the program counter can jump to a new starting address.

3.5 Interrupts

Sheet 10 contains all the ARM/DISARM logic and interrupt edge detection. U31 (10D1) stores the interrupt bits, and is examined for each channel during the scan. At the same time, U21-30 (10D4) stores the last state of the status signal. If the last state and current state are not the same, edge logic (11C3) will generate an interrupt. Multiplexers U16, 33 (10D2) select half or full duplex interrupt mode.

MAINTENANCE (Continued)

3.6 Power Supply

An on-board switch converts +5V to $\pm 9V$ for use with the RS-232-C drivers. U147 (11A3) generates a 20KHz square wave that drives U135. T1 steps up this voltage to $\pm 9V$. No additional regulation is needed.

APPENDIX

MNEMONIC	MEANING	LOCATION
ADRSYNO	ADDRESS SYNC DECODE	1B2
ADRS1	ADDRESS CONTROL FROM CPU	2D4
1ADR1	LSB ADDRESS LATCH	1A3
2ADR1	LSB ADDRESS LATCH	1A3
4ADR1	LSB ADDRESS LATCH	1A3
8ADR1	LSB ADDRESS LATCH	1A3
0BA	CH 0 TRANSMITTED DATA	3C3
1BA	CH 1 TRANSMITTED DATA	3C1
2BA	CH 2 TRANSMITTED DATA	4C3
3BA	CH 3 TRANSMITTED DATA	4C1
4BA	CH 4 TRANSMITTED DATA	5C3
5BA	CH 5 TRANSMITTED DATA	5C1
6BA	CH 6 TRANSMITTED DATA	6C3
7BA	CH 7 TRANSMITTED DATA	6C1
0CA	CH 0 REQUEST TO SEND	3D3
1CA	CH 1 REQUEST TO SEND	3D1
2CA	CH 2 REQUEST TO SEND	4D3
3CA	CH 3 REQUEST TO SEND	4D1
4CA	CH 4 REQUEST TO SEND	5D3
5CA	CH 5 REQUEST TO SEND	5D1
6CA	CH 6 REQUEST TO SEND	6D3
7CA	CH 7 REQUEST TO SEND	6D1
CARRO	MULTIPLEXED CARRIER STATUS	9B3
CARR1	MULTIPLEXED CARRIER STATUS	9B3
OCARRO	CH 0 CARRIER STATUS	8D3

APPENDIX Cont...

MNEMONIC	MEANING	LOCATION
1CARRO	CH 1 CARRIER STATUS	8D3
2CARRO	CH 2 CARRIER STATUS	8C3
3CARRO	CH 3 CARRIER STATUS	8C3
4CARRO	CH 4 CARRIER STATUS	8B3
5CARRO	CH 5 CARRIER STATUS	8B3
6CARRO	CH 6 CARRIER STATUS	8B3
7CARRO	CH 7 CARRIER STATUS	8A3
0CD	CH 0 DATA TERMINAL READY	3D3
1CD	CH 1 DATA TERMINAL READY	3D1
2CD	CH 2 DATA TERMINAL READY	4D3
3CD	CH 3 DATA TERMINAL READY	4D1
4CD	CH 4 DATA TERMINAL READY	5D3
5CD	CH 5 DATA TERMINAL READY	5D1
6CD	CH 6 DATA TERMINAL READY	6D3
7CD	CH 7 DATA TERMINAL READY	6D1
0CLK1	CH 0 16 X BAUD RATE	7C1
1CLK1	CH 1 16 X BAUD RATE	7C1
2CLK1	CH 2 16 X BAUD RATE	7C1
3CLK1	CH 3 16 X BAUD RATE	7C1
4CLK1	CH 4 16 X BAUD RATE	7B1
5CLK1	CH 5 16 X BAUD RATE	7B1
6CLK1	CH 6 16 X BAUD RATE	7B1
7CLK1	CH 7 16 X BAUD RATE	7B1
CL2S0	MULTIPLEXED CLEAR TO SEND	9B3
CL2S1	MULTIPLEXED CLEAR TO SEND	9B3

APPENDIX Cont...

MNEMONIC	MEANING	LOCATION
0CL2S0	CH 0 CLEAR TO SEND	8D1
1CL2S0	CH 1 CLEAR TO SEND	8D1
2CL2S0	CH 2 CLEAR TO SEND	8C1
3CL2S0	CH 3 CLEAR TO SEND	8C1
4CL2S0	CH 4 CLEAR TO SEND	8B1
5CL2S0	CH 5 CLEAR TO SEND	8B1
6CL2S0	CH 6 CLEAR TO SEND	8A1
7CL2S0	CH 7 CLEAR TO SEND	8A1
0CMAGO	CH 0 COMMAND A DECODE	1D2
1CMAGO	CH 1 COMMAND A DECODE	1D2
2CMAGO	CH 2 COMMAND A DECODE	1D2
3CMAGO	CH 3 COMMAND A DECODE	1D2
4CMAGO	CH 4 COMMAND A DECODE	1D2
5CMAGO	CH 5 COMMAND A DECODE	1D2
6CMAGO	CH 6 COMMAND A DECODE	1C2
7CMAGO	CH 7 COMMAND A DECODE	1C2
0CMBG1	CH 0 COMMAND B DECODE	1C1
1CMBG1	CH 1 COMMAND B DECODE	1C1
2CMBG1	CH 2 COMMAND B DECODE	1C1
3CMBG1	CH 3 COMMAND B DECODE	1C1
4CMBG1	CH 4 COMMAND B DECODE	1C1
5CMBG1	CH 5 COMMAND B DECODE	1C1
6CMBG1	CH 6 COMMAND B DECODE	1B1
7CMBG1	CH 7 COMMAND B DECODE	1B1
CMDGO	ADDRESS GATED COMMAND CONTROL FROM CPU 2C3	

APPENDIX Cont...

MNEMONIC	MEANING	LOCATION
CPR1	CLOCKED PROCESSOR REQUEST	2D2
D081	BUFFERED DATA FROM CPU	1C3
D091	BUFFERED DATA FROM CPU	1C3
D101	BUFFERED DATA FROM CPU	1C3
D111	BUFFERED DATA FROM CPU	1C3
D121	BUFFERED DATA FROM CPU	1D4
D130	BUFFERED DATA FROM CPU	1A2
D131	BUFFERED DATA FROM CPU	1D4
D141	BUFFERED DATA FROM CPU	1D4
D150	BUFFERED DATA FROM CPU	1C2
D151	BUFFERED DATA FROM CPU	1D4
DAGO	ADDRESS GATED DATA AVAILABLE	2C3
0DAGO	CH 0 DATA AVAILABLE DECODE	1C1
1DAGO	CH 1 DATA AVAILABLE DECODE	1C1
2DAGO	CH 2 DATA AVAILABLE DECODE	1C1
3DAGO	CH 3 DATA AVAILABLE DECODE	1C1
4DAGO	CH 4 DATA AVAILABLE DECODE	1C1
5DAGO	CH 5 DATA AVAILABLE DECODE	1D1
6DAGO	CH 6 DATA AVAILABLE DECODE	1D1
7DAGO	CH 7 DATA AVAILABLE DECODE	1D1
DAT080	DATA BUS FROM CPU	1C4
DAT090	DATA BUS FROM CPU	1D4
DAT100	DATA BUS FROM CPU	1D4
DAT110	DATA BUS FROM CPU	1D4
DAT120	DATA BUS FROM CPU	1D4

APPENDIX Cont...

MNEMONIC	MEANING	LOCATION
DAT130	DATA BUS FROM CPU	1D4
DAT140	DATA BUS FROM CPU	1D4
DAT150	DATA BUS FROM CPU	1D4
DILO	DELAY INTERRUPT LATCH	11B3
DRG0	ADDRESS GATED DATA REQUEST	2D3
0DRG0	CH 0 DATA REQUEST CODE	1D3
1DRG0	CH 1 DATA REQUEST CODE	1D3
2DRG0	CH 2 DATA REQUEST CODE	1D3
3DRG0	CH 3 DATA REQUEST CODE	1D3
4DRG0	CH 4 DATA REQUEST CODE	1D3
5DRG0	CH 5 DATA REQUEST CODE	1D3
6DRG0	CH 6 DATA REQUEST CODE	1C3
7DRG0	CH 7 DATA REQUEST CODE	1C3
DR1	DATA REQUEST CONTROL FROM CPU	2D4
0DR1	CH 0 DATA REQUEST DECODE	3A3
1DR1	CH 1 DATA REQUEST DECODE	3B1
2DR1	CH 2 DATA REQUEST DECODE	4A3
3DR1	CH 3 DATA REQUEST DECODE	4B1
4DR1	CH 4 DATA REQUEST DECODE	5A3
5DR1	CH 5 DATA REQUEST DECODE	5B1
6DR1	CH 6 DATA REQUEST DECODE	6A3
7DR1	CH 7 DATA REQUEST DECODE	6B1
DS081	ADDRESS VECTOR FOR INTERRUPT	1B3
DS091	ADDRESS VECTOR FOR INTERRUPT	1B3
DS101	ADDRESS VECTOR FOR INTERRUPT	1C3

APPENDIX Cont...

MNEMONIC	MEANING	LOCATION
DS111	ADDRESS VECTOR FOR INTERRUPT	1C3
DSRDY0	MULTIPLEXED DATA SET READY	9B3
DSRDY1	MULTIPLEXED DATA SET READY	9B3
0DSRDY0	CH 0 DATA SET READY	8D2
1DSRDY0	CH 1 DATA SET READY	8D2
2DSRDY0	CH 2 DATA SET READY	8C2
3DSRDY0	CH 3 DATA SET READY	8C2
4DSRDY0	CH 4 DATA SET READY	8C2
5DSRDY	CH 5 DATA SET READY	8B2
6DSRDY	CH 6 DATA SET READY	8B2
7DSRDY	CH 7 DATA SET READY	8B2
ENIN1	INTERRUPT ENABLE MEMORY	10D1
ENOUT1	INTERRUPT	10D1
FDX0	HALF DUPLEX	9B3
FDX1	FULL DUPLEX	9B3
FR1	MULTIPLEXED FRAMING ERROR	9B2
0FR1	CH 0 FRAMING ERROR	3C3
1FR1	CH 1 FRAMING ERROR	3C1
2FR1	CH 2 FRAMING ERROR	4C3
3FR1	CH 3 FRAMING ERROR	4C1
4FR1	CH 4 FRAMING ERROR	5C3
5FR1	CH 5 FRAMING ERROR	5C1
6FR1	CH 6 FRAMING ERROR	6C3
7FR1	CH 7 FRAMING ERROR	6C1
ICTR0	INTERRUPT CONTROL ENABLE	11B3

APPENDIX Cont.

MNEMONIC	MEANING	LOCATION
1IL1	LATCHED INTERRUPT CH VECTOR:1	11D3
2IL1	LATCHED INTERRUPT CH VECTOR:2	11D3
4IL1	LATCHED INTERRUPT CH VECTOR:4	11D3
8IL1	LATCHED INTERRUPT CH VECTOR:8	11D3
INT1	INTERRUPT OUTPUT	10D1
INTR1	INTERRUPT REQUEST	10D1
LCTR0	INTERRUPT LATCH CONTROL	11B3
LDR1	CLOCKED DATA REQUEST	9B2
LENIN1	LATCHED ENABLE INTERRUPT	10B1
LENOUT	LATCHED ENABLE INTERRUPT OUTPUT	10B1
LILO	INTERRUPT BUFFER LATCH CONTROL	11B3
LINT1	LATCHED INTERRUPT	10B2
0LTBRE	CH 0 LATCHED TRANSMIT INTERRUPT REQ	9D1
1LTBRE	CH 1 LATCHED TRANSMIT INTERRUPT REQ	9D1
2LTBRE	CH 2 LATCHED TRANSMIT INTERRUPT REQ	9C1
3LTBRE	CH 3 LATCHED TRANSMIT INTERRUPT REQ	9C1
4LTBRE	CH 4 LATCHED TRANSMIT INTERRUPT REQ	9B1
5LTBRE	CH 5 LATCHED TRANSMIT INTERRUPT REQ	9B1
6LTBRE	CH 6 LATCHED TRANSMIT INTERRUPT REQ	9B1
7LTBRE	CH 7 LATCHED TRANSMIT INTERRUPT REQ	9A1
OV1	MULTIPLEXED OVERFLOW FROM UART	9B2
0OV1	CHANNEL 0 OVERFLOW	3C3
1OV1	CHANNEL 1 OVERFLOW	3C1
2OV1	CHANNEL 1 OVERFLOW	4C3
3OV1	CHANNEL 3 OVERFLOW	4C1

APPENDIX Cont...

MNEMONICS	MEANING	LOCATION
40V1	CHANNEL 4 OVERFLOW	5C3
50V1	CHANNEL 5 OVERFLOW	5C1
60V1	CHANNEL 6 OVERFLOW	6C3
70V1	CHANNEL 7 OVERFLOW	6C1
1PADR1	POLLED ADDRESS:1	11C3
2PADR1	POLLED ADDRESS:2	11C3
4PADR1	POLLED ADDRESS:4	11C3
8PADR1	POLLED ADDRESS:8	11C3
0PAJ1	JUMP ADDRESS 0	11D1
1PAJ1	JUMP ADDRESS 1	11D1
2PAJ1	JUMP ADDRESS 2	11D1
4PAJ1	JUMP ADDRESS 4	11D1
8PAJ1	JUMP ADDRESS 8	11D1
0PCC1	CONDITION CODE SELECT:0	11B1
1PCC1	CONDITION CODE SELECT:1	11B1
2PCC1	CONDITION CODE SELECT2	11B1
PCEN1	INTERRUPT LATCH ENABLE	11C1
PCIN0	INTERRUPT CONTROL	11C1
PCLK0	PROCESSOR CLOCK	7D1
PCLK1	PROCESSOR CLOCK	7D2
0PCT1	CONDITION FIELD MUX 0	11B1
1PCT1	CONDITION FIELD MUX 1	11B1
PCTR1	CONDITION FIELD ENABLE	11B1
PCPAD1	INTERRUPT ADDRESS BUS ENABLE	11C1
PCTR1	CONDITION FIELD ENABLE	11B1

APPENDIX Cont...

MNEMONIC	MEANING	LOCATION
PE1	MULTIPLEXED PARITY ERROR	9B2
OPE1	CH 0 PARITY ERROR	3C3
1PE1	CH 1 PARITY ERROR	3C1
2PE1	CH 2 PARITY ERROR	4C3
3PE1	CH 3 PARITY ERROR	4C1
4PE1	CH 4 PARITY ERROR	5C3
5PE1	CH 5 PARITY ERROR	5C1
6PE1	CH 6 PARITY ERROR	6C3
7PE1	CH 7 PARITY ERROR	6C1
PI1	INTERRUPT DETECT	11C3
PJCC0	JUMP CONDITION CODE	11B1
PJMPO	JUMP ENABLE	11B1
PLRS1	STATUS LATCH CLOCK	11D1
PSATN1	SET ATTENTION FLOP	11D1
PSEN1	INTERRUPT CONTROL	11C1
PSIN1	SET INTERRUPT	11C1
PSYN1	SYNC CONTROL	11C1
PWIM1	INTERRUPT RAM WRITE	11C1
PWSM1	INTERRUPT RAM WRITE	11C1
Q00	BAUD RATE MULTIPLEXED CLOCK 0	7A2
Q10	BAUD RATE MULTIPLEXED CLOCK 1	7A2
RACK0	RECEIVE ACKNOWLEDGE INTERRUPT	10B4
0RCR0	CH 0 REVERSE CHANNEL RECEIVE	8D3
1RCR0	CH 1 REVERSE CHANNEL RECEIVE	8D3
2RCR0	CH 2 REVERSE CHANNEL RECEIVE	8C3

APPENDIX Cont...

MNEMONIC	MEANING	LOCATION
3RCR0	CH 3 REVERSE CHANNEL RECEIVE	8C3
4RCR0	CH 4 REVERSE CHANNEL RECEIVE	8C3
5RCR0	CH 5 REVERSE CHANNEL RECEIVE	8B3
6RCR0	CH 6 REVERSE CHANNEL RECEIVE	8B3
7RCR0	CH 7 REVERSE CHANNEL RECEIVE	8B3
RCR1	MULTIPLEXED REVERSE CHANNEL RECEIVE	9B2
RCTR0	REVERSE CHANNEL TRANSMIT	11B3
ORDAT1	CH 0 RECEIVE DATA	8D1
1RDAT1	CH 1 RECEIVE DATA	8D1
2RDAT1	CH 2 RECEIVE DATA	8C1
3RDAT1	CH 3 RECEIVE DATA	8C1
4RDAT1	CH 4 RECEIVE DATA	8C1
5RDAT	CH 5 RECEIVE DATA	8B1
6RDAT	CH 6 RECEIVE DATA	8B1
7RDAT	CH 7 RECEIVE DATA	8B1
RILO	RESET INTERRUPT LATCH	11B3
RING1	MULTIPLEXED RING	9B2
0RING0	CH 0 RING	8D4
1RING0	CH 1 RING	8D4
2RING0	CH 2 RING	8C4
3RING0	CH 3 RING	8C4
4RING0	CH 4 RING	8B4
5RING0	CH 5 RING	8B4
6RING0	CH 6 RING	8B4
7RING0	CH 7 RING	8A4

APPENDIX Cont...

MNEMONIC	MEANING	LOCATION
RSLAT1	RESET WRITE INTERRUPT LATCH	11C1
0SA	CH 0 REVERSE CHANNEL TRANSMIT DATA	3C3
1SA	CH 1 REVERSE CHANNEL TRANSMIT DATA	3C1
2SA	CH 2 REVERSE CHANNEL TRANSMIT DATA	4C3
3SA	CH 3 REVERSE CHANNEL TRANSMIT DATA	4C1
4SA	CH 4 REVERSE CHANNEL TRANSMIT DATA	5C3
5SA	CH 5 REVERSE CHANNEL TRANSMIT DATA	5C1
6SA	CH 6 REVERSE CHANNEL TRANSMIT DATA	6C3
7SA	CH 7 REVERSE CHANNEL TRANSMIT DATA	6C1
SCLROB	SYSTEM CLEAR FROM CPU	2C3
SELO	ADDRESS SELECT	1C2
SEL1	ADDRESS SELECT	1C2
SQADO	SEQUENCER ADDRESS 0	11B2
SQAD1	SEQUENCER ADDRESS 1	11A2
SQAD2	SEQUENCER ADDRESS 2	11A2
SQAD3	SEQUENCER ADDRESS 3	11A2
SQAD4	SEQUENCER ADDRESS 4	11A2
SR1	STATUS REQUEST CONTROL FROM CPU	2C4
SYNO	SYNC RETURN TO CPU	2B2
TACK0	TRANSMIT ACKNOWLEDGE INTERRUPT	10A2
TBRE1	MULTIPLEXED TRANSMIT BUFFER REGISTER EMPTY	9B2
0TBRE1	CH 0 TRANSMIT BUFFER REGISTER EMPTY	3B3
1TBRE1	CH 1 TRANSMIT BUFFER REGISTER EMPTY	3B1
2TBRE1	CH 2 TRANSMIT BUFFER REGISTER EMPTY	4B3
3TBRE1	CH 3 TRANSMIT BUFFER REGISTER EMPTY	4B1


APPENDIX Cont...


MNEMONIC	MEANING	LOCATION
4TBRE1	CH 4 TRANSMIT BUFFER REGISTER EMPTY	5B3
5TBRE1	CH 5 TRANSMIT BUFFER REGISTER EMPTY	5B1
6TBRE1	CH 6 TRANSMIT BUFFER REGISTER EMPTY	6B3
7TBRE1	CH 7 TRANSMIT BUFFER REGISTER EMPTY	6B1
TD081	THREE STATE DATA BUS BIT 8	2B1
TD091	THREE STATE DATA BUS BIT 9	2B1
TD101	THREE STATE DATA BUS BIT 10	2B1
TD111	THREE STATE DATA BUS BIT 11	2C1
TD121	THREE STATE DATA BUS BIT 12	2C1
TD131	THREE STATE DATA BUS BIT 13	2C1
TD141	THREE STATE DATA BUS BIT 14	2D1
TD151	THREE STATE DATA BUS BIT 15	2D1
0TDAT1	CH 0 TRANSMIT DATA	3A4
1TDAT1	CH 1 TRANSMIT DATA	3A2
2TDAT1	CH 2 TRANSMIT DATA	4A4
3TDAT1	CH 3 TRANSMIT DATA	4A2
4TDAT1	CH 4 TRANSMIT DATA	5A4
5TDAT1	CH 5 TRANSMIT DATA	5A2
6TDAT1	CH 6 TRANSMIT DATA	6A4
7TDAT1	CH 7 TRANSMIT DATA	6A2
UDR1	MULTIPLEXED DATA READY STATUS	9C2
URCR1	MULTIPLEXED REVERSE CHANNEL RECEIVE	9C4
URING1	MULTIPLEXED RING	9D4
UTBRE1	MULTIPLEXED TRANSMIT BUFFER REGISTER EMPTY	9D1
WRTO	MULTIPLEXED WRITE CONTROL STATUS	9B3



APPENDIX Cont...

MNEMONIC	MEANING	LOCATION
WRT1	MULTIPLEXED WRITE CONTROL STATUS	9A3
0WRTO	CH 0 WRITE CONTROL STATUS	3B3
1WRTO	CH 2 WRITE CONTROL STATUS	3B1
2WRTO	CH 2 WRITE CONTROL STATUS	4B3
3WRTO	CH 3 WRITE CONTROL STATUS	4B1
4WRTO	CH 4 WRITE CONTROL STATUS	5B3
5WRTO	CH 5 WRITE CONTROL STATUS	5B1
6WRTO	CH 6 WRITE CONTROL STATUS	6B3
7WRTO	CH 6 WRITE CONTROL STATUS	6B1
0WT1	CH 0 WRITE COMMAND	1B1
1WT1	CH 1 WRITE COMMAND	1B1
2WT1	CH 2 WRITE COMMAND	1B1
3WT1	CH 3 WRITE COMMAND	1B1
4WT1	CH 4 WRITE COMMAND	1B1
5WT1	CH 5 WRITE COMMAND	1B1
6WT1	CH 6 WRITE COMMAND	1B1
7WT1	CH 7 WRITE COMMAND	1A1

1WT1	CH 1 WRITE COMMAND APPENDIX Cont...	1B1
MNEMONIC	MEANING	LOCATION
2WT1	CH 2 WRITE COMMAND	1B1
3WT1	CH 3 WRITE COMMAND	1B1
4WT1	CH 4 WRITE COMMAND	1B1
5WT1	CH 5 WRITE COMMAND	1B1
6WT1	CH 6 WRITE COMMAND	1B1
7WT1	CH 7 WRITE COMMAND	1A1







UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN MILLIMETERS		COMPONENT NO.
FUNCTION	DESCRIPTION	
—	—	APPROVALS
—	—	DATE
—	—	DRAWN BY: G. THOMAS
—	—	VERIFIED BY: J. MCGOWAN
—	—	CHIEF DESIGNER: J. MCGOWAN
—	—	DESIGNER: —
—	—	REVISIONS
—	—	APPROVED
SCHEMATIC 8 LINE COMM / MUX		
SHEET NO.	FIGURE NO.	DWG. NO.
C 3T456	400120	A
DO NOT SCALE DRAWING		SCALE 1:1
		SHEET 3 OF 12



macrolink

4


3

2

D



2PEI (9C3)
2FRI (9C3)
2OVI (9D3)





CHANNEL 2


3

2

A



3PEI (9C3)
3FRI (9C3)
3OVI (9D3)



CHANNEL 3

REVISIONS		APPROVALS		DESCRIPTION		DATE		APPROVED	
DATE	REV	NAME	INITIALS	ITEM	DESCRIPTION	DATE	REV	NAME	INITIALS
1/15/82	A	DRW	DRW	U14A	LS32	1/15/82	A	DRW	DRW
1/15/82	A	DRW	DRW	U17	LS14	1/15/82	A	DRW	DRW
1/15/82	A	DRW	DRW	U18	1488	1/15/82	A	DRW	DRW
1/15/82	A	DRW	DRW	U119	LS51	1/15/82	A	DRW	DRW
1/15/82	A	DRW	DRW	U10D1	DI01 ID4	1/15/82	A	DRW	DRW
1/15/82	A	DRW	DRW	U118	1488	1/15/82	A	DRW	DRW
1/15/82	A	DRW	DRW	U119	LS51	1/15/82	A	DRW	DRW
1/15/82	A	DRW	DRW	U17	LS14	1/15/82	A	DRW	DRW
1/15/82	A	DRW	DRW	U71	DRP RRD CRL PE FE	1/15/82	A	DRW	DRW
1/15/82	A	DRW	DRW	U72	LS10	1/15/82	A	DRW	DRW
1/15/82	A	DRW	DRW	U73	LS279	1/15/82	A	DRW	DRW
1/15/82	A	DRW	DRW	U84	DRP RRD CRL PE FE	1/15/82	A	DRW	DRW
1/15/82	A	DRW	DRW	U72	LS10	1/15/82	A	DRW	DRW
1/15/82	A	DRW	DRW	U73	LS279	1/15/82	A	DRW	DRW

macrolink

SCHEMATIC

8 LINE COMM / MUX

SIZE FSCN NO.

C 3T456

Dwg. No. 400120


Rev A

SCALE #




Sheet 4 of 12

REVISIONS			
DATE	REV.	DESCRIPTION	DATE

D



CHANNEL 4




CHANNEL 5

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN MILLIMETERS TOLERANCES ARE FRACTIONAL: ±1/16" ANGLE: ±1° DECIMAL: ±0.005" RADIAL: ±0.005"		CONTRACT NO.		macrolink	
DRAWN BY: G. THOMAS DATE: 1/15/82		APPROVED BY: DRAWN BY: G. THOMAS DATE: 1/15/82		SCHEMATIC 8 LINE COMM / MUX	
CHECKED BY: DATE: 1/15/82		REVIEWED BY: DATE: 1/15/82		SIZE: PCBN NO: C 3T456 Dwg. NO: 400120 REV: A	
DO NOT SCALE DRAWING				SCALE: # SHEET 5 OF 12	


REVISIONS			
NAME	REV	DESCRIPTION	BASE

D



CHANNEL 6

C





CHANNEL 7

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN MILLIMETERS BALANCES ARE:		CONTRACT NO.	macrolink	
FRACTIONAL	DECIMAL	ANGLE	APPROVALS	DATE
1/4	.25	90°	ORIGIN	1/15/82
1/8	.125		CIRCUITS	
1/16	.0625		ROUNDED	
DO NOT SCALE DRAWING				
SIZE	FSCH NO.	DWG. NO.	SCHEMATIC 8 LINE COMM / MUX	
C	3T456	400120	REV A	
SCALE #			SHEET 6 OF 12	

A

REVIEWS			
DESIGN	REV.	DESCRIPTION	BASE





UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: MECHANICAL: .005 ELECTRICAL: .002		CONTRACT NO.	
MATERIAL	APPROVALS	DATE	
PCB	J 1074-A	1/15/82	
COMPONENTS			
DO NOT SCALE DRAWING			
SIZE	FORM NO.	DRAW. NO.	REV.
C	3T456	400120	A
SCALE			
SHEET 8 OF 12			

macrolink


SCHEMATIC
B-LINE COMM/MUX

4
 1RING0 (SD4)
 1RING0 (SD4)
 2RING0 (SC4)
 3RING0 (SC4)
 4RING0 (BB4)
 5RING0 (BB4)
 6RING0 (BB4)
 7RING0 (SA4)

1RCRD (SD3)
 2RCRD (SC3)
 3RCRD (SC3)
 4RCRD (SC3)
 5RCRD (BB3)
 6RCRD (BB3)
 7RCRD (BB3)

1CARR0 (YL3)
 2CARR0 (YB3)
 3CARR0 (SC3)
 4CARR0 (SC3)
 5CARR0 (BB3)
 6CARR0 (BB3)
 7CARR0 (YA3)

2PADRI (IIC2)
 4PADRI (IIC2)
 8PADRI (IIC2)



STATUS / INTERRUPT MUX

U155 (URING1 (SB2))
 U154 (DSRDY0 (BD2))
 U151 (LS151)

U153 (URCR1 (SB2))
 U140 (CL2S0 (BD1))
 U151 (LS151)

U141 (WTI (BI))
 U83 (PEI (BC3))
 U151 (LS151)

U41 (OV1 (BC3))
 U151 (LS151)

U69 (PEI (BC3))
 U82 (DR1 (SA3))
 U151 (LS151)

U55 (FR1 (SC3))
 U151 (LS151)

U46 (LTBRE1 (9D1))
 U151 (LS151)

U82 (DR1 (SA3))
 U151 (LS151)

U68 (SLATI (HCl))
 U151 (LS151)

U26 (RNG1 (2D2, 2D4, 2D2))
 U151 (LS151)

U159 (LTBRE1 (9D2))
 LS74 (LTBRE1 (9D2))

U159 (LTBRE1 (9D2))
 LS74 (LTBRE1 (9D2))

U74 (ZTRE1 (4B3))
 LS74 (LTBRE1 (9D2))

U74 (ZTRE1 (4B3))
 LS74 (LTBRE1 (9D2))

U45 (4TBRE1 (5B3))
 LS74 (LTBRE1 (9D2))

U45 (4TBRE1 (5B3))
 LS74 (LTBRE1 (9D2))

U44 (GTBRE1 (6B3))
 LS74 (LTBRE1 (9D2))


U44 (GTBRE1 (6B3))
 LS74 (LTBRE1 (9D2))

LS74 (SCLROB (2C3))

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN MILS TOLERANCES ARE FRACTIONAL INCHES DECIMAL MILS ANGLES IN DEGREES EIA-481		CONTRACT NO.	
DRAWN BY: J. M. H. - 12		APPROVED	DATE: 1/15/82
CHECKED BY:		SUPERVISOR	
DESIGNED BY:		DESIGNER	
		DO NOT SCALE DRAWING	
		SCALE: -	
		SIZE: FCB NO. C 3 T 456	OWN. NO. 400120
		REV. A	
SHEET 9 OF 12			

macrolink

REVISIONS			
ZONE	REV	DESCRIPTION	DATE




UNL-2000 CIRCUIT SHEET	CONTRACT NO.
DATE	APPROVALS
9/15/82	DATE
CHG/CRS	NAME
400120	NAME
DO NOT SCALE DRAWING	SCALE
SHEET 10 OF 12	REV A

macrolink



SCHEMATIC
B-LINE COMM/MUX

DRAWING NO. C 3T456 **SIZE** FROM NO. 400120 **REV** A



REVISIONS

ZONE	REV	DESCRIPTION	BASE	APPROVED

JAIJB1

D

C

B

A

LINEAR ELECTRONICS SPECIFIED MANUFACTURED AND TESTED TOLERANCES ARE: PRACTICAL DECIMAL ANGULAR	
MATERIALS	
APPROVALS	DATE
DESIGNER: <u>2/17/82</u>	VERIF: <u>1/15/82</u>
Checklist	
Initials	
DO NOT SCALE DRAWING	

CONTRACT NO.	
APPROVALS	DATE
DESIGNER: <u>2/17/82</u>	VERIF: <u>1/15/82</u>
Checklist	
Initials	
DO NOT SCALE DRAWING	


macrolinkSCHEMATIC
8-LINE COMM / MUXSIZE FSCM NO. Dwg. No. REV
C 3T456 400120 A

SCALE # SHEET 12 OF 12

when the computer is up and running. It's easy to change terminals or modems.

Addresses are easy to set and equally easy to change. With our 2-line PADLA, you set the addresses independently. With QALTA and COMM MUX, just make one setting and all addresses are set consecutively.

Baud Rates can be changed while your system is up — no need to schedule downtime or costly over-time service. Data rates are switch-selectable on QALTA — no need to remove the board. And they're software-controlled on PADLA and COMM MUX. Select any rate from 50 to 19,200 — in any combination.



Selectable addressing is easy to configure

Additional Macrolink advantages.

Advanced low-power Shottky and CMOS technology delivers the lowest power consumption possible. As a result, you may eliminate the need — and related costs — of an add-on power supply.

To further simplify system integration, each Macrolink COMM product comes with an internal cable that has a DAP15P connector for a pin-to-pin match with host-supplied hardware.


Macrolink provides you with advanced products, priced to give you the

most cost-effective COMM solutions. Further, we assure high reliability. Each Macrolink board is thoroughly burned in, computer tested, and backed by a one-year limited warranty. And delivery takes days, instead of months.

Strong support.


The above information and specs on the back page will help you make your choice. But don't hesitate to call for application assistance. We're here to help you in every way possible, including application advice, system integration, and on-going technical back-up.

Write or call today for details.



Function switches, accessible from front of board

QALTA™



8-Line COMM MUX

COMM Equipment Specifications

	PADLA Product Number 200520	QALTA Product Number 200620	8-Line COMM MUX Product Number 200720
Channels/Unit	2 RS-232-C Channels	4 RS-232-C Channels	8 RS-232-C Channels
Size	Half board	Half board	Full board
Transmission Mode	Serial; asynchronous by character, synchronous by bit. Receiver and transmitter are double buffered.		
Duplex Mode	Individual switches for each channel either half- or full-duplex.	One switch selects either half- or full-duplex for all four channels.	Individual switches for each channel either half- or full-duplex.
Device Address	Two sets of address switches allows independent selection for each channel; each channel requires two consecutive addresses.	Two hexadecimal-coded switches set the starting field of eight consecutive 10-bit addresses. LSD must be either 0 or 8.	One hexadecimal-coded switch sets the starting field of 16 consecutive 10-bit addresses. LSD must be 0.
Baud Rate	Crystal-controlled; switch selected. Available rates include 50, 75, 110, 134.5, 150, 200, 300, 600, 1200, 1800, 2400, 4800, 9600 or 19,200 baud. Either one of two user-designated baud rates may be selected by the clock bit of command 2 for each channel.	Crystal-controlled; switch selected. Available rates include 50, 75, 110, 134.5, 150, 200, 300, 600, 1200, 1800, 2400, 4800, 9600 or 19,200 baud. One switch selects each channel.	Each COMM MUX has four user-designated baud rates that may be selected by the clock bits of command 2 for each channel. The user may switch select any four of the available rates in any combination: 50, 75, 110, 134.5, 150, 200, 300, 600, 1200, 1800, 2400, 4800, 9600 or 19,200 baud.
Serial Format	Program-controlled/character size may be 5, 6, 7 or 8 bits. Parity is odd, even or none. 1 or 2 stop bits (1.5 bits with 5-bit data).		
Dataset Control	Data Terminal Ready (CD), Pin 2; Request to Send (CA), Pin 23; Reverse Channel Transmit (SBA), Pin 6	Reverse Channel Transmit (SBA), Pin 6	Data Terminal Ready (CD), Pin 2; Request to Send (CA), Pin 23; Reverse Channel Transmit (SBA), Pin 6
Dataset Status	Clear to Send (CB), Pin 3 Ring (CE), Pin 9 Carrier (CF), Pin 4 Reverse Channel Receive (SB), Pin 8; Dataset Ready (CC), Pin 12	Dataset Ready (CC), Pin 12	Clear to Send (CB), Pin 3 Ring (CE), Pin 9 Carrier (CF), Pin 4 Reverse Channel Receive (SB), Pin 8; Dataset Ready (CC), Pin 12
Status Disable	CF, CC and CB may be disabled for either channel via switches on the module.	Internal switch permits disabling Dataset Ready lines. An additional switch slaves CARR OFF (bit 06) to Dataset Ready for positive indication of off-line terminal.	CF, CC and CB may be disabled for each channel via switches on the module.
Serial Data	Receive Data (BB), Pin 11 Transmit Data (BA), Pin 14	Receive Data (BB), Pin 11 Transmit Data (BA), Pin 14	Receive Data (BB), Pin 11 Transmit Data (BA), Pin 14
Echoplex	Program-controlled; permits received data to be retransmitted to the terminal, as well as transferred to the CPU.		
Interrupts	Queued on each board. The receive side of the first channel has the highest priority, the transmit side of the last channel has the lowest.		
Bus Load	One-half standard load on the multiplexer bus.		
Power Required	+ 5 V at 0.5 ampere typical	+ 5 V at 0.7 ampere typical	+ 5 V at 1.8 ampere typical
Internal Cable	7½' long, terminated with two DA15P connectors. Pin-compatible with Perkin-Elmer ASYNC products (PASLA, PALS, 2 CH COMM MUX, 8 CH COMM MUX)*	7½' long, terminated with four DA15P connectors. Pin-compatible with Perkin-Elmer ASYNC products (PASLA, PALS, 2 CH COMM MUX, 8 CH COMM MUX)*	Two cables, 7½' long, terminated with four DA15P connectors. Pin-compatible with Perkin-Elmer ASYNC products (PASLA, PALS, 2 CH COMM MUX, 8 CH COMM MUX)*

*Contact Macrolink for Optional Cable Configurations

QALTA Status and Command Byte

0	1	2	3	4	5	6	7	STATUS
OV	PF	FR	0	BUSY	EX	DSRDY OFF/CARR OFF	0	CMD 1
RCV	DIS	EN	X	ECHOPLEX	RCT/DTB	TRANS LB	WRT/READ	1
SEND	DIS	EN		BIT SEL	STOP BIT		PARITY	0
	X	X						CMD 0



Macrolink Inc. 1150 East Stanford Court, Anaheim, California 92805-6687
Phone (714) 634-8080 TWX 910-591-1671