MXU21 Disk Controller Manual

MDA

ICRO EVELOPMENT SSOCIATES

MXU21 Disk Controller Manual

June 1980 - Revision A

Preface

The purpose of this manual is to provide the user adequate information to configure and operate the MXV21 floppy disk controller. The information provided should clarify the controller connection to any Shugart compatible drive and assist in the selection of associated interface options. Both register definition and command protocol are provided for reference and as an aid in development of user software. Operational procedures outline the use of the controller features as well as explaining operation in an RT-11 software environment.

Contents

SECTION 1- GENERAL INFORMATION

1.1	INTRODU	CTION	
1.2	COMPONE	NTS	1-2
1.3	COMPATI	BILITY	1-3
	1.3.1	Logical Track Format	1-3
	1.3.2	Sector Header Field	1-4
	1.3.3	Data Field	1-4
	1.3.4	Recording Scheme	1-5
	1.3.5	Double Frequency (FM)	1-6
	1.3.6	DEC Modified MFM	1-6
	1.3.0	Cylic Redundancy Check	1-7
. ,			1-7
1.4	SPECIFI	CATION	1-/
2.1	CONFICI		0 1
2.1	2.1.1	TDATTON	7-1
	2.1.1	URATION	2-1 2-4
		Address Vector Selection	2-4
	2.1.2	Address Vector Selection	2-4 2-4
	2.1.2 2.1.3	Address Vector Selection	2-4 2-4 2-4
	2.1.2 2.1.3 2.1.4	Address Vector Selection	2-4 2-4 2-4 2-5
	2.1.2 2.1.3 2.1.4 2.1.5	Address Vector Selection	2-4 2-4 2-4 2-5 2-5
	2.1.2 2.1.3 2.1.4 2.1.5 2.1.6	Address Vector Selection Device Interrupt Priority Bootstrap Write Precompensation Write Current Control Drive and Side Selection	2-4 2-4 2-4 2-5 2-5 2-5
2.2	2.1.2 2.1.3 2.1.4 2.1.5 2.1.6	Address Vector Selection Device Interrupt Priority Bootstrap Write Precompensation Write Current Control Drive and Side Selection CONFIGURATION	2-4 2-4 2-4 2-5 2-5 2-5 2-6
2.2	2.1.2 2.1.3 2.1.4 2.1.5 2.1.6	Address Vector Selection Device Interrupt Priority Bootstrap Write Precompensation Write Current Control Drive and Side Selection CONFIGURATION	2-4 2-4 2-4 2-5 2-5 2-5 2-6 2-7
	2.1.2 2.1.3 2.1.4 2.1.5 2.1.6 DRIVE (CABLING	Address Vector Selection Device Interrupt Priority Bootstrap Write Precompensation Write Current Control Drive and Side Selection CONFIGURATION	2-4 2-4 2-4 2-5 2-5 2-5 2-6

SECTION 3 - PROGRAMS

3.1 3.2	GENERAL REGISTER DEFINITIONS 3.2.1 MXVCS - Command and Status Register (177170 ₈) 3.2.2 MXVDB - Data Buffer (177172 ₈) 3.2.3 Extended Status Registers	3-1 3-2 3-2 3-3 3-7
3.3	COMMAND PROTOCOL 3.3.1 Fill Buffer (000) 3.3.2 Empty Buffer (001) 3.3.3 Write Sector (010) 3.3.4 Read Sector (011) 3.3.5 Set Media Density (100) 3.3.6 Read Status (101) 3.3.7 Write Deleted Data Sector (110) 3.3.8 Read Error Code (111)	3-8 3-8 3-9 3-10 3-11 3-13 3-13 3-13
	SECTION 4 - CONTROLLER OPERATIONS	
4.1	GENERAL	4-1
4.2	BOOTSTRAPPING THE CONTROLLER	4-1
	4.1.1 Bootstrap Operation	4-2
4.3	FORMAT OPERATIONS	4-2
4.4	FILL/WRITE OPERATIONS	4-4
4.5	READ/EMPTY OPERATIONS	4-5
4.6	WRITE CURRENT CONTROL	4-6
4.7	WRITE PROCOMPENSATION	4-6
4.8	POWER FAIL PROTECTION	4-7
4.9	OPERATION USING RT11	4-7
	4.9.1 Creating a DY-Compatible System Disk	4-7

Figures

Figure	1-2:	Logical Track Format	1-6
		MFM Recording Characteristics	
		Configuration Jumper Locations	
Figure	2-2:	Drive/Controller Cabling	2-7
		Connector Pin Definitions	
		Format Subroutine	
Figure	4-2:	Write Data Subroutines	4-4
Figure	4-3:	Read Data Subroutines	4-5

Tables

Table	1-1:	Address Marks	1-5
Table	1-2:	Standard MFM Encoding	1-6
Table	1-3:	Modifying Algorithm (Special Case)	1-7
		Address/Vector Option Configuration	
		Priority Level Configuration	
		Miscellaneous Options Configurations	
Table	2-4:	Drive Configuration	2-6
		Command Word Formats	

Section 1

General Information

1.1 INTRODUCTION

The MXV21 is a dual density controller compatible with the DEC* RXO2 floppy disk system. Configured with any Shugart compatible drive, it is a direct replacement for the RXV21 subsystem. The controller provides either single density encoding compatible with IBM 3740 equipment or double density encoding, providing 512K bytes of storage on a single diskette. When configured with two drives, each drive may operate at a different density.

All electronics are contained on one dual-wide board which plugs directly into any standard LSI-ll backplane and interfaces through a 50 conductor ribbon cable to any Shugart compatible drive. All controllers are 100% tested and ready for plug in and operation. The controller is configured for the standard device address 1771708 and interrupt vector 2648. The interrupt level is factory set to level four. Features include:

- Transparent firmware bootstrap automatically loads either single or double density diskettes.
- Formatting capability permits writing sector headers, checking the written headers, and writing the data fields in the user selected density.
- Jumpers allow user selection of both the alternate address and vector.
- Jumper selectable four-level device interrupt priority compatible with the LSI-11/23.
- Provides power fail protection for data integrity.
- Write current control signal for tracks greater than forty-three.
- Write precompensation for reduced error rates.

REV A 1-1

^{*}DEC, PDP-11, LSI-11, Unibus & Q bus are registered trademarks of Digital Equipment Corporation

1.2 COMPONENTS

The controller is provided with the following components:

P/N 60100-07 M 60100-02 Floppy disc controller Manual

1.3 COMPATIBILITY

This section discusses the aspects of hardware, software and media compatibility with Digital Equipment's RX02 system. The information will aid the user in data interchange with foreign systems.

Hardware

The controller is compatible with the LSI-11, LSI-11/2 and LSI-11/23 processors. All circuity is contained on one dual-wide board that plugs directly into any standard LSI-11 backplane. Alternate address selection and a four-level device interrupt priority scheme provide the user added flexibility for expanded system configurations. Shugart compatible drive logic is interfaced through a 50-pin ribbon connector. The connector pins are compatible with both the 800 and 850 series drives.

Software

The MXV21 is completely compatible with RXV21 register definition and command protocol. All DEC-supplied software designed to operate with the RX02 system will operate with the controller without modification.

<u>Media</u>

The media used with the MXV21 is compatible with the IBM 3740 family of equipment. Either preformatted or blank soft sectored diskettes may be used with the controller. The following list summarizes the suggested media.

I BM DEC Single or Double Density

RX01/RX02

1.3.1 Logical Track Format

The diskette surface is divided into 77 concentric tracks numbered 0-76. Each track consists of 26 sectors numbered 1-26. The track begins and ends at the index address mark. The track is formatted in such a way that this "soft" index is preceded by the leading edge of the physical index hole in the diskette. Following the physical index are 40 bytes of "FF" data, 6 bytes of "O" data, and the index address mark indicating the beginning of the track. Following the index address mark is the post index gap consisting of 26 bytes of "FF" data and 6 bytes of "O" data. The next field is the sector header for sector 1. Following the sector header is the ID gap consisting of 11 bytes of "FF" data and 6 bytes of "O" data. The next field is the data record for sector 1. Following the data field is the data gap consisting of 28 bytes of "FF" data and 6 bytes of "O" data. This field leads to the next sector header. Following the 26th data record is the pre-index gap consisting of approximately 274 bytes of "FF" data.

Each track is formatted in the above manner. Refer to Figure 1-1. The sector header field of each sector contains information describing both the sector and track number. All the above fields are recorded in FM except as noted in the following sections.




Figure 1-1: Logical Track Format

1.3.2 Sector Header Field

The header field consists of 7 bytes of information. Preceding the header is a field of 6 bytes of "zero" data for synchronization. The header and this preamble are always recorded in FM.

- Byte 1. ID Address Mark A unique mark consisting of 1 byte of FE (hex) data with three missing clock-transitions using a C7 (hex) clock pattern. This mark is decoded by the controller and indicates the start of the sector header.
- 2. Byte 2. Track Address This byte indicates the absolute (0-1148) track address. Each sector contains this track information to locate its position on one of the 77 tracks.
- 3. Byte 3. "Zero"
- 4. Byte 4. Sector Address This byte indicates the absolute (1-328) sector address. Each sector contains this information to identify its position on the track.
- 5. Byte 5. "Zero"
- 6. Byte 6, 7. CRC This is the 16 bit cyclic redundancy character and is calculated for each header from the first 5 bytes of information, using the IRM 3740 polynomial. (Refer to Cyclic Redundancy Check, Section 1.3.7).

1.3.3 Data Field

The data field consists of either 131_{10} or 259_{10} bytes of information depending upon the recording method. Preceding the data field is a field of 6 bytes of "zero" data for synchronization.

The preamble and data address mark are always written in FM. The user data and CRC character are either written in FM or MFM modified depending upon the formatted diskette density.

1. Byte 1. Data Address Mark - A unique mark consisting of a data byte (see Table 1-1) with three missing clock transitions using a C7 (hex) clock pattern. This byte is always written in FM and is dicoded by the controller to indicate the start of the data field, its recording method (FM vs MFM), and if the field is a deleted data field.

ADDRESS MARK	INDICATED DENSITY	DATA	CLOCK
INDEX	NA	FC	C7
ID	NA	FE	C7
DATA	FM MFM Modified	FB FD	C7 C7
DELETED DATA	FM MFM Modified	F8 F9	C7 C7

Table 1-1: Address Marks

- 2. Bytes 2-129 (FM) or Bytes 2-257 (MFM Modified). User Data. This field is recorded in either FM or MFM modified. Depending upon the encoding scheme, either 128 or 256 bytes of information can be stored.
- 3. Bytes 130-131 or 258-259. CRC This is the 16 bit cyclic redundancy character and is calculated for each data field from the first 129 or 257 bytes of information using the IBM 3740 polynomial. (Refer to Cyclic Redundancy Check, Section 1.3.7). These bytes are recorded with the same encoding scheme as the data field.

1.3.4 Recording Scheme

Two recording schemes are used by the MXV21: double frequency (FM) and DEC modified Miller code (MFM). FM is used for single density recording and is compatible with IBM 3740 or DEC RX01 media. DEC modified MFM is used for recording double density and is only compatible with the DEC RX02 system.

1.3.5 Double Frequency (FM).

FM recording is characterized by a flux transition at the beginning of each bit cell which is commonly termed a clock pulse or transition as shown in Figure 1-2. A logic "one" is represented by a flux transition within the bit cell; a logic "zero" is represented by the lack of any flux transition within a bit cell. In FM the bit cell time is 4us.




Figure 1-2: FM Recording Characteristics

1.3.6 DEC Modified MFM.

MFM recording consists of flux transitions for a logic "one" and no flux transitions for a logic "zero". A clock transition only occurs between two consecutive logic "zeros" as shown in Figure 1-3 below. The MFM bit cell time is 2us.




Figure 1-3: MFM Recording Characteristics

Table 1-2 summarizes the standard MFM encoding algorithm.

DA	ATA	ENC	ODED DAT	'A
DN-1	DN	DN-1	CN	DN
0	0	0	1	0
1	0	1	0	0
0	1	0	0	1
1.	1	1	0	1

Table 1-2: Standard MFM Encoding

Because single density headers are used for both FM and MFM recording formats, and since certain MFM patterns map into single density address marks, a modified algorithm is used. The mapping occurs when a data pattern of exacting four consecutive "ones" is encoded. Whenever this pattern is encoded a special algorithm is applied. Table 1-3 defines the encoding algorithm for this special case.

DATA																	
DN-5 DN-4 DN-3 DN-2 DN-1 DN																	
	0		1 1 1		1		1 1			1		1		- 1		0	
X	0	1	0	0	0	1	0	0	0	1	0						
CN-5	DN-5	CN-4	DN-4	CN-3	DN-3	CN-2	DN-2	CN-1	DN-1	DN	DN						
	ENCODED DATA																

Table 1-3: Modifying Algorithm (Special Case)

When reading double density data fields the controller checks for a missing clock bit between two zero data cells, and if found, substitutes one's for the two zero data bits (generated by the special encoding algorithm).

1.3.7 Cyclic Redundancy Check

Each sector header field and data field has a two byte CRC character appended. This 16 bit character is the remainder that results when dividing the data bits [represented as a polynomial M(x)] by a generator polynomial G(x). The polynomial use for IBM 3740 is $G(x) = X^{16} + X^{12} + X^{5} + 1$. For the sector header the data bits include byte 1 thru byte 5. For an FM data field the data bits include byte 1 thru byte 129. For an MFM data field the data bits include byte 1 thru byte 257.

1.4 SPECIFICATION

RECORDING TECHNIQUE:

Single Density
Double Density

IBM 3740 FM DEC Modified MFM

POWER REQUIREMENTS:

Voltage

Single 5V supply

(from LSI-11 backplane)

Current

2.5A typical

ENVIRONMENTAL

Temperature

0°- 45°C

Humidity 10% - 95% non-condensing

Section 2

Installation

2.1 CONFIGURATION

The controller is shipped with standard options configured. The standard address 177170_8 and vector 264_8 are set. The device interrupt priority is set to level four. The firmware bootstrap is disabled. Write precompensation is enabled. Write current control is disabled. Both drive and side select options have been configured for either single or double sided drives.

Most options are factory foil-etched to the most often used configuration. The foil jumpers must first be cut before the alternate jumpers are inserted. Refer to Tables 2-1, 2-2, and 2-3 for alternate options and Figure 2-1 for jumper location. Several of the options are selectable by using AMP 530153-2 pin jumpers. If these pin jumpers are not available use #30 wire wrap.

OPTION		JUMPERS	3
	15-16	16-17	33-34
Standard Address/Vector* 177170/264	In	Out	Out
Alternate Address/Vector 177174/270	Out	In	In
*Factory Preset			

Table 2-1: Address/Vector Option Configuration

REV A 2-1

PRIORITY	ASSERT	MINITOR	JUMPER 18-19 19-20 21-22 22-23 24-25 25-26 27-28 28-29 30-31 31-32									
LEVEL			18-19	19-20	21-22	22-23	24-25	25-26	27-28	28-29	30-31	31-32
4*	4	5,6	Out	In	Out	In	In	Out	Out	In	In	Out
5	4,5	6	Out	In	In	Out	In	Out	Out	In	Out	In
6	4,6	7	In	Out	Out	In	Out	In	In	Out	In	Out
7	4,6,7	None	In	Out	In	Out	Out	In	In	Out	Out	In

Table 2-2: Priority Level Configuration

					JUMPER	S								
		SIDE SELECT			WRITE CURRENT	BOOTSTRAP		WRITE RECOMP		FACTORY TEST				
1-2	2-3	4-5	5-6	5-7	8-9	10-11	10-43	12-13	13-14	35-36	37-38	39-40	41-42	44-45
						In	Out							
						Out	In			Must	DO 31	Do N	0 x	D 2
								Out	In	•				Not Re
								In	Out		move-	жоvе-	move-	Remove-for
					In					Out	for		for	
					Out								+	test o
Out	In	Out	Out	In							mly	nly	nly	only
Out	In	In	Out	Out										
In	In	Out	In	Out									,	
	Out	Out In	Out In Out Out In In	Out In Out Out Out In In Out	Out In Out Out In Out In In Out Out	DRIVE SELECT SIDE SELECT WRITE CURRENT 1-2 2-3 4-5 5-6 5-7 8-9	DRIVE SELECT SIDE SELECT WRITE CURRENT BOOT 1-2 2-3 4-5 5-6 5-7 8-9 10-11 In Out Out In Out Out In Out Out	DRIVE SELECT SIDE SELECT WRITE CURRENT BOOTSTRAP	DRIVE SELECT SIDE SELECT WRITE CURRENT BOOTSTRAP WRITE 1-2 2-3 4-5 5-6 5-7 8-9 10-11 10-43 12-13	DRIVE SELECT SIDE SELECT WRITE CURRENT BOOTSTRAP WRITE RECOMP 1-2 2-3 4-5 5-6 5-7 8-9 10-11 10-43 12-13 13-14	DRIVE SELECT SIDE SELECT WRITE CURRENT BOOTSTRAP WRITE RECOMP 1-2 2-3 4-5 5-6 5-7 8-9 10-11 10-43 12-13 13-14 35-36	DRIVE SELECT SIDE SELECT WRITE CURRENT BOOTSTRAP WRITE RECOMP FA	DRIVE SELECT SIDE SELECT WRITE CURRENT BOOTSTRAP WRITE RECOMP FACTORY TO	DRIVE SELECT SIDE SELECT WRITE CURRENT BOOTSTRAP WRITE RECOMP FACTORY TEST

Table 2-3: Miscellaneous Options Configurations




Figure 2-1: Configuration Jumper Locations

REV A 2-3

2.1.1 Address Vector Selection

The controller is shipped with the DEC standard device address and vector assignments preset to 177170_8 and 264_8 , respectively. Any change in these assignments would necessitate a change in system software. However, an alternate address and vector assignment is selectable and is defined as 177174_8 and 270_8 , respectively.

These assignments are typically used when more than two drives are needed; two controllers would be required and the second controller would be configured for the alternate address and vector. To select the alternate address/vector, first cut the foil between W15 and W16. Jumper W16 to W17 and jumper W33 to W34 as shown in Table 2-1.

2.1.2 Device Interrupt Priority

The MXV21 supports the four-level device interrupt priority scheme compatible with the LSI-11/23. The controller asserts interrupt requests and monitors higher level request lines during interrupt arbitration as described in Table 2-2. The level four request is always asserted by the controller, regardless of its priority, to maintain compatibility with the LSI-11 and LSI-11/2 processors.

The interrupt priority level is configured to level four at the factory. If a different interrupt level is desired the following foil-etched jumpers must be cut. Refer to Table 2-2 for the proper jumpers to insert for the desired priority level.

W19 - W20 W22 - W23 W24 - W25 W28 - W29

W30 - W31

2.1.3 Bootstrap

The controller board incorporates a transparent firmware bootstrap. The bootstrap is initiated whenever program execution is started at location 173000 8, homing both drives to track 0. Next, track 1, sector 1, of unit 0 is read and diskette density is determined. If the diskette is single density, sectors 1, 3, 5, and 7 are loaded into memory starting at location 0. If the diskette is double density, sectors 1 and 3 are loaded. Program execution is then transferred to location 0. Controllers are shipped with this feature disabled. To enable the bootstrap remove the jumper between W10 and W43 and insert the jumper between W10 and W11 as shown in Table 2-3.

NOTE

Only one bootstrap should be enabled in a system for proper operation. If another bootstrap exists in the system, it must be disabled before enabling the controller bootstrap.

2.1.4 Write Precompensation

The MXV21 controller provides hardware write precompensation to reduce the bit shift exhibited by all drives as the recorded flux density increases. The controller recognizes the patterns which produce bit shift and precompensates the written pattern. This unique feature allows the controller to perform reliably with any Shugart compatible drive.

Controllers are shipped with this feature enabled and it is recommended that for more reliable operation the feature not be disabled. However, if so desired, the feature can be defeated by cutting the foil-etched jumper between W13 and W14 and inserting a jumper between W12 and W13 as shown in Table 2-3.

2.1.5 Write Current Control

The MXV21 provides the necessary signal to reduce the write current for tracks greater than forty-three. This signal is available at pin 2 of the 50-pin ribbon connector.

Since the 800 series Shugart single-sided drive does not require a write current signal, the controller is shipped with this feature disabled. However, the double sided 850 series drive does support write current control, and enabling this feature is recommended for reliable operation. This may be accomplished by jumpering pins W8 and W9 as shown in Table 2-3.

2.1.6 Drive and Side Selection

The controller features several options for both drive and side selection. The side select output can be disabled, allowing operation on single sided drives only. The controller can be configured for either single or double sided drives. Proper jumpering allows one double sided drive to be addressed as two drives where side 0 appears as drive 1 and side 1 appears as drive 2.

The controller, when shipped, is configured for either single or double sided drives. If double sided drives are used, it is recommended that the write current control be enabled as described in Section 2.1.5. Before selecting alternate options the foil-etched jumper between W4 and W5 must be cut. For alternate configurations refer to Table 2-3.

2.2 DRIVE CONFIGURATION

For proper operation, the floppy drives must be configured with attention to several options. The controller uses radial drive selection. Thus the drive(s) should be correspondingly configured. When two drives are used, the first should be drive 1 and the second drive 2. A particular drive is selected and remains selected after a function is complete to allow the controller to poll drive status. A separate head load signal is provided by the controller for read and write functions on the diskette. The "in use" logic of the drive should be configured as a function of head loading. Since the drives are homed without loading the heads during an initialize command, the drive should be configured to provide stepper motor power independent of head loading. For details concerning these and other options refer to Table 2-4.

OPTION	DESCRIPTON	DU. DRIVE 0	AL DRIVE 1	SINGLE DRIVE O
DS1 DS2 DS3 DS4 A B C D X WP NP DS HL Z Y R I DC S 800 801 L T1 T2 T3 T4 T5 T6	Drive select 1 Drive select 2 Drive select 3 Drive select 4 Radial head loading option Radial head loading option Head load option In use option Radial head loading option Inhibit write when protect Allow write when protect Stepper power from drive select Stepper power from head load In use from drive select In use from head load Ready output Index output Disk change output Sector option Disable Sector option Enable -5V DC Bias Termination HL Termination Drive Select Termination Drive Select Termination Step Termination Write Data Termination Write Gate	In Out Out In In Out Out In Out In Out In Out In Out In In In In In In Out Out In Out In Out Out In Out Out In Out Out In Out Out Out	Out In Out Out In In Out Out In Out In Out In Out In	In Out Out In In Out Out In Out In Out In

Table 2-4: Drive Configuration

2.3 CABLING

A 50-conductor ribbon cable connects the controller to any Shugart compatible drive(s). If the optional cable is purchased with the controller, connect the socket connector to the 50-pin header located at the edge of the controller board. Observe the alignment of pin 1 of the socket connector and header as indicated by the arrows shown in Figure 2-2. The two 50-pin connectors should be connected to the corresponding drives, again observing the location of pin 1. If the optional cable is purchased from an independent source, the following list of materials (or equivalent) will help in the construction of the required cable.

QTY	DESCRIPTION	MFG	NUMBER
l ea 2 ea	50 pin socket connector 50 pin edge connector	3M 3M	3425-3000 3415-0001
A/R	50 conductor ribbon cable	3M	3365/50




Figure 2-2: Drive/Controller Cabling

The connector pins illustrated in Figure 2-3 are compatible with both the Shugart 800 series and 850 series drives. Any drive that has both a Shugart compatible interface and connector should function properly with the controller.




Figure 2-3: Connector Pin Definitions

2.4 CONTROLLER INSTALLATION

The controller can be inserted and will function in any LSI-11 bus slot provided that both interrupt and DMA continuity is maintained. Since these signals are daisy chained through the bus slots, no unused slots between the LSI-11 processor and the floppy controller may exist. Determine the order that the priority chain follows by consulting the documentation supplied with the LSI-11 system. Note that when two interrupts of the same priority level are asserted, the closer a device is located to the processor, the higher its priority level.

2.5 INITIAL OPERATION AND CHECKOUT

Before the following procedures are done, verify that the controller has been configured as described in Sections 2.1 - 2.4.

NOTE

The bootstrap must be disabled for the following procedures

- 1. Apply AC and DC power to the drive(s). The spindle(s) should begin to rotate. The in-use indicators on both drives should be off.
- 2. Place the Run/Halt switch on the processor to the Halt position and turn on the processor. An "@" character should be printed on the terminal signifying that console ODT has been entered. Both drives (first drive 1, then drive 0) will step the heads inward 10-tracks, then step the heads outward until the home signal is detected. The heads will not load, and, if the drive is configured as per Section 2-2, the in-use indicators will not light. If the above events do not occur, check the cabling and drive power supplies.
- 3. Place a preformatted scratch diskette in drive 0.
- If the standard address assignment is selected, open the CS register using ODT by typing 177170/ on the terminal. The processor will display the contents of the CS register. If the controller is operating properly a 004040 should be printed. Deposit a 40000_8 in the CS register by typing 40000 <CR>. This command will initialize the controller. Both drives should calibrate for home position. First, drive 1 steps inward 10 tracks then outward one track at a time until the drive indicates track 0 The procedure is repeated on has been reached. drive 0. After both drives are calibrated, the head on drive 0 is loaded. Sector 1 of track 1 on drive 0 is read into the controller buffer. operation is indicated by the in-use LED on the drive. Only the LED on drive 0 will be turned on, indicating the head load operation. The LED will remain on for a short time after the read operation is complete.

If, after initializing, the drives do not calibrate or the LED is not activated, check the cabling and power supplies.

REV A 2-9

- 5. Reopen the CS register (location 177170₈) using ODT as described above. The contents of this location should be 004040₈. Examining the next location 177172₈ by using the linefeed key or typing in 177172/ should yield either a 204₈ or 244₈. For a detailed description of the register protocol and bit definition, refer to Section 3.
- 6. If the above procedures function as described, the controller is ready for use. Either diagnostics or an operating system can be booted. For details on bootstrapping refer to Section 4.
- 7. If the above procedures cannot be validated, consult the factory or your local representative for assistance.

REV A 2-10

Section 3

Functional Description

3.1 GENERAL

This section describes device registers and command protocol for the MXV21.

All software control of the MXV21 is performed by means of two device registers: the command and status (MXVCS) register and a multipurpose data buffer (MXVDB) register. These registers are normally assigned the bus address 1771708 and 1771728, respectively. The registers can be read or loaded, with a few exceptions, using any instruction referring to their addresses.

The MXVCS register passes control information from the CPU to the controller and reports status and error information from the controller to the CPU. The MXVDB is provided for additional control and status information between the CPU and the controller. The information that is present in the MXVDB at any given time is a function of the controller operation in progress.

The controller contains a sector buffer capable of storing a complete sector. For read/write operations the buffer is either "filled" before a write command or "emptied" after a read command under DMA control. During a write command the controller locates the desired sector and the buffer information is transferred to the diskette. During a read operation the desired sector is located and the sector data are transferred to the buffer.

3.2 REGISTER DEFINITIONS

3.2.1 MXVCS - Command and Status Register (1771708)

The format of the MXVCS register is shown below. Functions are initiated by loading the command and status (CS) register, when not busy (bit 5 = 1), with bit 0 = 1. Command protocol is discussed in detail in Section 3.7.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
error	RX INIT	EXT	ADDR	RXO2		HEAD SEL	DEN	TR	INTR ENB	DONE	UNIT SEL	F	UNCTIO	N	GO

BIT DESCRIPTION

- 15 ERROR: This bit is set by the controller to indicate that an error has occurred during an attempt to execute a command. This bit is cleared by the initiation of a new command or by setting the initialize bit. When an error is detected the MXVES is read into the MXVDB. This bit is a read—only bit.
- MXV21 INITIALIZE: This bit is set by the program to initialize the controller without initializing all the devices on the LSI-ll bus. This is a write-only bit.

CAUTION

Loading the lower byte of the MXVCS will also load the upper byte of the MXVCS.

When this bit is set, the controller will negate Done and move the head position mechanism of drive 1 (if two drives are available) to track 0. When completed, the controller will repeat the operation on drive 0.

The controller will then clear the error and status register, set Initialize Done, and set Drive Ready if drive 0 is ready. Finally, the controller will read sector 1, track 1, of drive 0.

- 12-13 EXTENDED ADDRESS BITS: These bits are used to specify an extended bus address. Bit 12 = MA16. Bit 13 = MA17. These are write-only bits.
- 11 RX02: This bit is asserted by the controller to indicate that this is an RX02 type system. This is a read-only bit.
- 10 RESERVED: Must be written as a zero.

- 09 HEAD SELECT: This bit selects one of the two possible sides of the disk for execution of the desired function. When cleared, side 0 is selected; when set, side 1 is selected. This is a read/write bit.
- OB DENSITY SELECT: This bit selects either single or double density operation. When cleared, single density is selected; when set, double density is selected. This is a read/write bit.
- O7 TRANSFER REQUEST: This bit signifies that the controller needs data or has data available. This is a read-only bit.
- Of INTERRUPT ENABLE: This bit is set by the program to enable an interrupt when the controller has completed an operation and asserted the Done bit. The condition of this bit is cleared by initialize. This is a read/write bit.
- DONE: This bit indicates the completion of a function. Done will generate an interrupt when asserted if interrupt enable (MXVCS bit 6) is set. This is a read—only bit.
- O4 UNIT SELECT: This bit selects one of the two possible disks for execution of the desired function. This is a read/write bit.
- 03-01 FUNCTION SELECT: These bits code one of the eight possible functions described in detail within this section. These are write-only bits.
 - 000 Fill Buffer
 - 001 Empty Buffer
 - 010 Write Sector
 - 011 Read Sector
 - 100 Set Media Density/Format
 - 101 Read Status
 - 110 Write Deleted Data Sector
 - 111 Read Error Code
- Of GO: Initiates a command to the controller. This is a write-only bit.


3.2.2 MXVDB - Data Buffer (1771728)

This register serves as a general purpose data path between the controller and the LSI-11. It will represent one of six registers according to the protocol of the function in process. These registers include the MXVDB, MXVTA, MXVSA, MXVWC, MXVBA, and MXVES.

This register is a read/write register if the controller is not in the process of executing a command (i.e., it may be manipulated without affecting the controller). When the controller is executing a command, this register can only be written to or read from when MXVCS bit 7 (TR) is set.

Data Buffer Register (MXVDB)


All information transferred to and from the floppy media passes through the MXVDB register and is addressable only under the protocol of the function in progress.



MXVDB FORMAT

Track Address Register (MXVTA)


This register is loaded to indicate on which of the 115_8 (77 decimal) tracks a given function is to operate. It can be addressed only under the protocol of the function in progress. Bits 8 through 15 are not used and are ignored.



MXVTA FORMAT

Sector Address register (MXVSA)


This register is loaded to indicate on which of the 328 (26 decimal) sectors a given function is to operate. It can be addressed only under the protocol of the function in progress. Bits 8 through 15 are not used and are ignored.



MXVSA FORMAT


• Word Count Register (MXVWC)

This 8-bit register is loaded with the number of words (maximum of 128 decimal) to be transferred. At the end of each transfer the word count register is decremented. When the contents of the register are decremented to zero transfers are terminated; Done is set (MXVES bit 5); and, if enabled, an interrupt is requested. If the word count is greater than the limit for the density specified, the controller asserts a Word Count Overflow (bit 10 of the MXVCS). This register can be addressed only under the protocol of the function in progress. Bits 8 through 15 are not used and are ignored.



Bus Address Register (MXVBA)


This register is used to generate the bus address which specifies the location to and from which data are to be transferred. The register is incremented after each transfer. It will increment across 32K boundary lines via the extended address bits in the control and status register. Systems with only 16 address bits will "wraparound" to location zero when the extended address bits are incremented. This register can be addressed only under the protocol of the function in progress. Bit 0 is not used and is ignored.



MXVBA FORMAT

Error and Status Register (MXVES)

This register contains the current error and status conditions of the drive selected by bit 4 (Unit Select) of the MXVCS. This read—only register can be addressed only under the protocol of the function in progress. The MXVES is loaded in the MXVDB upon completion of a function.



MXVES FORMAT

- 15-12 Not Used
- NONEXISTENT MEMORY ERROR: This bit is asserted by the controller when the memory address specified for a DMA operation is nonexistent.
- WORD COUNT OVERFLOW: This bit indicates that the word count specified is greater then the limit for the density selected. Upon detecting this error the controller terminates the fill or empty buffer operation and asserts the Error and Done bits.
- OP HEAD SELECT: This bit indicates the side currently selected. If cleared, it indicates side 0; if set, it indicates side 1.
- O8 UNIT SELECT: This bit indicates the drive currently selected. If cleared, it indicates drive 0; if set, it indicates drive 1.
- DRIVE READY: This bit is asserted if the unit currently selected exists, is properly supplied with power, has a diskette installed correctly, has its door closed, and has a diskette up to speed. This bit is only valid when retrieved via a read status function or at the completion of initialize when it indicates the status of drive 0.
- O6 DELETED DATA: During data recovery, the identification mark preceding the data field was decoded as a deleted data mark.
- OF DRIVE DENSITY: The bit indicates the density of the diskette in the selected drive. When zero, it indicates single density; when set to one, it indicates double density.
- DENSITY ERROR: A density error was detected as the information was retrieved from the data field of the diskette (a density error occurs when the density selected differs from that of the data field). Upon detecting this error the controller loads the MXVES into the MXVDB and asserts the Error and Done bits.
- O3 ACLO This bit is set by the controller to indicate a power failure.
- O2 INITIALIZE DONE: This bit is asserted to indicate completion of the initialize routine, which can be caused by system power failure, or programmable LSI-ll bus initialize.
- Ol SIDE READY: This bit is asserted by the controller when a double-sided drive is selected, is ready, and has double-sided media inserted. The assertion of this bit indicates that side l of the selected drive is available for read and write operations.
- OO CRC ERROR: A cyclic redundancy check error was detected as information was retrieved from a data field of the diskette. The information stored in the buffer should be considered invalid. Upon detection of this error the controller loads the MXVES into the MXVDB and asserts the Error and Done bits.

3.2.3 Extended Status Registers

The controller has four internal status registers. These registers provide specific error information in the form of error codes as well as drive status information depending upon the general error type. The registers can be retrieved by a read error code function as described in Section 3.3.9.

Word 1 <7:0> - Definitive Error Code

Octal Code	Error Code Meaning
040	Tried to access a track greater than 76.
050	Home was found before desired track was reached.
070	Desired sector could not be found after looking at 52 headers (2 revolutions).
120	A preamble could not be found.
150	The header track address of a good header does not compare with the desired track.
160	Too many tries for an IDAM (identifies header).
170	Data AM not found in allotted time.
200	CRC error on reading the sector from the disk.
240	Density Error
250	Wrong Key word for Set Media Density command
260	Illegal Data AM.
270	Invalid POK during write sequence.
300	Drive not ready.
310	Drive write protected.

Word 1 <15:8> - Not Used

This register is always cleared by the controller.

Word 2 <7:0> - Current Track Address of Drive 0

This register is cleared during the initialize command in order to synchronize with actual track position. The register is updated with each seek on drive 0 and maintains current track position.

• Word 2 <15:8> - Current Track Address of Drive 1

This register is cleared during the initialize command in order to synchronize with actual track position. The register is updated with each seek on drive I and maintains current track position.

Word 3 <7:0> Target Track of Current Disk Access

If legal, the track specified for the last read/write command is saved in this register.

Word 3 <15:0> Target Sector of Current Disk Access

The sector specified for the last read/write command is saved in this register.

Word 4 <15:8> Track Address of Selected Drive

This register contains the track address read from the sector header of the desired sector during the last read/write command.

3.3 COMMAND PROTOCOL

Data storage and recovery using the MXV2l controller is accomplished by careful manipulation of the MXVCS and MXVDB registers according to the strict protocol of the individual functions. The penalty for violation of protocol can be permanent loss of data. Each of the functions are encoded and written into the command and status register bits 1-3 as described in Section 3.2.1. The detailed protocol for each function is described below.

3.3.1 Fill Buffer (000)

This function is used to fill the controller buffer with data from the host processor. The number of words to transfer is specified by the host. The command density bit determines the buffer size (64 or 128 words). The controller zero-fills the remaining buffer space. If the word count is too large for the density selected the function is aborted, Error and Done are asserted and the Word Count Overflow bit is set in the MXVES.

The contents of the buffer may be written on the diskette with a subsequent write sector command or returned to the host processor using an empty buffer command.

When the command is loaded, MXVCS bit 5 (Done) is negated. MXVCS bit 8 (density) must be set to define the buffer size. MXVCS bits 12 and 13 (extended address bits) must also be asserted to define the extended memory segment used with the buffer address, yet to be specified, to form the absolute memory address of the data to be transferred. MXVCS bit 4 (unit select) and bit 9 (head select) are ignored since no drive operation is required. When MXVCS bit 7 (TR) is first asserted, the program must move the word count into the MXVDB which will negate TR.

When the controller again asserts TR, the program must move the buffer address into the MXVDB. The controller then negates TR, initiates a DMA cycle, and transfers the first word from the host processor to the controller buffer. At the end of the transfer the word count register is decremented and the buffer address is incremented by two. This cycle is repeated until the word count register becomes zero. The controller zero-fills the remaining buffer space, sets the Done bit, and if enabled, causes an interrupt request. After Done is asserted the MXVES is moved into the MXVDB.

During the Data Transaction, if any non-existent memory is addressed, the controller will time out and abort the function. The Error and Done bits will be asserted. MXVES bit 11 (NXM) will be set and the MXVES will be moved into the MXVDB; if enabled, an interrupt request will be generated.

3.3.2 Empty Buffer (001)

This function is used to transfer the contents of the controller to the host processor. The number of words to transfer is specified by the host. The command density bit determines the maximum legal word count. If the word count specified is too large for the density selected the function is aborted, Error and Done are asserted and the Word Count Overflow bit is set in the MXVES.

The contents of the buffer may be transferred to the host as many times as desired or may be written on the diskette with a subsequent write sector command. Unless a fill buffer or read sector command is issued, the controller buffer is not destroyed.

When the command is loaded, MXVCS bit 5 (Done) is negated, MXVCS bit 8 (density) must be set to allow the proper word count limit. MXVCS bits 12 and 13 (extended address bits) must also be asserted to define the extended memory segment used with the buffer address, yet to be specified, to form the absolute memory destination address. MXVCS bit 4 (unit select) and bit 9 (head select) are ignored since no drive operation is required. When MXVCS bit 7 (TR) is first asserted the program must move the word count into the MXVDB which will negate TR. When the controller again asserts TR the program must move the buffer address into the MXVDB. The controller then negates TR, initiates a DMA, and transfers the first word of the buffer to the host processor. At the end of the transfer, the word count register is decremented and the buffer address register is incremented by two. This cycle is repeated until the word count register becomes zero. The controller then sets the Done bit and if enabled causes an interrupt request. After Done is asserted the MXVES is moved into the MXVDB.

During the DMA transaction, if any non-existent memory is addressed, the controller will time out and abort the function. The Error and Done bits will be asserted. MXVES bit 11 (NXM) will be set and the MXVES will be moved into the MXVDB. If enabled, an interrupt request will be generated.

3.3.3 Write Sector (010)

This function is used to locate a desired track and sector and write the sector with the contents of the internal sector buffer. When the MXVCS is loaded with this command, the MXVES is cleared and both the TR and Done bits are negated. When TR is first asserted the program must load the desired sector address into the MXVDB which will negate TR. When TR is again asserted the program must load the desired track address into the MXVDB which will negate TR. The controller then seeks the desired track and attempts to locate the desired sector. The desired track is compared with the track field of the sector header. If they do not match the operation is aborted, the Error and Done bits are asserted, the MXVES is moved into the MXVDB, and if enabled the controller will assert an interrupt request.

If the densities agree but the controller is unable to locate the desired sector within two diskette revolutions, the controller will abort the operation, move the contents of MXVES into MXVDB, assert the Error and Done bits, and if enabled, asserts an interrupt request.

If the desired track and sector are located and the densities agree, the controller will write the contents of the internal sector buffer followed by a CRC character, all in the function selected density. The controller completes the operation by moving the MXVES to the MXVDB, asserts Done, and if enabled, asserts an interrupt request.

CAUTION

The contents of the internal sector buffer are lost during a power failure. However, after power is brought back to normal, a write sector command will cause the random contents of the buffer to be written on the diskette with a valid CRC character.

NOTE

The contents of the sector buffer are not destroyed by a write sector operation.

3.3.4 Read Sector (011)

This function is used to locate the desired track and sector and transfer the contents of the data field into the controller's internal sector buffer. When the MXVCS is loaded with this command, the MXVES is cleared and both the TR and Done bits are negated. When TR is first asserted the program must load the desired sector address into the MXVDB which will negate TR. When TR is again asserted the program must load the desired track address into the MXVDB which will negate TR.

Both the TR and Done bits remain negated while the controller attempts to locate the desired sector. If after two revolutions the controller is unable to locate the desired sector, the operation is aborted. The controller will move the MXVES into the MXVDB, assert the Error and Done bits, and if enabled, assert an interrupt request.

When the desired sector is located, the controller will then compare the desired track with the track field of the sector header. If they do not match, the operation is aborted. The Error and Done bits are asserted, the MXVES is moved into the MXVDB, and if enabled, the controller will assert an interrupt request.

If the desired track and sector are reached, the controller reads the data address mark and determines the diskette density. If the diskette density does not agree with the function density, the operation is aborted. MXVES bit 4 (Density Error) is set and the MXVES is moved into the MXVDB. The Error and Done bits are set and if enabled, the controller asserts an interrupt request.

If a legal data address mark is located and the densities of the diskette and function agree, the controller will read the data from the sector into the internal buffer. If the data address mark indicated a deleted data field, MXVES bit 6 (DD) is set. As data are stored in the internal buffer, a CRC is computed on the data and the CRC bytes recorded. A non-zero result indicates a read error. When a CRC error is encountered, the controller sets MXVES bit 0 (CRC), moves the MXVES into the MXVDB, asserts the Error and Done bits, and if enabled, asserts an interrupt request.

If the desired sector is located, the density of the diskette and function agree, and the data are transferred with no CRC error, the controller will assert Done, and if enabled, will assert an interrupt request.

3.3.5 Set Media Density (100)

This function is dual purpose. The controller can set the media density by rewriting all the data address marks (single or double density) and writing zero data fields in the selected density. The controller can also "reformat" the entire diskette by rewriting both the sector headers and the data fields. The data fields are written in the selected density preceded by the corresponding data address mark. Both commands are initiated by the set media function but differ in the keyword required by the controller to execute the command.

When the MXVCS is loaded with the command, the MXVES is cleared and the Done bit is negated. When TR is set, the program must respond with a keyword. This keyword must be deposited in the MXVDB to complete the protocol. When the controller recognizes this character, it begins executing the command. If an illegal keyword is used, the operation is aborted. The MXVES is moved into the MXVDB, the Error and Done bits are set, and if enabled, the controller asserts an interrupt request.

If the keyword used is a lll₈, the controller initiates a set media density operation. This operation starts at track 0, sector 1. Each sector header is located and a write operation is initiated. A data field is written with zero data in the density selected. If an error occurs reading any header, the operation is aborted. The MXVES is moved into the MXVDB, the Error and Done bits are set, and if enabled, the controller asserts an interrupt request. If the operation is successfully completed, Done is set and if enabled, the controller asserts an interrupt request.

If the keyword used is a 2228, the controller initiates a format operaton. This function starts at the physical index of track 0. Each track is written first with an index address mark, then 26 sector headers are written sequentially about the track. When each track has been written, the controller initiates a set media density function as described above.

The following input string will format the selected unit, in the desired density.

777170/	4040	XXXX	<lf></lf>
177172/	000000	222	<cr></cr>

CAUTION

The set media density function takes about 15 seconds and the format function takes about 45 seconds. Neither should be interrupted. If either operation is interrupted, an illegal diskette has been generated, and the operation should be repeated. If an error occurs during a set media density function or a format function, an illegal diskette has been generated. The operation should be repeated.

3.3.6 Read Status (101)

This function is used to update the drive status information and is initiated by loading the command into the MXVCS. The Done bit is negated. MXVES bit 7 (Drive Ready) is updated by sampling the drive ready status line. Drive density is updated by loading the head of the selected drive and reading the first data address mark. The controller then moves the MXVES into the MXVDB, asserts Done, and if enabled, asserts an interrupt request. This operation requires about 250ms to complete.

3.3.7 Write Deleted Data Sector (110)

This operation is identical to Write Sector (010) with one exception. The data address mark preceding the data is not the standard data address mark. A single or double density deleted data address mark is written according to the density of the function.

3.3.8 Read Error Code (111)

This function is used to retrieve the extended status registers and is initiated by loading the MXVCS with the command. The Done bit is negated. When TR is asserted, the program must load the Bus Address into the MXVDB which negates TR. The controller assembles one word at a time and, under DMA control, transfers them to memory starting at the address specified.

If non-existent memory is encountered during the transfer, the operation is aborted. The Error and Done bits will be asserted, MXVES bit 11 (NXM) will be set, and the MXVES will be moved into the MXVDB. If enabled, an interrupt request will be generated.

When all four words have been transferred the Done bit is set and if enabled, an interrupt request is generated.

Section 4

Controller Operations

4.1 GENERAL

This section provides the user pertinent information concerning the description and use of the controller functions. The functions covered include: bootstrapping, formatting, fill/write operations, read/empty operations, write current control, write precompensation, and power fail protection. The section also reviews operation with an RT-11 operating system.

4.2 BOOTSTRAPPING THE CONTROLLER

If the bootstrap is enabled as described in Section 2.1.3, the controller will respond to the standard bootstrap address 173000₈. The controller is bootstrapped by typing 173000G while in console ODT. This causes a bus INIT and transfers program excution to location 173000₈. An alternate method is to strap the LSI-11 processor to power up in Mode 2. In this mode, when a power up occurs, the processor automatically starts execution at 173000₈. Power-up strapping procedures for the LSI-11 processor can be found in the Microcomputer Processors Handbook.*

To boot either a single or double density diskette use the following procedure:

- 1. Place the diskette in drive 0.
- If the processor is strapped for power-up Mode 2, operate the INIT (boot) switch or cycle DC power OFF and ON.
- 3. If the processor is not strapped for power up Mode 2 while in console ODT, type 173000G.

*Published by Digital Equipment Corporation. Maynard, Mass., 1979.

4.1.1 Bootstrap Operation

The bootstrap is not a standard ROM program. It uses the controller's microprocessor to capture the bus; to read block 0 of the diskette into memory starting at location 0; and finally to transfer program execution to memory location 0.

Any attempt to read location 1730008 will result in a non-existent memory trap. The controller only responds to this address immediately after a bus INIT. For this reason the bootstrap is called "transparent". When the processor attempts to fetch location 173000 g following a bus INIT, the controller responds by passing the processor a "CLEAR RO" instruction. The processor clears RO and then attempts to fetch location 173002 g. controller passes the processor a "LOAD IMMEDIATE" instruction with Rl as the destination. The processor then attempts to fetch the source operand from location 1730048. The controller passes the device address 1771708 if the standard address is selected, or 1771748 if the alternate address is The processor moves the address into Rl and then attempts to fetch location 1730068. The controller first asserts a Direct Memory Access Request (DMR) then passes the processor a "CLEAR PC" instruction. Before the processor executes the instruction it passes bus mastership to The controller moves a "BRANCH TO CURRENT LOCATION" the controller. instruction (7778) into memory location 0 under DMA control. When the controller releases bus mastership the processor executes the "CLEAR PC" instruction and, in so doing, transfers program execution to location 0. The processor is thus forced to loop at location 0. The controller initiates a Read Status function on drive 0 to determine diskette density. If the diskette is single density the controller reads sectors 1,3,5, and 7 of track 1 of drive 0 into locations 2 through 176, 200 through 376, 400 through 576, and 600 through 776 respectively. If the diskette is double density the controller reads sectors 1 and 3 of track 1 of drive 0 into locations 2 through 376, and 400 through 776 respectively. Finally, the controller DMA's location 0 with a NOP instruction (2408) allowing the processor to execute the system bootstrap. If there is no diskette in drive 0 nothing will be transferred to memory and the processor will continue to loop at location 0 until halted.

4.3 FORMAT OPERATIONS

The controller has the capability of formatting diskettes in a specified density. The formatting is accomplied on two passes. During pass 1, an index address mark is written on track 0 following the index hole. Twenty-six sector headers, appropriately spaced, are written following the index address. Each of the remaining 76 tracks is written in the same manner. When track 76 is completed, pass 2 is initiated. The controller seeks track 0 and write a zero data field in sector 1 using the selected density. The remaining sectors are written in the same manner.

The format command selects diskette density, unit and side (for dual headed drives). Table 4-1 lists the various command word formats.

	Unit 0	Unit 1
Single Density Side 0 Single Density Side 1 Double Density Side 0 Double Density Side 1	11 ₈ 1011 ₈ 411 ₈ 1411 ₈	31 ₈ 1031 ₈ 431 ₈

Table 4-1: Command Word Formats

Figure 4-1 illustrates a format subroutine. The format command is loaded into MXVCS. When TR is set, the keyword 2228 is loaded into MXVDB. When the diskette has been formatted a return is made.

FORMAT:

MOV	#11, CMD	; FORMAT
BIS	DENS, CMD	; DENS ITY
BIS	UNIT, CMD	;UNIT
BIS	SIDE, CMD	;SIDE
MOV	CMD, @#MXVCS	; SELECT FUNCTION
JSR	PC, TRWAIT	; WAIT FOR TR
MOV	#222, @# MXVDB	;KEYWORD
JSR	PC, DNWAIT	; WAIT FOR DONE
TST	@#MXVCS	; ERROR
BMI	FRMERR	; BR IF SO
RTS	PC	

FRMERR:

Figure 4-1: Format Subroutine

4-3

Alternatively a diskette can be formatted using console ODT. Open the CS register and deposit the appropriate command. Then deposit the format key word 2228 in the DB register. The following is an example of formatting unit 0 side 0 in double density:

177170/	004040	411 <lf></lf>
177172/	000000	222 < CR>

4.4 FILL/WRITE OPERATIONS

Figure 4-2 illustrates subroutines to write data on a diskette which is done by performing a fill buffer operation followed by a write sector.

The Fill Buffer command, specifying single or double density is loaded into the MXVCS. When TR is set, the word count is loaded into the MXVDB. When TR is again set, the bus address of the data is loaded into the MXVDB. A return is made when the controller's sector buffer is filled. The Write Sector command (specifying density, unit and side) is loaded into the MXVCS. When TR is set the sector address is loaded into the MXVDB. When TR is again set, the track address is loaded into the MXVDB. When the contents of the controller's sector buffer are written at the selected sector, a return is made.

FILLBF:

MOV	#1, CMD	;FILL BUFFER
BIS	DENS, CMD	; DENSITY
MOV	CMD, @#MXVCS	; SELECT FUNCTION
JSR	PC, TRWAIT	; WAIT FOR TR
MOV	COUNT, @#MXVDB	; WORD COUNT
JSR	PC, TRWAIT	
MOV	#BUFOUT, @#MXVDB	; BUS ADDRESS OF DATA
JSR	PC, DNWAIT	; WAIT FOR DONE
TST	@#MXVCS	; ERROR
BMI	ERFIL	;BR IF SO
RTS	PC	

ERFIL:

WSECT:

MOV	#5, CMD	;WRITE, SECTOR
BIS	DENS, CMD	; DENSITY
BIS	UNIT, CMD	;UNIT
BIS	SIDE, CMD	;SIDE
MOV	CMD, @#MXVCS	; SELECT FUNCTION
JSR	PC, TRWAIT	;WAIT FOR TR
MOV	SECTOR, @#MXVDB	; SECTOR
JSR	PC TRWAIT	
MOV	TRACK @#MXVDB	; TRACK
JSR	PC, DNWAIT	;WAIT FOR DONE
TST	@# MXVCS	; ERROR
BMI	WSERR	;BR IF SO
RTS	PC	-

WSERR:

Figure 4-2: Write Data Subroutines

4.5 READ/EMPTY OPERATIONS

Figure 4-3 illustrates subroutines to read data from a diskette which is done by performing a Read Sector operation followed by an Empty Buffer operation.

The Read Sector command (specifying density, unit and side) is loaded into the MXVCS. When TR is set the sector address is loaded into the MXVDB. When TR is again set, the track address is loaded into the MXVDB. When the contents of the selected sector are read into the controller's sector buffer, a return is made.

The Empty Buffer command, specifying density, is loaded into the MXVCS. When TR is set, the word count is loaded into the MXVDB. When TR is again set, the bus address of the storage buffer is loaded into the MXVDB. A return is made after the contents of the controller's buffer are transferred to the memory storage buffer.

RSECT:

MOV	#7, CMD	; READ SECTOR
BIS	DENS, CMD	; DENSITY
BIS	UNIT, CMD	;UNIT
BIS	SIDE, CMD	;SIDE
MOV	CMD, @#MXVCS	; SELECT FUNCTION
JSR	PC, TRWAIT	; WAIT FOR TR
MOV	SECTOR, @#MXVDB	; SECTOR
JSR	PC, TRWAIT	•
MOV	TRACK, @#MXVDB	; Track
JSR	PC, DNWAIT	; WAIT FOR DONE
TST	@#MXVCS	; ERROR
BMI	RSERR	;BR IF SO
RTS	PC	

RSERR:

EMPBF:

MOV	#3, CMD	; EMPTY BUFFER
BIS	DENS, CMD	; DENSITY
MOV	CMD, @#MXVCS	; SELECT FUNCTION
JSR	PC, TRWAIT	; WAIT FOR TR
MOV	COUNT, @#MXVDB	;WORD COUNT
JSR	PC, TRWAIT	
MOV	#BUFFIN, @#MXVDB	; BUS ADDRESS FOR DATA
JSR	PC, DNWAIT	;WAIT FOR DONE
TST	@#MXVCS	; ERROR
BMI	EREMP	;BR IF SO
RTS	PC	

EREMP:

Figure 4-3: Read Data Subroutines

4.6 WRITE CURRENT CONTROL

The controller provides a Write Current Control signal (TG43) which is asserted whenever a track address greater than 43 is accessed. This signal is required by some drives to reduce the effects of write saturation on the inner tracks. Since the Shugart 800 series drives do not require this signal, the controller is shipped with this feature disabled. However, Shugart 850 series double sided drives require this signal (refer to the Shugart double sided diskette storage drive manual section 7.13). This signal is provided on pin 2 of the 50 pin ribbon connector and is enabled according to section 2.1.5.

4.7 WRITE PROCOMPENSATION

Bit shift occurs on both single and double density diskettes. This shift is more noticeable with double density due to the smaller bit cell size and corresponding data and clock windows. Some aspects of bit shift are predictable and are dealt with by the precompensation scheme implemented in this controller; unpredictable effects are reduced by using PLL techniques.

Predictable bit-shift effects result from normal read/write operation. Data are recorded by flux changes in the gap of the read/write head. These flux changes produce changes in magnetization in the oxide coating on the media. When reading the media the changing magnetization induces current in the read/write head. Since this change in current is not instantaneous, it takes a finite time to build up to a peak and return to zero. When the magnetic flux changes are close together the previous current transition may not reach zero before a second transition occurs. The summation of current pulses produces shifted peaks. Because the flux changes are closer together on the inner tracks (43 through 76) the bit shift is greater in this area. Values of up to ± 350 ns are typical.

Other causes of bit shift are variation disk drive rotational speed. The specified ± 27 variation will produce bit shifts of ± 40 ns. Incomplete erasure of previously recorded data can produce bit shifts of up to 50ns. Other miscellaneous components of bit shift include instantaneous speed variation, electrical noise, radial track alignment and nonsymmetry of the read/write head and associated electronics. These effects can produce up to ± 10 ns of bit shift, bringing the total effect to ± 450 ns.

Since the data/clock window for double density is only 1000ns, a ±450ns bit shift leaves only a 50ns margin before soft errors begin to occur. To improve this margin the controller incorporates a scheme to recognize the data patterns which produce excessive bit shift and introduces a compensating bit shift. For tracks greater than forty-three the recorded bits are shifted 165ns early, or late, as determined by the two previously recorded bits and the subsequent two bits to be recorded. The controller also incorporates a phase-locked data recovery scheme which dynamically adjusts the recovery clock frequency to the data, reducing bit shifts due to rotational speed errors. These two features improve data recovery margins by 175ns or more, providing approximately 225ns of margin.

4.8 POWER FAIL PROTECTION

The controller continuously monitors both the BPOK and BDCOK bus signals. Refer to the Microcomputer Processors Handbook for detailed descriptions of these signals. When asserted, BPOK signals an impending DC power failure and guarantees 4ms of operation before BDCOK is asserted and DC power fails. Assertion of BDCOK indicates invalid DC power. This signal is hardwired in the controller as an interlock on the Write Gate signal. When BDCOK is asserted the Write Gate signal is blocked and write operations are prevented.

Before initiating a write sequence, the controller interrogates the BPOK line. If an impending DC failure is indicated the operation is aborted.

4.9 OPERATION USING RT11

The MXV21 (and RX02) controller requires a different handler than the single density controllers. This new handler is configured to utilize the DMA transfer scheme of the controller. In addition, diskette density is determined by the handler without system intervention, allowing the use of either single or double density diskettes interchangably.

This handler, designated "DY", is available in RT11-V03B and later revisions.

4.9.1 Creating a DY-Compatible System Disk

The MXV21 controller requires the DY-based RT-11 monitor rather than the DX-based RT-11 monitor. The following procedures explain how to create a DY-based system.

Using an RXOl or equivalent system, or system which has an RXOl or equivalent peripheral device, the monitor file and other associated system files should be copied onto a single density diskette. These files can be obtained from the binary distribution media or by performing a SYSGEN and specifying DY as the system device (refer to the RTll System Generation Manual). The following commands will initialize the diskette and copy the necessary files to Drive 1:

- .INIT/NOQUERY DX1:
- .COPY/SYS DEV: SWAP.SYS DX1:
- .COPY/SYS DEV: DYMNXX.SYS DX1:
- .COPY/SYS DEV: TT.SYS DX1:
- .COPY DEV: DIR.SAV DX1:
- .COPY DEV: PIP.SAV DX1:
- .COPY DEV: DUP.SAV DX1:

The bootstrap must then be copied from the monitor file to block 0 of the diskitte. The following command will accomplish this on the diskette in drive 1.

.COPY/BOOT DX1: DYMNXX DX1:

This diskette can be used with the PMV21 controller but it is single density. To build a double density diskette the user must first format a diskette to double density as explained in Section 4.2. Boot the single density system diskette in drive 0. Use the following commands to initialize the formatted diskette in drive 1 and copy the system software from drive 0 to drive 1.

.INIT/NOQUERY DY1:
.COPY/SYS DY:*.* DY1:

Finally, copy the bootstrap to block 0 of the diskette in drive 1.


.COPY/BOOT DY1: DYMNXX DY1:

The diskette in drive l can now be booted as a double density system diskette.

DEC®RX02 COMPATIBLE

FLOPPY DISK CONTROLLER

MXV21



FEATURES

- All electronics contained on one dual height card
- DEC®RX01/RX02 media compatible
- Totally DEC®RX02 hardware and software compatible
- LSI 11, LSI 11/2 and LSI 11/23 compatible
- Alternate address/vector selection
- Four level device interrupt priority
- Shugart drive interface
- 12 MHz crystal controlled clock

SPECIAL FEATURES

- Double-sided operation
- Write precompensation
- Write current control
- IBM 3740 formatting
- Transparent firmware bootstrap
- Power fail protection
- 100% tested and burned in



Hardware, software and media compatible with the DEC®RX02 floppy disk system, the MXV21 was designed for LSI 11, LSI 11/2 and LSI 11/23 users. All circuitry is contained on one dual-height card which plugs directly into any standard LSI 11 backplane and interfaces through a 50 conductor ribbon cable (figure 1) to any Shugart compatible drive. The card features a transparent firmware bootstrap which automatically loads either single or double density diskettes; IBM 3740 formatting capability; alternate address and vector selection; jumper selectable four-level device interrupt priority; power fail protection; write current control signal to reduce the write current for tracks greater than forty-three, and write precompensation for reduced error rates.

BOOTSTRAP

The bootstrap is initiated whenever program execution is started at location 173000 g. Both drives are homed to track 0. Then track 1, sector 1 of unit 0 is read and diskette density is determined. If the diskette is single density, sectors 1, 3, 5 and 7 are loaded starting at location 0. If the diskette is double density, sectors 1 and 3 are loaded. Program execution is then transferred to location 0. This feature can be disabled by pin jumper at the user's option.

FORMATTING

The MXV21 provides two pass formatting which writes and checks sector headers prior to recording data fields. The data fields are recorded in either single or double density as defined by the user command. The formatted diskette is compatible with DEC RX01, RX02 or IBM 3740.

DEVICE ADDRESS/INTERRUPT PRIORITY

The MXV21 is shipped with the standard device address 177170_8 , interrupt vector 264_8 and interrupt priority level four. The alternate address and vector are selectable by pin jumpers. Other interrupt priority levels are selectable by jumpers.

POWER FAILURE PROTECTION

When the LSI 11 system signals an impending DC power failure, the MXV21 controller will no longer initiate a write sequence. However the controller has the capability to complete any sector currently being written.


WRITE CURRENT CONTROL

The MXV21 provides the necessary signal to reduce the write current for tracks greater than forty-three. This signal is available at pin 2 of the 50 pin ribbon connector.

WRITE PRECOMPENSATION

All drives exhibit the phenomenon of apparently time displacing recorded bits in certain bit patterns. Unless some provision is made to compensate for this effect, data retrieved from the disk may display a higher error rate. The MXV21 provides hardware write precompensation which reduces the apparent bit shift. This unique feature allows the controller to perform reliably with any Shugart compatible drive. For more detailed information refer to Shugart Associates Application Bulletin—SA800 series diskette storage drive double density design guide.

WARRANTY—Micro Technology warrants its products to be free from defects in material, workmanship, and firmware. Any product returned to Micro Technology and found to be defective within the warranty period will be repaired or replaced at the expense of Micro Technology.





MICRO DEVELOPMENT

ASSOCIATES