TX-O COMPUTER MASSACHUSETTS INSTITUTE OF TECHNOLOGY CAMBRIDGE, MASSACHUSETTS 02139

M-5001-27-3

THE TX-O INSTRUCTION CODE

I. ABBREVIATIONS

AC : ACcumulator

LR : <u>Live Register</u>

PC : Program Counter

PFR: Program Flag Register

PETR: PhotoElectric Tape Reader

TAC: Toggle Switch Accumulator

TBR: Toggle Switch Buffer Register

LPO: Light Pen FF LP1: Light Gun FF

C(AC): "Contents of AC"

->: "Replaces"

 \overline{X} : Complement of X:

Х	\overline{X}
0	1
1	0

Implies; do y if x is true.

V : Union; inclusive or; logical sum.

⊕ : Partial add; ineq ivalence; exclusive (...

mod n: Modulo n; $y = x \mod n$ means x = kn + y for some integer k, $0 \le k \le r$.

х	У	хлу	х∨у	хФу
0	0	0	0	0
0	1	0	1	1
1	0	0	1	1
1	1	1	1	0

INDEX ARITHMETIC

In indexed instructions, the notation "c(y+c(XR))" means: The contents of the register whose address is the sum of y and the contents of the index register. This effective address computation is done with one's complement arithmetic of 14 bit quantities. The address y is a 13 bit number given a zero sign, while the C(XR) is a 14 bit number. Overflows from bit 4 carry into bit 17. The address used is the 13 rightmost bits of the sum.

Examples:

y ₅₋₁₇	c(xR) ₄₋₁₇	$z = y + c(xR)_{5-17}$
00002	00001	00003
00005	37776	00001
04000	15000	01000
04000	22000	06000
12345	377 7 7	12345
17777	00001	00000
00001	37777	00001

II. ADDRESSABLE COMMANDS

(A) STORE CLASS

MNEMONIC	OCTAL VALUE	OPERATION	SYMBOLIC DESCRIPTION AND TIMING
STO y	000000 + у	<u>Sto</u> re	$C(AC) \longrightarrow C(y)$
The pi	ace the contents of revious contents of nts of AC remain und	y are destroyed.	2 cycles
STX y	020000 + у	Store AC, Indexed	C(AC) → C(y+C(XR)) 2 cycles
SXA y	040000 + y	Store Inde <u>x</u> in <u>A</u> ddress	$C(XR)_{5-17} \rightarrow C(y)_{5-17}$
the ac of XR unchar			3 cycles
ADO y	060000 + y	<u>Add One</u>	$C(y) + 1 \rightarrow C(AC) \rightarrow$
ter y	i One to the content and leave the resul and resister y.		C(y) 3 cycles
SLR y	100000 + y	Store <u>L</u> ive <u>R</u> egister	C(LR)→C(y)
ter y	contents of LR are The previous cont yed. Contents of I	ents of y are	2 cycles
SLX y	120000 + y	Store LR, Indexed	C(LR)→C(y+C(XR))
			2 cycles
STZ y	140000 + y	Store Zero	o→c(y)
		Clear register y	2 cycles

II. ADDRESSABLE COMMANDS

(B) ADD CLASS

MNEMONIC	OCTAL VALUE	OPERATION	SYMBOLIC DESCRIPTION
ADD y	200000 + у	Add the contents of register y to AC. Contents of y are unchanged.	C(y) + C(AC)→C(AC) 2 cycles
ADX y	2 2 0000 + y	<u>Ad</u> d, inde <u>x</u> ed.	C(y+C(XR)) + C(AC)→ C(AC) 2 cycles
LDX y	240000 + y the index registe	Load Index	$C(y)_{5-17} \rightarrow C(XR)_{5-17}$ $C(y)_{0} \rightarrow C(XR)_{4}$
	s 5 through 17 of s of y are unchan		2 cycles
added t ded con 17 of r	260000 + y ontents of memory o XR. The fourte sists of bit 0 an egister y. Addit on 14 bit number	C(y) _{0,5-17} + C(XR)→ C(XR) 2 cycles	
previou	300000 + y ontents of regist s contents of LR. hanged. Previous troyed.	Contents of y	C(y)→C(LR) 2 cycles
LLX y	320000 + у	Load LR, Indexed	C(y+C(XR))→C(LR) 2 cycles
LDA y	340000 + у	Load Accumulator	C(y) -> C(AC)
previou y are u		er y replace the AC. Contents of the	2 cycles
LAX y	360000 + y	Load Accumulator, Indexed	C(y+C(XR))->C(AC) 2 cycles

II. ADDRESSABLE COMMANDS

(C) TRANSFER CLASS

MNEMONIC	OCTAL VALUE	OPERATION	CONDITIONS AND SYM y→C(PC) Timing: l cycle	C(PC)+1->C(PC)
next i Otherw	400000 + y the AC bit 0 is nstruction from ise, take next quence.	register y.	C(AC) _O = 1	C(AC) _O = O
tor ar zero, taken cumula minus	420000 + y the contents of the next instru from register y tor contents ar zero, the next	ero or minus ction is If the ace not plus or instruction	C(AC) = +0 or C(AC) = -0	C(AC) ≠ +0, and C(AC) ≠ -0
from r	440000 + y next instruction register y and to the sister following in the sister of t	he address of g the TSX in-	Always; C(PC)→C(XR) ₅₋₁₇ O→C(XR) ₄	Never
plus on next index ister number by one taken dex renegatiincreative. A same s	the index register minus zero, punstruction in stanging the contregister. If the contains a non-contains a non-contains and the next if from register years contains and the next if the number, its sed by one and the contains are taken from the contains and the interpretation is taken from the contains and the interpretation as the initial index register.	erform the equence with- ents of the he index reg- zero positive are reduced nstruction is . If the in- a non-zero contents are the next in- om register l have the ial contents	$C(XR) \neq +0 \text{ and }$ $C(XR) \neq -0$ If $C(XR)_{\downarrow\downarrow} = 1$, $C(XR) + 1 \rightarrow C(XR)_{\downarrow\downarrow}$ If $C(XR)_{\downarrow\downarrow} = 0$, $-[-C(XR) + 1] \rightarrow$ $C(XR)$	C(XR) = +0 or C(XR) = -0

MNE	MONIC	OCTAL VALUE	OPERATION	CONDITIONS AND SYMBOLIC DESCRIPTION				
				$y \rightarrow C(PC)$	$C(PC)+1 \longrightarrow C(PC)$			
	ones alla conseguente consegue			Timing: 1 cycle	Timing: 2 cycles			
TRA	У	500000 + y	<u>Tra</u> nsfer	Always	Never			
The next instruction is taken from register y.								
TRX	У	520000 + y	Transfer, indexed.	Always	Never			
			mue <u>v</u> eu.	$y+C(XR) \longrightarrow C(PC)$				
TLV	У	540000 + y	<u>T</u> ransfer on external <u>L</u> e <u>v</u> el	External level = 0 volts	External level = -3 volts			
	means of condition can level at	instruction prover testing an ext on, provided sain provide a 0 or the in-out pandeled TLV.	ernal d condi- -3 volt					

Eits / 2, 3, 4	<i>4</i>		ğ	TX-O ADDRESSABLE INSTRUCTIONS	INSTRUCTIONS	rol		
	000	100	010	011	100	101	110	111
Store	၀ဍ္ဌ	stx	SXB	ado	slr	ядх	stz	
Class	(AC) →	(AC) \	(xR) $5-17$	(XR) \rightarrow \rightarrow \rightarrow \rightarrow \rightarrow \rightarrow \rightarrow	(1r) →	(IR) \	10	
	(x)	(y + (XR))		· (AC)→(y)	(y)	(y + (XR))	(y)	
	000000	050000	000070	000090	100000	120000	7,40000	160000
	add	adx	ldx	Bux	111	13x	lda	Jax
Ađđ	(y) + (AC)		(y) _{0, 5-17}	(y) ₀ , 5-17 +	↑ (½)	(y + (XR))	↑ (Å)	(y + (XR))
Class	→ (AC)	(y + (Ach)) → (Ac)		$(xR)_{4-17} \rightarrow$	(ILR)	(EB)	(AC)	(AC)
				$(xR)_{4-17}$				
	200000	220000	240000	260000	300000	320000	340000	360000
	trn	tze	tsx	tîx	tra	trx	tlv	tpl
Transfer	$(AC)_0 = 1$	$(AC) = \pm 0$	$(PC) \rightarrow (XR)$	$(xR) \neq +0$	y→(PC)	y + (XR)	external	$(LR)_0 = 0$
Class	⊃y→(PC)	○y→(PC)	y→(PC)	(XR) < 0.5 (XR) < 0.5 (XR) : 3 (XR)	-	(PC)	$volts \supset$) y →(PC)
				(XR) +1 $(XR)(XR)$ > 0 > (XR) -1 (XR)			y→(PC)	
	1,00000	75000024	00001117	7 [†] 60000	500000	520000	540000	560000
∎ľ			**************************************					

(A) MICRO ORDER CHART

Instruction Bits

		2	3		9	10	11	12	13	14	15	16	17
Zero	7		AMB				-			,			
>Cycle Z	8	ĈĽA					T.						
							In	- Ou	t Sto	р			
	2					XMB		COM					
es				·	.,,,,,,,,,			·				ANB	
me Pulses	3								·			ORB	
Time	4	-				MBL						IMB/	
	5								PAD				
Cycle One	6					SHR CYR	0						
	7					-				CRY			
	8											MBX	1

(B) IN OUT GROUP CHART

Instruction bits 6, 7, and 8

		000	001	010	011	100	101	110	111
			1.1	1.2	1.1			1.2	1.6
	00	NOP	TAC	TBR	PEN	SEL	SPARE	RPF	SPF
Ā V		IOS	IOS	IOS	IOS	IOS	IOS	IOS	IOS
4 and	01	EXO	EX1	EX2	EX3	EX4	EX5	ЕХ 6	EX7
b1t s			IOS	IOS	ios	IOS	IOS	IOS	IOS
Instruction bits	10	CPY	RlL	DIS	R3L c	PRT	TYP	Рбн	Р7Н
truc		1.8	0.6	0.6					
Ins	11	HLT	CLL	CLR	SPARE	SPARE	SPARE	SPARE	SPARE
			**************************************		, , , , , , , , , , , , , , , , , , , ,				

Any of the commands enclosed in this border may be used together with the micro commands listed in the preceding chart.

(C) MICRO-ORDERS

MNEMONIC	ACTION	SYMBOLIC DESCRIPTION
CLA	<u>CL</u> ear <u>A</u> C	O→C(AC)
AMB	transfer AC contents to MBR	C(AC)→C(MBR)
XMB	transfer XR contents to MBR	C(XR) bits $5-17\longrightarrow C(MBR)$ bits $5-17$. C(XR) bit $4\longrightarrow C(MBR)$ bits $0-4$.
MBL /	transfer MBR contents to LR	C(MBR)→C(LR)
LMB ,	transfer LR contents to MBR. Note: LMB and MBL, if used simultaneously, inter- change C(LR) and C(MBR).	C(LR)→C(MBR)
MBX	transfer MBR contents to XR	$C(MBR)_{5-17} \rightarrow C(XR)_{5-17}$ $C(MBR)_{0} \rightarrow C(XR)_{4}$
CYR	CYcle AC contents Right one binary position. (AC bit 17 goes to AC bit 0)	$C(AC)_{i} \rightarrow C(AC)_{j}$ $i = 0, 1, \dots, 17$ $j = (i+1) \mod 18$
SHR	SHift AC contents Right one binary position (AC bit 0 is unchanged, bit 17 is lost)	$C(AC) \xrightarrow{i} C(AC)_{i+1},$ i = 0, 1, 2, 16
ANB	ANd (logical product) LR MBR.	C(LR)∧C(MBR)→C(MBR)
ORB	OR (logical sum) LR contents into MBR.	C(LR)∨C(MBR)→C(MBR)
COM	COMplement AC	$C(AC) \longrightarrow C(AC)$
PAD	Partial ADd MBR to AC (for each MBR one, complement the corresponding AC bit.)	C(MBR) ⊕C(AC) → C(AC)

MNEMONIC	ACTION	SYMBOLIC DESCRIPTION
CRY	A CarRY digit is a ONE if in the next least significant digit, either AC = 0 and MBR = 1, or AC = 1 and carry digit = 1. The carry digits so determined are partial added to the AC by CRY. PAD and CRY used together give a full one's complement addition of C(MBR) to C(AC).	CRY[C(AC), C(MBR)] = C(AC) \bigoplus C \longrightarrow AC. $C_{i} = [C(MBR)_{j} \land \overline{C(AC)}_{j}]$ $\lor [C_{j} \land C(AC)_{j}]$ $i = 0, 1, \dots, 17$ $j = (i+1) \mod 18.$ $CRY [C(AC) \bigoplus C(MBR), C(MBR)]$ $= C(AC) + C(MBR)$

(D) IN-OUT GROUP COMMANDS WHICH CAN BE USED WITH MICRO-ORDERS SPECIFIED BY FITS 9-17.

OCTAL CODE	MNEMONIC	ACTION	CYCLE AND TIME PULSE
631000	CLL	CLear Left 9 bits of AC	0.6
632000	CLR	CLear Right 9 bits of AC	0.6
607000	SPF	Set Program Flag register from MBR	1.6
606000	RPF	Read Program Flag register into MBR. (inclusive or)	1.2
602000	TBR	transfer TBR contents to MBR (in- clusive or)	1.1
601000	TAC	transfer <u>TAC</u> contents to AC (inclusive or)	1.2
603000	PEN	set AC bit O from light PEN FF, and AC bit 1 from light gun FF. (FF's contain one if pen or gun saw displayed point). Then clear both light pen and light gun FF's.	1.1
620000	CPY	CoPY synchronizes transmission of information between in-out equipment and computer.	**
621000	RlL	Read ONE Line of tape from PETR into AC bits 0, 3, 6, 9, 12, 15 with CYR before read (inclusive or)	IOS
623000	R3L	Read THREE Lines of tape from PETR AC bits 0, 3, 6, 9, 12, 15, with CYR before each read (inclusive or)	IOS
622000	DIS	DISplay a point on scope (AC bits 0-8 specify X coordinate, AC bits 9-17 specify Y coordinate). The coordinate (0,0) is usually at the lower left hand corner of the scope. A console switch is available to relocate (0,0) to the center.	IOS

OCTAL CODE	MNEMONIC	ACTION	CYCLE AND TIME PULSE
626000	Рбн	Punch one SIX-bit line of Flexo tape (without seventh hole) from AC bit 2, 5, 8, 11, 14, 17. Note: Lines without seventh hole are ignored by PETR.	IOS
627000	Р7Н	same as P6H, but with <u>SEVENTH</u> hole	IOS
610000	EXO	operate user's <u>EXT</u> ernal equipment.	
through	through	Causes signals to appear at cor- responding terminals on the in-	IOS
617000	EX7	out panel.	
600000	NOP	Perform No in-out group OPeration	maa alka hann alka han alka alka arra arra arra arra arra arra
630000	HIT	HaLT the computer and sound chime	1.8

(E) <u>SELECT CLASS CHART</u>

bits

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
1	1	A	х	0	0	1	0	0	Х	X	Х	X	В	C	C	D	D

Bits	0	1
A	Does not clear AC	Clears AC
В	Read or write in Binary mode (odd parity)	Read or write in Decimal mode (even parity)
	Decoded as a 2 b	it group
С	10 Rewind t	ect tape
D	Select one of 4 d OO Unused Ol Magnetic 10 Unused 11 Unused	evices Tape unit No. 1
X	Ignored	

-15
IV. OPERATE CLASS INSTRUCTIONS RECOGNIZED BY MACRO AND FLIT

MNEMONIC	OCTAL VALUE	OPERATION
opr	600000	No operation.
xro	600001	Clear XR to +0.
lro	600200	Clear LR to +0.
cla	700000	Clear entire AC to +0.
com	600040	Complement the AC.
clc	700040	Clear and complement: set AC to -0.
shr	600400	Shift accumulator right one place, bit 0 remains unchanged.
cyr	600600	Cycle AC right one place.
cll	631000	Clear left half of AC to zero.
clr	632000	Clear right half of AC.
cyl	640030	Cycle AC left one place.
amz	640050	Add minus zero to AC.
cal	700200	Clear AC and LR to +0.
alr	640200	Place accumulator contents in live register.
alo	640220	ALR, then set AC to +0.
alc	640260	ALR, then set AC to -0.
all	640230	ALR, then cycle left once.
lac	700022	Place LR in AC.
lad	600032	Add LR to AC.
laz	700072	Add LR to minus zero in AC.
lpd	600022	Logical <u>exclusive or</u> of AC is placed in AC, (partial add)
cry	600032	Carry the contents of AC according to bits of LR. Results of this operation is same as if contents of LR were added to exclusive or of AC and LR. PAD followed by CRY is equivalent to LAD.
lcc	700062	Place complement of LR in AC.

MNEMONIC	OCTAL VALUE	OPERATION
lcd	600072	Contents of LR minus those of AC are placed in AC.
lal	700012	Place LR in AC cycled left once.
lar	70062 2	Place LR in AC cycled right once.
ana	740027	Logi c al <u>and</u> of AC and LR is placed in AC.
anl	640207	Logical <u>and</u> of AC and LR is placed in LR.
ano	740207	ANL, then clear AC.
ora	740025	Logical $\underline{\text{or}}$ of AC and LR is placed in AC.
orl	640205	Logical <u>or</u> of AC and LR is placed in LR.
oro	740205	ORL, then clear AC.
ial	7402 2 2	Interchange AC and LR.
iad	640232	Interchange and add: AC contents are placed in the LR and the previous contents of the LR are added to AC.
cax	700001	Clear AC and XR to +0.
axr	640001	Place AC contents in XR.
axo	640021	AXR, then set AC to +0.
axc	640061	AXR, then set AC to -0.
alx	640031	AXR, then cycle AC left once.
arx	640601	AXR, then cycle AC right once.
xac	700120	Place index register in accumulator.
xad	600130	Add index register to accumulator.
xcc	700160	Place complement of XR in accumulator.
xcd	600170	Contents of XR minus those of AC are placed in AC.
xal	700110	XAC, then cycle AC left once.
lxr	600003	Place LR in XR.

MNEMONIC	OCTAL VALUE	OPERATION
xlr	600300	Place XR in LR.
ixl	600303	Interchange XR and LR.
rax	640203	Place LR in XR, then place AC in LR.
rxa	700322	Place LR in AC, then place XR in LR.
hlt _	630000	Stops computer.
cpf	607000	The program flag register is cleared.
spf	647000	Place AC in program flag register.
rpf	706020	The program flag register is placed in AC.
tac	701000	Contents of test accumulator are placed in AC.
dis	622000	Display point on CRT corresponsing to contents of AC.
dso	662020	DIS, then clear AC.
pen	603000	Contents of light pen and light cannon flip-flops replace contents of AC bits 0 and 1. The flip-flops are cleared.
prt	624000	Print one on-line flexo character from bits 2, 5, etc. of AC.
pnt	624600	PRT, then cycle AC right once to set up another character.
pno	664020	PRT, then clear AC.
pnc	664060	PRT, then clear AC to -0.
p6h	626600	Punch one line of paper tape; 6 holes from bits 2, 5, etc. of AC then cycle right once.
рбо	666 02 0	p6h then clear AC.

MNEMONIC	OCTAL VALUE	OPERATION
рбз	726000	Clear AC and punch a line of blank tape.
рбъ	766020	Punch a line of blank tape but save
p7h	627600	Same as p6h, but punch 7th hole.
p7o	667020	p7h then clear AC.
r1c	721000	Read one line paper tape into AC bits 0, 3, etc.
r1r	721600	rlc, then cycle AC right once.
r 3c	723000	Read three line of paper tape.
rew	604010	Rewind tape unit.
wrs	604014	Select tape unit for writing a record.
rds	604004	Select tape unit for reading a record.
bsr	604000	Backspace tape unit by one record.
rtb	604004	Read tape binary. (odd parity)
wtb	604 0 14	Write tape binary. (odd parity)
rtd	604024	Read tape decimal. (even parity)
wtd	604034	Write tape decimal. (even parity)
cp y	620000	Transmits information between the live register and selected input-output unit.