

TX-0 COMPUTER
MASSACHUSETTS INSTITUTE OF TECHNOLOGY
CAMBRIDGE, MASSACHUSETTS 02139

M-5001-27-4

THE TX-0 INSTRUCTION CODE

September 13, 1966

I. ABBREVIATIONS

AC : ACcumulator
 LR : Live Register
 PC : Program Counter
 PFR : Program Flag Register
 PETR : PhotoElectric Tape Reader
 TAC : Toggle Switch Acumulator
 TBR : Toggle Switch Buffer Register
 LPO : Light Pen FF
 LP1 : Light Gun FF

$C(AC)$: "Contents of AC"

\rightarrow : "Replaces"

\bar{X} : Complement of X:

X	\bar{X}
0	1
1	0

\supset : Implies; do y if x is true.

\wedge : Intersect; and; logical product.

\vee : Union; inclusive or; logical sum.

\oplus : Partial add; inequivalence; exclusive or.

$\text{mod } n$: Modulo n ; $y = x \text{ mod } n$ means $x = kn + y$ for some integer k, $0 \leq k \leq n - 1$.

x	y	$x \wedge y$	$x \vee y$	$x \oplus y$
0	0	0	0	0
0	1	0	1	1
1	0	0	1	1
1	1	1	1	0

INDEX ARITHMETIC

In indexed instructions, the notation " $c(y+C(XR))$ " means: The contents of the register whose address is the sum of y and the contents of the index register. This effective address computation is done with one's complement arithmetic of 14 bit quantities. The address y is a 13 bit number given a zero sign, while the $C(XR)$ is a 14 bit number. Overflows from bit 4 carry into bit 17. The address used is the 13 rightmost bits of the sum.

Examples:

y_{5-17}	$c(XR)_{4-17}$	$z = y+c(XR)_{5-17}$
00002	00001	00003
00002	37776	00001
04000	15000	01000
04000	22000	06000
12345	37777	12345
17777	00001	00000
00001	37777	00001

II. ADDRESSABLE COMMANDS

(A) STORE CLASS

MNEMONIC	OCTAL VALUE	OPERATION	SYMBOLIC DESCRIPTION AND TIMING
STO y	000000 + y	<u>Store</u>	$C(AC) \rightarrow C(y)$ Place the contents of AC in register y. The previous contents of y are destroyed. Contents of AC remain unchanged. 2 cycles
STX y	020000 + y	<u>Store AC, Indexed</u>	$C(AC) \rightarrow C(y+C(XR))$ 2 cycles
SXA y	040000 + y	<u>Store Index in Address</u>	$C(XR)_{5-17} \rightarrow C(y)_{5-17}$ Store the digits of the index register in the address portion of register y. The sign of XR is ignored. The contents of XR are unchanged. Bits 0 through 4 of register y are unchanged. 3 cycles
ADO y	060000 + y	<u>Add One</u>	$C(y) + 1 \rightarrow C(AC) \rightarrow C(y)$ Add One to the contents of memory register y and leave the results in the accumulator and register y. 3 cycles
SLR y	100000 + y	<u>Store Live Register</u>	$C(LR) \rightarrow C(y)$ The contents of LR are placed in register y. The previous contents of y are destroyed. Contents of LR are unchanged. 2 cycles
SLX y	120000 + y	<u>Store LR, Indexed</u>	$C(LR) \rightarrow C(y+C(XR))$ 2 cycles
STZ y	140000 + y	<u>Store Zero</u> Clear register y $\rightarrow +0$.	$0 \rightarrow C(y)$ 2 cycles

II. ADDRESSABLE COMMANDS

(B) ADD CLASS

MNEMONIC	OCTAL VALUE	OPERATION	SYMBOLIC DESCRIPTION
ADD y	200000 + y	<u>Add</u> the contents of register y to AC. Contents of y are unchanged.	$C(y) + C(AC) \rightarrow C(AC)$ 2 cycles
ADX y	220000 + y	<u>Add</u> , <u>indexed</u> .	$C(y+C(XR)) + C(AC) \rightarrow C(AC)$ 2 cycles
LDX y	240000 + y	<u>Load Index</u> Load the index register from bit 0 and bits 5 through 17 of register y. The contents of y are unchanged.	$C(y)_{5-17} \rightarrow C(XR)_{5-17}$ $C(y)_0 \rightarrow C(XR)_4$ 2 cycles
AUX y	260000 + y	<u>Augment Index</u> The contents of memory register y are added to XR. The fourteen bit number added consists of bit 0 and bits 5 through 17 of register y. Addition is ones' complement on 14 bit numbers.	$C(y)_{0,5-17} + C(XR) \rightarrow C(XR)$ 2 cycles
LLR y	300000 + y	<u>Load Live Register</u> The contents of register y replace the previous contents of LR. Contents of y are unchanged. Previous contents of LR are destroyed.	$C(y) \rightarrow C(LR)$ 2 cycles
LLX y	320000 + y	<u>Load LR, Indexed</u>	$C(y+C(XR)) \rightarrow C(LR)$ 2 cycles
LDA y	340000 + y	<u>Load Accumulator</u> The contents of register y replace the previous contents of the AC. Contents of y are unchanged. Previous contents of the AC are destroyed.	$C(y) \rightarrow C(AC)$ 2 cycles
LAX y	360000 + y	<u>Load Accumulator, Indexed</u>	$C(y+C(XR)) \rightarrow C(AC)$ 2 cycles

II. ADDRESSABLE COMMANDS

(C) TRANSFER CLASS

MNEMONIC	OCTAL VALUE	OPERATION	CONDITIONS AND SYMBOLIC DESCRIPTION	
			$y \rightarrow C(PC)$ Timing: 1 cycle	$C(PC)+1 \rightarrow C(PC)$ Timing: 2 cycles
TRN y	400000 + y	<u>Transfer on Negative AC</u> If the AC bit 0 is a one, take next instruction from register y. Otherwise, take next instruction in sequence.	$C(AC)_0 = 1$	$C(AC)_0 = 0$
TZE y	420000 + y	<u>Transfer on Zero</u> If the contents of the accumulator are either plus zero or minus zero, the next instruction is taken from register y. If the accumulator contents are not plus or minus zero, the next instruction in sequence will be executed.	$C(AC) = +0$ or $C(AC) = -0$	$C(AC) \neq +0,$ and $C(AC) \neq -0$
TSX y	440000 + y	<u>Transfer and Set Index</u> The next instruction is taken from register y and the address of the register following the TSX instruction is placed in the index register.	Always; $C(PC) \rightarrow C(XR)_{5-17}$ $0 \rightarrow C(XR)_4$	Never
TIX y	460000	<u>Transfer and Index</u> If the index register contains plus or minus zero, perform the next instruction in sequence without changing the contents of the index register. If the index register contains a non-zero positive number, its contents are reduced by one and the next instruction is taken from register y. If the index register contains a non-zero negative number, its contents are increased by one and the next instruction is taken from register y. A zero result will have the same sign as the initial contents of the index register.	$C(XR) \neq +0$ and $C(XR) \neq -0$ If $C(XR)_4 = 1$, $C(XR)+1 \rightarrow C(XR);$ If $C(XR)_4 = 0$, $-[-C(XR)+1] \rightarrow C(XR)$	$C(XR) = +0$ or $C(XR) = -0$

MNEMONIC	OCTAL VALUE	OPERATION	CONDITIONS AND SYMBOL DESCRIPTION	
			$y \rightarrow C(PC)$ Timing: 1 cycle	$C(PC)+1 \rightarrow C(PC)$ Timing: 2 cycles
TRA y	500000 + y The next instruction is taken from register y.	<u>Transfer</u>	Always	Never
TRX y	520000 + y	<u>Transfer, indexed.</u>	Always $y+C(XR) \rightarrow C(PC)$	Never
TLV y	540000 + y This instruction provides a means of testing an external condition, provided said condition can provide a 0 or -3 volt level at the in-out panel connection labeled TLV.	<u>Transfer on external Level</u>	External level = 0 volts	External level = -3 volts

TX-0 ADDRESSABLE INSTRUCTIONS

		Bits 2, 3, 4								
		0, 1	000	001	010	011	100	101	110	111
Store Class 00	sto	stx	sxa	ado	slr	slx	stz			
	(AC) → (y)	(AC) → (y + (XR))	(XR) ₅₋₁₇ → (y) ₅₋₁₇	(y) + 1 → (AC) → (y)	(lr) → (y)	(LR) → (y + (XR))	0 → (y)			
	000000	020000	040000	060000	100000	120000	140000	160000		
Add Class 01	add	adx	ldx	aux	llr	llx	lda	lax		
	(y) + (AC) → (AC)	(AC) + (y + (XR)) → (AC)	(y) _{0, 5-17} → (XR) ₄₋₁₇	(y) _{0, 5-17} → (XR) ₄₋₁₇	(y) → (LR)	(y + (XR)) → (LR)	(y) → (AC)	(y + (XR)) → (AC)		
	200000	220000	240000	260000	300000	320000	340000	360000		
Transfer Class 10	trn	tze	tsx	tix	tra	trx	tlv			
	(AC) ₀ = 1 y → (PC)	(AC) = ± 0 y → (PC)	(PC) → (XR) y → (PC)	(XR) ≠ ± 0 y → (PC) (XR) < 0 (XR) + 1 → (XR) (XR) < 0 (XR) - 1 → (XR)	y → (PC)	y + (XR) → (PC)	external level = 0 volts y → (PC)			
	400000	420000	440000	460000	500000	520000	540000	560000		

III. OPERATE CLASS COMMANDS

(A) MICRO ORDER CHART

Instruction Bits

III. OPERATE CLASS COMMANDS

(B) IN OUT GROUP CHART

Instruction bits 6, 7, and 8

	000	001	010	011	100	101	110	111
Instruction bits 4 and 5	NOP	1.1 TAC	1.2 TBR	1.1 PEN	SEL	SPARE	1.2 RPF	1.6 SPF
00	IOS	IOS	IOS	IOS	IOS	IOS	IOS	IOS
01	EX0	EX1	EX2	EX3	EX4	EX5	EX6	EX7
10	CPY	IOS	IOS	IOS	IOS		IOS	IOS
11	1.8 HLT	0.6 CLL	0.6 CLR	SPARE	SPARE	SPARE	SPARE	SPARE

Any of the commands enclosed in this border may be used together with the micro commands listed in the preceding chart.

III. OPERATE CLASS COMMANDS

(c) MICRO-ORDERS

MNEMONIC	ACTION	SYMBOLIC DESCRIPTION
CLA	<u>C</u> lear <u>AC</u>	$0 \rightarrow C(AC)$
AMB	transfer <u>AC</u> contents to <u>MBR</u>	$C(AC) \rightarrow C(MBR)$
XMB	transfer <u>XR</u> contents to <u>MBR</u>	$C(XR)$ bits 5-17 $\rightarrow C(MBR)$ bits 5-17. $C(XR)$ bit 4 $\rightarrow C(MBR)$ bits 0-4.
MBL	transfer <u>MBR</u> contents to <u>LR</u>	$C(MBR) \rightarrow C(LR)$
LMB	transfer <u>LR</u> contents to <u>MBR</u> . Note: LMB and MBL, if used simultaneously, interchange $C(LR)$ and $C(MBR)$.	$C(LR) \rightarrow C(MBR)$
MBX	transfer <u>MBR</u> contents to <u>XR</u>	$C(MBR)_{5-17} \rightarrow C(XR)_{5-17}$ $C(MBR)_0 \rightarrow C(XR)_4$
CYR	<u>C</u> ycle <u>AC</u> contents <u>R</u> ight one binary position. (AC bit 17 goes to AC bit 0)	$C(AC)_i \rightarrow C(AC)_j$ $i = 0, 1, \dots, 17$ $j = (i+1) \bmod 18$
SHR	<u>S</u> hift <u>AC</u> contents <u>R</u> ight one binary position (AC bit 0 is unchanged, bit 17 is lost)	$C(AC)_i \rightarrow C(AC)_{i+1},$ $i = 0, 1, 2, \dots, 16$
ANB	<u>A</u> nd (logical product) <u>LR</u> <u>MBR</u> .	$C(LR) \wedge C(MBR) \rightarrow C(MBR)$
ORB	<u>O</u> r (logical sum) <u>LR</u> contents into <u>MBR</u> .	$C(LR) \vee C(MBR) \rightarrow C(MBR)$
COM	<u>C</u> omplement <u>AC</u>	$\neg C(AC) \rightarrow C(AC)$
PAD	<u>P</u> artial <u>A</u> dd <u>MBR</u> to <u>AC</u> (for each <u>MBR</u> one, complement the corresponding <u>AC</u> bit.)	$C(MBR) \oplus C(AC) \rightarrow C(AC)$

MNEMONIC	ACTION	SYMBOLIC DESCRIPTION
CRY	A <u>CarRY</u> digit is a ONE if in the next least significant digit, either AC = 0 and MBR = 1, or AC = 1 and carry digit = 1. The carry digits so determined are partial added to the AC by CRY. PAD and CRY used together give a full one's complement addition of C(MBR) to C(AC).	$\text{CRY}[\text{C(AC)}, \text{C(MBR)}] = \text{C(AC)} \oplus \text{C} \rightarrow \text{AC}$ $c_i = [\text{C(MBR)}_j \wedge \overline{\text{C(AC)}}_j]$ $\vee [\text{C}_j \wedge \text{C(AC)}_j]$ $i = 0, 1, \dots, 17$ $j = (i+1) \bmod 18.$ $\text{CRY} [\text{C(AC)} \oplus \text{C(MBR)}, \text{C(MBR)}]$ $= \text{C(AC)} + \text{C(MBR)}$

III. OPERATE CLASS COMMANDS

(D) IN-OUT GROUP COMMANDS WHICH CAN BE USED WITH
MICRO-ORDERS SPECIFIED BY FITS 9-17.

OCTAL CODE	MNEMONIC	ACTION	CYCLE AND TIME PULSE
631000	CLL	<u>CL</u> ear <u>L</u> evel 9 bits of AC	0.6
632000	CLR	<u>CL</u> ear <u>R</u> ight 9 bits of AC	0.6
607000	SPF	<u>S</u> et <u>P</u> rogram <u>F</u> lag register from MBR	1.6
606000	RPF	<u>R</u> ead <u>P</u> rogram <u>F</u> lag register into MBR. (inclusive or)	1.2
602000	TBR	transfer <u>T</u> BR contents to MBR (inclusive or)	1.1
601000	TAC	transfer <u>T</u> AC contents to AC (inclusive or)	1.2
603000	PEN	set AC bit 0 from light <u>P</u> EN FF, and AC bit 1 from light gun <u>FF</u> . (FF's contain one if pen or gun saw dis- played point). Then clear both light pen and light gun FF's.	1.1
620000	CPY	<u>C</u> o <u>P</u> Y synchronizes transmission of in- formation between in-out equipment and computer.	**
621000	R1L	<u>R</u> ead <u>ONE</u> <u>L</u> ine of tape from PETR into AC bits 0, 3, 6, 9, 12, 15 with CYR before read (inclusive or)	IOS
623000	R3L	<u>R</u> ead <u>THREE</u> <u>L</u> ines of tape from PETR AC bits 0, 3, 6, 9, 12, 15, with CYR before each read (inclusive or)	IOS
622000	DIS	<u>D</u> ISplay a point on scope (AC bits 0-8 specify X coordinate, AC bits 9-17 specify Y coordinate). The coordinate (0,0) is usually at the lower left hand corner of the scope. A console switch is avail- able to relocate (0,0) to the center.	IOS

OCTAL CODE	MNEMONIC	ACTION	CYCLE AND TIME PULSE
626000	P6H	Punch one <u>SIX</u> -bit line of Flexo tape (without seventh hole) from AC bit 2, 5, 8, 11, 14, 17. Note: Lines without seventh hole are ignored by PETR.	IOS
627000	P7H	same as P6H, but with <u>SEVENTH</u> hole.	IOS
610000 through 617000	EX0 through EX7	operate user's <u>EXTernal equipment</u> . Causes signals to appear at corresponding terminals on the in-out panel.	IOS
600000	NOP	Perform <u>No</u> in-out group <u>OPeration</u>	
630000	HLT	<u>HaLT</u> the computer and sound chime	1.8

III. OPERATE CLASS COMMANDS

(E) SELECT CLASS CHART

bits	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
	1	1	A	X	0	0	1	0	0	X	X	X	X	B	C	C	D	D

Bits	0	1
A	Does not clear AC	Clears AC
B	Read or write in Binary mode (odd parity)	Read or write in Decimal mode (even parity)
Decoded as a 2 bit group		
C	00 Backspace tape 01 Read select tape 10 Rewind tape 11 Write select tape	
D	Select one of 4 devices 00 Unused 01 Magnetic Tape unit No. 1 10 Unused 11 Unused	
X	Ignored	

IV. OPERATE CLASS INSTRUCTIONS RECOGNIZED BY MIDAS AND DOCTOR

MNEMONIC	OCTAL VALUE	OPERATION
alc	640260	ALR, then set AC to -0.
all	640230	ALR, then cycle AC left once.
alr	640200	Place accumulator contents in live register.
alo	640220	ALR, then set AC to +0.
alx	640031	AXR, then cycle AC left once.
amz	640050	Add minus zero to AC.
ana	740027	Logical <u>and</u> of AC and LR is placed in LR.
anl	640207	Logical <u>and</u> of AC and LR is placed in LR.
ano	740207	ANL, then clear AC.
arx	640601	AXR, then cycle AC right once.
axc	640061	AXR, then set AC to -0.
axo	640021	AXR, then set AC to +0.
axr	640001	Place AC contents in XR.
bsr	604000	Backspace tape unit by one record.
cal	700200	Clear AC and LR to +0.
cax	700001	Clear AC and XR to +0.
cla	700000	Clear entire AC to +0.
clc	700040	Clear and complement: set AC to -0.
cll	631000	Clear left half of AC to zero.
clr	632000	Clear right half of AC.
com	600040	Complement the AC.
cpf	607000	The program flag register is cleared.
cpy	620000	Transmits information between the live register and selected input-output unit.

MNEMONIC	OCTAL VALUE	OPERATION
cry	600012	Carry the contents of AC according to bits of LR. Results of this operation is same as if contents of LR were added to <u>exclusive or</u> of AC and LR. PAD followed by CRY is equivalent to LAD.
cyl	640030	Cycle AC left one place.
cyr	600600	Cycle AC right one place.
dis	622000	Display point on CRT corresponding to contents of AC.
dso	662020	DIS, then clear AC.
ex0 through ex7	610000 through 617000	causes a signal to appear at the corresponding terminals on the in-out panel.
hlt	630000	Stops computer.
iad	640232	Interchange and add: AC contents are placed in the LR and the previous contents of the LR are added to AC.
ial	740222	Interchange AC and LR.
ixl	600303	Interchange XR and LR.
lac	700022	Place LR in AC.
lad	600032	Add LR to AC.
lal	700012	Place LR in AC cycled left once.
lar	700622	Place LR in AC cycled right once.
laz	700072	Add LR to minus zero in AC.
lcc	700062	Place complement of LR in AC.
lcd	600072	Contents of LR minus those of AC are placed in AC.
lpd	600022	Logical <u>exclusive or</u> of AC is placed in AC. (partial add)
lro	600200	Clear LR to +0.

MNEMONIC	OCTAL VALUE	OPERATION
lxr	600003	Place LR in XR.
nop	600000	No operation.
opr	600000	No operation.
ora	740025	Logical <u>or</u> of AC and LR is placed in AC.
orl	640205	Logical <u>or</u> of AC and LR is placed in LR.
oro	740205	ORL, then clear AC.
pen	603000	Contents of light pen and light cannon flip-flops replace contents of AC bits 0 and 1. The flip-flops are cleared.
pnc	664060	PRT, then clear AC to -0.
pno	664020	PRT, then clear AC.
pnt	624600	PRT, then cycle AC right once to set up another character.
prt	624000	Print one on-line flexo character from bits 2, 5, etc. of AC.
p6b	766020	Punch a line of blank tape but save AC.
p6h	626600	Punch one line of paper tape; 6 holes from bits 2, 5, etc. of AC then cycle right once.
p6o	666020	p6h then clear AC.
p6s	726000	Clear AC and punch a line of blank tape.
p7h	627600	Same as p6h, but punch 7th hole.
p7o	667020	p7h then clear AC.
rax	640203	Place LR in XR, then place AC in LR.
rds	604004	Select tape unit for reading a record.
rew	604010	Rewind tape unit.

MNEMONIC	OCTAL VALUE	OPERATION
rpf	706020	The program flag register is placed in AC.
rtb	604004	Read tape binary. (odd parity)
rtd	604024	Read tape decimal. (even parity)
rxa	700322	Place LR in AC, then place XR in LR.
r1c	721000	Read one line paper tape into AC bits 0, 3, etc.
r1r	721600	R1C, then cycle AC right once.
r3c	723000	Read three line of paper tape.
shr	600400	Shift accumulator right one place, bit 0 remains unchanged.
spf	647000	Place AC in program flag register.
tac	701000	Contents of test accumulator are placed in AC.
wtb	604014	Write tape binary. (odd parity)
wtd	604034	Write tape decimal. (even parity)
wrs	604014	Select tape unit for writing a record.
xac	700120	Place index register in accumulator.
xad	600130	Add index register to accumulator.
xal	700110	XAC, then cycle AC left once.
xcc	700160	Place complement of XR in accumulator.
xcd	600170	Contents of XR minus those of AC are placed in AC.
xrl	600300	Place XR in LR.
xro	600001	Clear XR to +0.