untitled Saturday, December 2, 2000

December 4, 2000

This is Chapter 3 of the TX-2 User's Handbook dated August, 1963.

Page 1 of 1

Last Saved: 2:08:10 PM

Help in obtaining the rest of this document, and other material on TX-2, including software, would be appreciated.

Al Kossow (aek@spies.com)

TX-2 USERS HANDBOOK

CHAPTER 3 - OPERATION CODE

TABLE OF CONTENTS

			Page
3-1	BRIEF GUI	IDE TO THE ABBREVIATIONS	3-3
3-2	OP CODE I	DESCRIPTIONS - (For In Out, See Chapter 4.)	- 3-5
	3-2.1	LOAD-STORE CLASS	3-5
		LDA, LDB, LDC, LDD, (LDE) - LOAD	. 3-6
*		STA, STB, STC, STD, (STE) - STORE	3-8
		EXA - EXCHANGE	. 3-10
	3-2.2	INDEX REGISTER CLASS	3-13
		RSX - Reset Index	3-14
		DPX - Deposit Index	. 3-16
		EXX - Exchange Index	3-18
		AUX - Augment Index	3-20
		ADX - Add Index	3-22
		SKX - Skip on Index	3-24
		JPX - Jump on Positive Index	3-26
		JNX - Jump on Negative Index	. 3-26
	3-2.3	JUMP-SKIP CLASS	3-29
		JMP - Jump (with variations)	3-30
•		JPA - Jump on Positive Accumulator	3-32
		JNA - Jump on Negative Accumulator	3-32
		JOV - Jump on Overflow	3-32
		SKM - Skip on Bit	3-34
		SED - Skip if E Differs	3-36
	3-2.4	SCALE, NORMALIZE CYCLE	3-37
		SCA, SCB, SAB - Scale	3-38
	*	NOA, NAB - Normalize	3-40
		CYA, CYB, CAB - Cycle	3-42

	3-2.5	LOGIC, INSERT, COMPLEMENT/PERMUTE	Page 3-45
		ITA, UNA, DSA, ITE - Logic	3-46
		INS - Insert	3-48
		COM - Complement/Permute	3-50
	3-2.6	CONFIGURATION MEMORY CLASS	3-53
		SPF, SPG - Specify	3-54
		FLF, FLG - File	3-55
	3-2-7	ARITHMETIC CLASS	3-57
	4.	ADD, SUB	3-58
	•	MUL	3-60
		DIV	3-62
		TLY	3-65
3-3	OPERATION	CODE CHART (Wesley A. Clark)	3-67
	3-3-1	NUMBER SYSTEMS	3-68
	3-3-2	GLOSSARY OF TERMS	3-68
		OPERATION CODE CHART	3-71
	3-3-3	NOTES ON THE CODING CHART	3-73
3-lı	CHAPTER 3	TNDEX (Alphahetical and Numerical)	2_77

3-1 BRIEF GUIDE TO THE ABBREVIATIONS

```
X Memory Register "j"
 [x,]
                Contents of X Memory Register j
 T
                STUV memory address "T" (STUV memory is "S", "T", "U", and "V" memories)
                T + [X,]
 [T,]
                Contents of STUV Memory Register T_i
 \mathbf{F}_{\alpha}
                F memory register \alpha
 [F_{\alpha}]
                Contents of F memory register \alpha
α [T<sub>1</sub>]
                [T_1] Configured as specified by \alpha
                Quarter
 q
                Left Half
 L
 R
                Right Half
 S
                Sign of
 SE
                Sign Extended (i.e. "With Sign Extension")
                Is copied into (Goes into)
 ==>
```

Examples:

$$\alpha_{[T]} => A$$
 The configured contents of STUV memory register T goes into the accumulator.
Sq3(A) ==> q4A The sign of quarter 3 of A is copied into all of quarter 4 of the accumulator.
 $[X_j] ==> L(T)$ The contents of X memory register j goes into the left half of STUV register T.
 $L[T] ==> X_j$ The left half of STUV register T goes into X register j.
 $q1[T_j] ==> F_{\alpha}$ Quarter one of the contents of STUV memory T_j is copied into F memory register α .

The notation below is borrowed from the M4 Utility system. (See Chapter 6.)

{w} Register Containing w

* Deferred address

A,B,C,D,E The AE addresses: 377604, 377605, 377606, 377607, and 377610

The current location - i.e. the location of the instruction being performed.

3-2 Op Code Descriptions

3-2.1 LOAD, STORE, EXCHANGE

LDA LDB LDC LDD LDE

STA

STB

STC

STD

STE

EXA

$\alpha_{\text{LDA T}_{j}} \qquad \alpha_{\text{[T}_{j}]} \Longrightarrow A$
--

LOAD means copy into the AE from STUV memory. STUV memory is not changed. Activity, Sign Extension, and permutation are used. ALL load instructions except LDE perform the standard $[T_{j}] => E$.

EXAMPLES: **(Standard F memory - Chart 7-2)

		CONFIGURATION	ABBREVIATED	
NO.	INSTRUCTION	DIAGRAM	DESCRIPTION	COMMENT
1.	LDA T _j	T _J	[T _j] ==> A [T _j] ==> E	Since all four quarters are active, subword form is immaterial. ²⁰ LDA or ³⁰ LDA would be equivalent.
2.	1 _{LDA} T _j	T _J	R[T _j] ==> R(A) [T _j] ==> E	The left half of A is not changed.
3.	¹¹ LDA T _j [F ₁₁] = 140	T _j	$R[T_{j}] ==> R(A)$ $SR[T_{j}] ==> L(A)$ $[T_{j}] ==> E$	The 18 bit word from STUV is "expanded" to 36 bits through "sign extension."
4.	² LDA T _j	T _j	$L[T_{j}] \Longrightarrow R(A)$ $[T_{j}] \Longrightarrow E$	A "Right Half Load" - the left half of A is not affected.

^{**}All examples apply directly to LDA, LDB, LDC, and LDD. LDE is essentially the same - only the final M to E copy is omitted.

5.	² LDA A	A (Befo	[A] ==> E	The left half of A is unchanged. The right half becomes the same as the left. In a similar manner, ²² LDA A sets the left equal to the right. ¹² LDA would clear the left half word through sign extension.
6.	16 _{LDA} T _j [F ₁₆] = 163	T _j	$q^{4}[T_{j}] ==> q1(A)$ $Sq^{4}[T_{j}] ==> q^{2}, 3, 4(A)$ $[T_{j}] ==> E$	The nine bit number in quarter 4 of T _j is expanded to 36 bits in A.
7.	lDA (T _k)*	(T _k	$ \begin{bmatrix} \begin{bmatrix} (T_k)_j \end{bmatrix} & ==> R(A) \\ [(T_k)_j \end{bmatrix} & ==> E \end{bmatrix} $	This is double indexing.

α _{STA} Τ _j	α[A] ==> T _j
---------------------------------	-------------------------

STORE is a non-destructive copy from AE to STUV memory. With a partially active configuration it becomes a partial store. Subword form is meaningless - only active pathways are used. The E register is set from the memory word after the store operation (except for STE which does not change E).

EXAMPLES: **(Standard F Memory - Chart 7-2)					
NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENT	
1.	STA T	T _j	[A] ==> T _j **	T _j is set from A, A is not changed. Since all quarters are active, all are copied into T _j .	
2.	¹ STA T _j	T _j	R[A] ==> R(T _j) **	Since there is no sign extension, 11 STA would have the same affect. $[F_{11}] = 140$	
3.	² STA T _j	T _j	R[A] ==> L(T _j) **	12 STA would be exactly the same. $[F_{12}] = 142$	
4.	² STA A	A A	R[A] ==> L(A) **	This sets the left equal to the right (as does ²² LDA A). Since there is no sign extension on STA, ¹² STA would do the same.	

 $[F_{22}] = 232$

^{**} After the store operation is complete, the new content of T_{ij} is copied into E except for the STE instruction which does not change E.

STA,	34	STA
STB,	35	34
STC,	36	
STD,	37	
eme	20	

5.	⁵ STA T _j [F ₅] = 762	T _j	q1[A] ==> q3(T _j) **	Quarter l is copied into quarter 3 of T _j . The rest of T _j is unchanged.
6.	l _{STE} T _j (Store <u>E</u>)	Tj	R[E] ==> L(T _j)	Stores in the right half only - useful for setting address sections - (For example, at start of subroutines entered via hJPQ).
7.	STA {T _k }*	(T _k) _j	[A] ==> (T _k) _j **	Double indexing - $ (T_k)_j \equiv T + [X_k] + [X_j] $

α _{EVA} m	α[A] ==> T _j
EXA Tj	α[T _j] ==> A

EXCHANGE A is a combination of STA and LDA. Sign extension, if any, occurs only in A and after the exchange of data. Subword form, Activity, and permutation are all used.

The E register is set equal to the STUV memory word used.


EXAMPLES:

	EARTHEDO.				
NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENT	
1.	EXA T _j	Ti	[T _j] ==> A [A] ==> T _j	**	
2.	¹ EXA ^T j	T _j	$R[T_{j}] ==> R(A)$ $R[A] ==> R(T_{j})$	**	
3.	11 _{EXA} T _j [F ₁₁] = 140	□	$SR[T_{j}] ==> L(A)$ $R[T_{j}] ==> R(A)$ $R[A] ==> R(T_{j})$	Sign extension occurs in A, but not in T _j . **	
4.	² EXA T _j	T _j	L[T _j] ==> R(A) R[A] ==> L(T _j)	**	

^{**} The two copy operations that perform an exchange take place simultaneously. Remember also that E is changed - it is set equal to the final contents of the STUV memory word.

5.	⁵ EXA T _j [F ₅] = 762	T _J	q3[T _j] ==> qlA ql[A] ==> q3(T _j)	**
6.	² exa a	A (Before) A (After)	R[A] ==> L(A)	When "A" is used as the address section, EXA has the same affect as STA. No exchange is made, and there is no sign extension
7.	exa {t _k }*	(T _k) _j	$[(T_k)_j] ==> A$ $[A] ==> (T_k)_j$	Double indexing: $(T_k)_j = T + [X_k] + [X_j]$

3-2.2 Index Register Class



** Supernumerary Mnemonics for SKX.

α _{RSX} τ	α[T] ==> X _j
--------------------	-------------------------

RESET is a non-destructive copy from STUV memory into X memory.

Subword form, Activity, and Permutation are used.

The E register is set equal to the STUV memory word used. (Usually "T", but see example 7.)

EXAMPLES: (Standard Configurations - Chart 7-2)

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED EXPLANATION	COMMENT
1.	¹ rsx _j t	T X _j	R[T] ==> X _j [T] ==>E	ORSX would do the same.
2.	² RSX _j T	T X _j	L[T] ==> X _j [T] ==> E	12 RSX would do the same. $ [F_{12}] = 142 $
3.	³ rsx _j t	T J x _j	ql[T] ==> R(X _j) [T] ==> E	The right half of X is set from T. The left nine bits are not changed.
4.	13 _{RSX} T [F ₁₃] = 160	T x _j	ql[T] ==> R(X _j) Sql(T) ==> L(X _j) [T] ==> E	Sign of quarter 1 of T is extended throughout the left half of X_j . The right half is set as above. 33 RSX would do the same. $[F_{33}] = 320$
5.	21 _{RSX} T [F ₂₁] = 230	T x _j	[T] ==> E	Nothing happens (other than changing E).

α _{DPX} τ	α[x _j] ⇒ T

DEPOSIT is a non-destructive copy from ${\tt X}$ memory into STUV memory.

Activity and Permutation are used.

The X memory word is expanded to a full 36 bit subword by extending bit 2.9 (the X register sign bit) but only active quarters are used. (The subword form is immaterial.)

The E register is set equal to the STUV memory used. (Usually "T", but see examples 8 and 10.)

EXAMPLES: (Standard F Memory - Chart 7-2)

EXAMI	PLES: (Standard I	Memory - Chart 7-2)		
NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED EXPLANATION	COMMENT
1.	^l dpx _j T	† † x _j	[X _j] ⇒ R(T)	Only the right half of T is changed.
2.	² DPX _j T	T X _J	[X _j] ⇒ L(T)	Only the left half of T
3•	DPX _J T	† † † † x _j	$\begin{bmatrix} X_j \end{bmatrix} \Rightarrow R(T)$ $SX_j \Rightarrow L(T)$	All of T is used. Note that DPX _O T (or DPX T) is a handy clear instruction. ($[X_O] \equiv +0$ and cannot be changed.)
4.	3 _{DPX} T	† x _j	$R\left[X_{j}\right] \Rightarrow Q1(T)$	Only quarter l of T is changed.
5.	¹⁶ DPX _j T [F ₁₆] = 163	x _j	$R\left[X_{j}\right] \Rightarrow q^{\mu}(T)$	Only quarter 4 is changed for only one path is active.

6.	¹⁷ DPX, T [F ₁₇] = 202	У Т	$SX_{j} \Longrightarrow R(T)$ $[X_{j}] \Longrightarrow L(T)$	All of T is affected.
7.	²¹ DPX _j T [F ₂₁] = 230	T x _j	sx _j ⇒ L(T)	Surprisingly enough, this does do something. (See example 5, RSX.)
8.	DPX _j {T _k }*	T _k † † x _j	$\begin{bmatrix} \mathbf{X}_{\mathbf{j}} \end{bmatrix} \Longrightarrow \mathbf{T}_{\mathbf{k}}$ $\begin{bmatrix} \mathbf{T}_{\mathbf{k}} \end{bmatrix} \Longrightarrow \mathbf{E}$	Deposit is indexable with deferred addressing.
9.	³³ DPX _j T [F ₃₃] = 320	↑ ↑ × _j	$SX_{j} \Longrightarrow q3(T)$ $[X_{j}] \Longrightarrow q1(T)$	Note that bit 2.9 of X _j is used even though quarter 2 is not active.
10.	DPX 377720	† † † † x ₃	$\begin{bmatrix} X_{j} \end{bmatrix} \Longrightarrow R(E)$ $SX_{j} \Longrightarrow L(E)$	V memory, except the A, B, C, D, and E registers can not be changed by any instruc- tion. Note that E is set to "what-would-have-gone-into- T."

α	α[x _j] ==> T
EXX T	α[T] ==> X _j

EXX is a combination of RSX and DPX. Except for sign extension, it does just what its name implies - i.e. it will interchange words between X memory and STUV memory.

Subword Form, Activity, and Permutation are used. The E register is set equal to the STUV memory word used.

EXAME	PLES: (Standard	F Memory - Chart 7-2.)		
NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED EXPLANATION	COMMENT
1.	¹ EXX _j T	T X X X X	R[T] ==> X [X j] ==> R(T) [T] ==> E	
2.	² EXX _j T	T X	L[T] ==> X; [X;] ==> L(T) [T] ==> E	
3.	EXX _j T	T T T T T T T T T T T T T T T T T T T	R[T] ==> X [X _j] ==> R(T) S(X _j) ==> L(T) [T] ==> E	Note that left half of T
4.	3 _{EXX} , T	T † X j	q1[T] ==> R(X _j) R[X _j] ==> q1(T) [T] ==> E	Nine bit exchange.
5.	16 _{EXX} , T [F ₁₆] = 163	T X X J	$R[X_{j}] ==> q^{\downarrow}(T)$ $q^{\downarrow}[T] ==> R(X_{j})$ $Sq^{\downarrow}(T) ==> L(X_{j})$ [T] ==> E	Sign is extended in X j but not in T.

6.	¹⁷ EXX _j T [F ₁₇] = 202	T X _j	[X _j] ==> L(T) L[T] ==> X _j S(X _j) ==> R(T) [T] ==> E	Sign of X_j is extended into the right half of T .
7.	²¹ EXX _j T [F ₂₁] = 230	T A A X J	S(X _j) ==> L(T) {T} ==> E	Same as ²¹ DPX _j T.
8.	¹EXX _j {T _k }*	T _k	$R[T_{k}] ==> X_{j}$ $[X_{j}] ==> R(T_{k})$ $[T_{k}] ==> E$	EXX is indexable if a deferred address is used.
9.	³³ EXX _j T [F ₃₃] = 320	T x _j	Sql[T] ==> L(X _j) ql[T] ==> R(X _j) R[X _j] ==> ql(T) S(X _j) ==> q3(T) [T] ==> E	Note that bit 2.9 is used for sign extension (not 1.9).
10.	¹ EXX _, 377720	TSS X X X	R[377720] ==> X _j [X _j] ==> R(E) L[377720] ==> L(E)	Same as ¹ RSX _j 377720. (Tog- gle registers must be changed by hand. Note that E is set to what would have gone into T.)

α _{AUX} τ	$[x_j] + \alpha[T] ==>x_j$
--------------------	----------------------------

AUX forms an 18 bit ring sum in x_j . There is no overflow detection. All of x_j is affected. STUV memory is not affected.

Activity and permutation are used. Sign extension applies to the operand taken from STUV memory. If quarters 1 and 2 are active, subword form is immaterial.

If one quarter of the STUV memory operand is inactive (as in standard configuration #3, for example), +0 is used for that quarter.

The E register is set equal to the STUV memory word. (This is "T" except when a deferred address is used. See example 6.)

EXAMPLES: (Standard F Memory - Chart 7-2.)

EXAM	TES. (Diamata	r memory - chart (-a		
NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED EXPLANATION	COMMENT
1.	¹ AUX _j T	T X X J	[X _j] + R[T] ==> X _j [T] ==> E	Standard configurations #0, 11, 20, and 30 would do the same. $[F_{11} = 140 [F_{20}] = 200$ $[F_{30}] = 600$
2.	² AUX _j T	T x _j	[X _j] + L[T] ==> X _j [T] ==> E	Standard configuration #12 would do the same. $ [F_{12}] = 142 $
3.	13 _{AUX} T [F ₁₃] = 160	x _j	[X _j] + ql[T] _{SE} ==> X _j [T] ==> E	Standard configuration #33 would do the same (but NOT #3!) (See note on next page.) [F33] = 320
4.	α_{AUX_j} T $[F_{\alpha}] = 220$	T X X J	[X _j] + q2[T] _{SE} ==> X _j [T] ==> E	This has sign extension to the right. (There is no suitable standard configuration.)

5.	²¹ AUX _j T	T x _j	[X _j] + (+0) ==> X _j [T] ==> E	Register T is ignored, and X_j is not changed. Except for E, this instruction is innocuous.
6.	laux _j {T _k }*	T _k	$[X_{j}] + R[T_{k}] ==> X_{j}$ $[T_{k}] ==> E$	Same as example 1, but indexed via a deferred address.

NOTE: E is cleared and then loaded as if by α_{LDE} . The sum of R[E] and [X_j] then goes into X_j (circuitously) and E is set equal to the STUV register used (ie.[T] or [T_k] if a deferred address was used). X_j is always set. Note - If either quarter 1 or 2 is not part of an active subword, (as, for example, with standard configuration #3) one operand of the sum is not completely specified and +0 will be used as that part of the operand.

<u></u>	
α _{ADX} Τ	$[X_j] + \alpha[T] ==> T$

ADX forms an 18 bit ring sum usually in STUV memory although only the active quarters are stored. There is no overflow detection. The operands are always 18 bit words - one from X memory the other from STUV memory. A configuration should be chosen such that the word from STUV memory has both quarters active, or is an extended 9 bit subword. If only one quarter is active, the inactive quarter of the operand is set to +0.

Activity and Permutation are used. Only active quarters are stored, but sign extension applies to the operand taken from STUV memory.

The E register is set equal to the STUV memory word used. (This is "T" except when a defer is involved. See example 6.)

EXAMPLES: (Standard F Memory - Chart 7-2)

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED EXPLANATION	COMMENT
1.	1 _{ADX,} T	T	[X _j] + R[T] ==> RT [T] ==> E	Left half of T is not changed. The sum is standard 18 bit ring sum, also called "ones complement sum."
2.	² ADX _j T	T x _J	[T] ==> LT	Right half of T is not changed.
3.	¹³ ADX _j T [F ₁₃] = 160	T x _j	[X _j] + ql[T] _{SE} ==> ql(T) [T] ==> E	This gives a 9 bit ring sum. Configuration 33 would do the same, #3 would not. See note next page. The subword length should be 18 bits.

NOTE: In example 3, the 9 bit result is an honest 9 bit ring sum only when X, contains an extended 9 bit word. (See RSX, example 4.) ADX cannot be used to add a 9 bit word to an 18 bit word. Use AUX.

4.	^α ADX _j T [F _α] = 220	T † x _j	[X _j] + q2[T] _{SE} ==>q2(T) [T] ==>E	Essentially the same as example 3 except that the <u>left</u> half of X is significant. $[F_{\alpha}]^{j}$ illustrated is 220. There is no suitable standard configuration.
5•	²¹ ADX _j T [F ₂₁] = 230	T x _j	[T] ==> E	"Nothing" is done here because quarters 1 and 2 are both inactive.
6.	l _{ADX} {T _k }*	T _k	[X _j] + R[T _k] ==> RT _k [T _k] ==> E	Same as example 1, but indexed via deferred indexing.

NOTE: E is cleared and then loaded as if by α_{LDE} . The sum of R[E] and [X_j] then goes into E and an α_{STE} is performed. Inactive quarters of the STUV memory word therefore remain unchanged. If either quarter 1 or 2 is not part of an active subword (as, for example, with standard configuration #3), one operand of the sum is not fully specified and +0 is used to fill out the operand.

α_{SKX,} Τ

SKX (or REX, or SEX) provides 32 combinations of setting, adding, comparing, skipping, flag raising, and dismissing - all relating to X memory and without changing the AE or the E register. (See examples below.)

F memory is not used. The configuration syllable specifies the desired combination. (Examples 1 - 8 show the use of bits 4.6, 5, 4 and examples 10 - 12 illustrate bits 4.8 and 4.7.)

"T", the address syllable, (or the final deferred address) is used as an OPERAND.

EXAMPLES:

EAAN	EXAMPLES:							
NO.	INSTRUCTION	MNEMONIC ABBREVIATION (See Chart 7-3)	ABBREVIATED DESCRIPTION	COMMENT				
1.	^о sкх _ј т	SKX, T REX, T SEX, T (Set)	T ==> X _j	STUV memory is not used - "T" is the operand, not its location. The brackets []. were left out on purpose.				
2.	¹sĸx _j т	(Set negative)	-т ==> X _j	"Minus" T - i.e. its ones complement is used to set				
3.	² skx _j T	INX _j T (Increase)	[X _j] + T ==> X _j	If the sum is zero, it will be -0 (all ones) unless [X] was initially +0.				
4.	³ sкх , т	DEX _j T (Decrease)	[X _j] + (-T) ==>X _j	"-T" is added to [X _j]. Zero is -0. It cannot be +0.				
5.	^ц sкх _ј т	SXD _j T (Skip if X differs.)	If [X _j] # T Skip - (i.e. #+2 ==> P)	Skip if $[X_j]$ differs from T. Note: $(+0) = (-0)$ and if $[X_j]$ is initially $(+0)$, it is changed to (-0) .				
6.	⁵ sкх _ј т	(Skip if X differs from negative.)	If [X _j] # -T Skip - (i.e. #+2 ==> P)	Skip if [X _j] differs from -T. Note: (-0) = (+0) and if [X _j] is initially (-0), it is changed to +0.				
7.	⁶ sкх _ј т	SXL, T (Skip if X is less.)	If [X _j] < T Skip - (i.e. #+2 ==> P)	Skip if [X _j] is less than T and if [X _j] -T does not overflow. (Skip range: T-377777 to T) Note: If [X _j] is initially (+0), it is changed to (-0).				

				
8.	7 _{SKX,} T	SXG T (Skip if X is greater.)	If [X _j] > -T Skip i.e. #+2 ==> P	Skip if [X _j] is greater than -T and if [X _j] + T does not overflow. (Skip range: -T to 377777-T) Note: If [X _j] is initially (-0), it is changed to (+0).
9.	sкх _j {т _k }*	rex _j {t _k }*	T+[X _k] ==> X _j	[X,] is set equal to T_k . e.g. a) SKX_j $\{O_k\}^* \equiv SET X_j$ from X_k . b) 1SKX_j $\{O_j\}^* \equiv Comple-$ ment X_j .
10.	¹⁰ skx _j T	RXF _j T (Reset and raise flag.)	T ==> X _j 1 ==> Flag _j	For j = 1 to 378, RXF is the same as OSKX for there are no flags for these numbers. Note that flag zero can be raised.
11	²⁰ sкх _, т	RXD, T (Reset and Dismiss.) (See note 3)	T ==>Xj DISMISS	See Chapter 4 for the ramifications of "DISMISS." If j = the current sequence number, "T" is nearly immaterial for the subsequent change of sequence will change Xj.
12	³⁰ sкх _ј т	RFD _j T (Reset, Raise flag, and Dis- miss.)	T ==> X _j 1 ==> Flag _j DISMISS	This is used to change sequence number - often in the form - 30 SKX, #+1. It is ignored if j = current sequence number.

Notes: 1. "Skip" means "omit the next instruction." i.e. "Go to #+2."


^{2.} The configuration syllable is united with the rest of the instruction. It may be given redundantly. e.g. DEX is the same as 3 SKX or 1 INX or 3 DEX.

^{3.} The hold bit cancels DISMISS. (h 20 SKX is the same as SKX alone.)

^{4.} RXF cannot be used as a Jump. Index register "j" is indeed set, but it will not be copied into the P register, unless a change of sequence number occurs. (See Chapter 4.)

ⁿJPX_j T

JPX and JNX are "Loop-closing", "Index-sensing" jump instructions. Their operation is as follows:



Note:

- . If the sum is zero, it is -0.
- 2. "n" is a signed integer: -17 to +17_R.
- 3. F Memory is not used.
- 4. A deferred address determines where to jump to, but not if, and the second index register is not modified.

EXAMPLES:

Straight Table Scan (100 register table located at "TABL.")

a.) JPX b.) JNX

Start
$$\rightarrow$$
 REX_j 77 Start \rightarrow 1 SKX_j 77

Loop \rightarrow LDA TABL_j Loop \rightarrow LDA (TABL + 77)_j
 h^{-1} JPX_j Loop h^{+1} JNX_j Loop

This program scans the table

"backward through the manuscript." (i.e., highest
memory location first.) Note:

X is initially set to + (n-1).

This program scans "forward through the manuscript." (i.e., lowest memory location first.)

Note: X, is initially set to - (n-1).

2. To scan every nth table register

a) START
$$\rightarrow$$
 REX_j (TL - n)
LDA TABL_j
h⁻ⁿ JPX_j #-1

b) START \rightarrow REX_j (TL - n)
LDA_j TABL + TL - n
h⁺ⁿ JNX_j #-1

These programs run for $(\frac{TL}{n})$ iterations if we assume that TL (Table Length) is an integer multiple of n. As written, they scan the first register of each block of n registers. To scan register "i" of each block, the LDA instruction could be written LDA (TABL + i), for example "a" (JPX) and LDA (TABL + i + TL - n), for example "b" (JNX).

3. Interlaced Table Scan

Scope flicker can be reduced by an interlaced table scan. The fact that the change in X_j is made <u>after</u> the jump decision causes a somewhat peculiar parameter configuration, but the program logic is essentially the same as above. For example, if "C" is the interlace, "TL" is the Table Length, and if "C" is <u>not</u> a factor of "TL," the program below scans the whole table with an interlace of C. (If "C" is a factor of TL, the program degenerates to example 2a.)

If C = 3, and TL = 7, the table is scanned in the following order: 6, 3, 0, 4, 1, 5, 2, 6, 3, 0, etc.

- NOTE: 1. "Zero" used as an address (as above) is always +0.
 - 2. M4 automatically puts a hold bit on JPX and JNX to cancel the automatic dismiss (see Chapter 4 and Chapter 6).
 - 3. The address of a deferred JNX or JPX is completely determined before the index register is changed. Therefore a $^{-1}$ JPX $_{a\,|\,a}$ S would jump to S $_a$ as defined by the original contents of X $_a$ if it jumps at all.


3-2.3 JUMP SKIP CLASS

JMP JPA JNA

JOV SKM

SED

JMP is an unconditional transfer of control. It means go to T (or T_j) for the next set of instructions. The configuration syllable " α " does not refer to F memory but is used directly to provide 32 variations of JMP as illustrated below:



EXAMPLES: (See #10.)

EXAMPLES: (See #10.)						
NO.	INSTRUCTION	SUPERNUMERARY MNEMONIC	JUMPS TO	COMMENT		
1.	O _{JMP} T _j	JMP T _j	T	X _j is ignored.		
2.	¹ JMP T _j	BRC T _j (Branch)	^Т ј	Indexable Jump ≡ BRANCH		
3.	² JMP ^T j	JPS T, (Jump and Save)	T	Jump and save return point (#+1) in the specified index register (X,).		
4.	3 _{JMP} T _j	BRS T _j (Branch and Save)	^Т ј	Branch and save. X _j is used to evaluate the jump destination T _j and is then reset to the return point (#+1).		
5.	⁴ JMP T _j	-	Т	X, is ignored, #+1 is saved in R(E)		
6.	⁵ JMP T _j	⁴ BRC T _j	^T j	Return point (#+1) is saved in R(E)		
7.	6 _{JMP} T _j	⁴ JPS T _j	т	Return point (#+1) is saved in R(E) and also in X_j .		

[†] In M4 terminology, the symbol "#" is an abbreviation for the location of the current instruction. (See Chapter 6.)

8.	7 _{JMP T} j	⁴ brs T _J	^T J	X _j is used to determine the jump destination T _j and is then reset to the return point (#+1). The return point is saved in R(E) as well.
9.	¹⁰ JMP ^T j	<u>-</u>	Т	The memory location of the last data reference is saved in L(E). (i.e. the contents of the Q register)
10.	¹⁴ JMP Т	JPQ T	Т	Jump, save "p" (i.e. #+1) and "q" (location of last data reference). This is the recommended jump, for the information saved is often of use in checkout.
11.	¹⁵ лмр т _ј	BPQ T _J	^Т ј	This instruction is the same as JPQ except that the jump destination is indexed.
12.	¹⁶ јмр т _ј	jes t _j	T	Jump, save in E, and in Xj.
13.	20 _{JMP} Tj	JPD Tj	T	Jump, Dismiss.
14.	²¹ JMP ^T j	BRD T _j	^Т ј	Branch, Dismiss.
15.	22 _{JMP} T _j	JDS Tj	T	Jump, Dismiss, Save in Xj.
16.	²³ лмр т _ј	BDS T _j	тj	Branch, Dismiss, Save in Xj.

Jump and save return point (#+1) in the specified index register (X_j) .

NOTE: A superscript numeral can be used redundantly on supernumerary mnemonics. For example: ${}^{16}_{\text{JMP}} \equiv {}^{16}_{\text{JES}} \equiv {}^{16}_{\text{JES}} \equiv {}^{2}_{\text{JPQ}} \equiv {}^{14}_{\text{JPS}} \text{ etc. (M4 "unites" them into the word.)}$

JPA - Jump on Positive Accumulator

JNA - Jump on Negative Accumulator

JOV - Jump on Overflow

α_{JPA} T_j
α_{JNA} T_j
α_{JOV} T_j

The conditional jumps go to T_j if the conditions are satisfied by <u>any active subword</u>. Permutation is ignored. The return point (#+1) is saved in E if the jump takes place. The accumulator and overflow flip-flops are not changed. Note that these conditional jumps are indexable.

EXAMPLES:

#1. A Four-way Switch:

JOV OF ** Goes to OF if overflow exists ($Z_{\downarrow} = 1$)

JNA N1 ** Goes to N1 if A is negative.

JPA P1 ** Goes to P1 if A is positive.

** Continues if A is zero.

#2. Overflow:

 30 JOV $_{\rm j}$ is equivalent to 37 JOV $_{\rm j}$, for both configurations specify the same active subwords. If any of the four overflow flip-flops are set to 1, control will go to $_{\rm j}$. The overflow indicators (z_4, z_3, z_2, z_1) are not cleared by JOV.

Active subwords use the overflow indicator associated with the sign quarter, e.g. Z_2 is associated with the right half word, Z_1 with the left half word.

#3. To Detect Minus Zero in an Index Register:

(JNX $_{j}$ T or JPX $_{j}$ T will not jump on either + or - zero.)

DPX A

DPX A

JPA T1


** (0,,-0) or (0,,+0) now in A

** Goes to Tl if -O in right half word.


** Continues if +O in both halves.

#4. 18 Bit Zeros Again:

"Skip-on-a-bit" uses a one bit operand. It has 32 variations - some with M4 Supernumerary Mnemonics. The basic variations are as follows:



The bit in question is identified by its quarter number and bit number as diagrammed below:



The meta bit is No. 10 (dec.). (SKM is the <u>only</u> instruction that can affect it.)


The parity bit is No. 11 (dec.).

These can not be changed by SKM.

The parity circuit is No. 12 (dec.).

Any quarter number will do for the parity and meta bits.)

Bits and quarters are numbered from right to left and should be in subscript when used with SKM. (See chapter 6, page 6-7.) The bit designation goes in the "j bits" (3.6 - 3.1), as follows:



SKM is therefore non-indexable except through deferred addressing.

If a non-existent bit is selected, e.g. bit 0.0,1.0,2.0,3.0 for example, Unconditional Skips (SKU) and Rotate (CYR) will still work, but "makes" will do nothing, and conditional skips will not skip.

SUPERNUMERARY MNEMONICS (See Chart 7-3)

MKC - 1SKM - Make complement

MKZ - ²SKM - Make zero

MKN - 3SKM - Make one

SKU - 10SKM - Skip unconditionally, (go to #+2)

SUC - 11 SKM - Skip and complement

SUZ - 12SKM - Skip and make zero

 $SUN - {}^{13}SKM - Skip$ and make one

SKZ - ²⁰SKM - Skip if bit =0

SZC - ²¹SKM - Skip on zero and complement

SZZ - ²²SKM - Skip on zero and make zero

SZN - ²³SKM - Skip on zero and make one

SKN - 30SKM - Skip on one

SNC - 31SKM - Skip on one and complement

SNZ - ³²SKM - Skip on one and make zero

SNN - 33SKM - Skip on one and make one

CYR - 4SKM - Cycle memory once to the right (rotate)

MCR - 5SKM - Make complement and rotate

MZR - 6SKM - Make zero and rotate

MNR - 7SKM - Make one and rotate

SNR - 34SKM - Skip on one and rotate

SZR - 24SKM - Skip on zero and rotate

SUR - 14SKM - Skip and rotate

NOTE: "Skip" is first, "make" next, and "rotate" last. 4 SZZ \equiv 26 SKM \equiv Skip on zero, make zero, and then rotate.

3-35

EXAMPLES:

- 1. To copy a bit:
 - $\begin{array}{c} \text{SKZ } \mathbf{Q}_{2\cdot3} \\ \text{SUN } \mathbf{T}_{1\cdot1} \\ \text{MKZ } \mathbf{T}_{1\cdot1} \end{array} \right\} \qquad \begin{array}{c} \text{Sets bit } \mathbf{T}_{1\cdot1} \\ \text{equal to} \\ \text{bit } \mathbf{Q}_{2\cdot3} \end{array}$
- 2. To clear n metabits starting at T

Rex
$$_{\alpha}$$
 (n-1)

MKZ $_{4.10}|_{\alpha}^{T}$

** i.e. MKZ $_{4.10}^{T}|_{\alpha}^{T}$

-1 JPX $_{\alpha}$ #-1

α _{SED T,}	Only P can be changed.
J	be changed.

SED compares all active quarters of E and T_j according to the given permutation. If any difference exists the next instruction is skipped over. No registers other than P (the central Program Counter) can be changed. (E is <u>not</u> changed.) Subword Form is immaterial.

EXAMPLES: (Standard F Memory - Chart 7-2.)

NO.	INSTRUCTION	DIAGRAM	COMMENT		
1.	SED T _j	Tj	#+2 ⇒ P if E differs from T _j #+1 => P if they are identical		
2.	² sed t _j	T _j	The left half of T_j is compared to the right half of E . (¹² SED is identical.) $[F_{12}] = 142$.		
3.	²² sed e	E E	The right and left halves of E are compared. ¹⁷ SED E, ² SED E, ¹² SED E, or ²² SED E would have an identical result.		

3-2.4 SCALE, NORMALIZE, CYCLE

SCA SCB SAB NOA

NAB CYA CYB CAB

$$\alpha_{\text{SCA T}_{j}}$$
 $\alpha_{[A] \times 2}^{\alpha_{[T_{j}]}} = A$

"SCALE" multiplies each active subword by "a power of 2," i.e. by 2^n where n is a signed integer specified in T_j . Each active subword can be scaled a different amount. The D register is used to count the binary shifts. The details are as follows:

- a) An $^{\alpha}$ LDD $T_{\mathbf{j}}$ is performed (with permutation and sign extension as called for).
- b) Each active subword (of A or AB) is scaled according to its sign quarter in D, and these sign quarters are left set to -0.
- c) If an overflow exists for an active subword, the proper result is recovered by complementing the sign digit after the first shift, and the indicator is cleared. This rule is used for all operands left (+), right (_), and zero. Overflow can not affect SCB.

Notice that SCALE amounts to shifting all the bits except the sign left or right and filling the vacant positions with copies of the sign bit (i.e. with +0). SCALE senses overflow and corrects the sign bit if necessary. SCA and SAB always clear the overflow flip-flop - even if bits are lost off the left end. SCALE never sets the overflow flip-flop.

EXAMPLES: (SCB is illustrated to avoid overflow complications.)

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENT
1.	SCB{-4,}	{-4,}	[B] $\times 2^{-\frac{1}{4}} ==> B$ $-0 ==> q^{\frac{1}{4}}(D)$ $q_{3,2,1}[T_{j}] ==> q_{3,2}(D)$	(-4,) is a M4 convention for A register with -4 in quarter 4. See Chapter 6, page 6-7 and 6-10.
2.	³⁰ SCB (N) N = 2775003000(8)	(N)	$q4[B] \times 2^2 ==> q4(B)$ $q3[B] \times 2^{-2} ==> q3(B)$ $q2[B] \times 2^3 ==> q2(B)$ -0 ==> D	Quarter 1 of B is not changed. The sign bits are never changed. Bits may be lost off either end without any alarm.
3.	² SCB {N} N = 2775003000(8)	(N)	$R[B] \times 2^2 ==> R(B)$ -0 ==> q2(D) 775 ==> q1(D)	The <u>left</u> halves of B and D are not changed. Note that q4 of {N} specifies the argument of the scale operation.

Note: Scale can of course be indexed - e.g. SCA T_j where the argument comes from T_j . It is more common programming practice to use an RC word - e.g. SCA{-1,}.

4. Overflow: (SCA and SAB)

a) To "recover an overflow":

b) Only active subwords are processed:

LDA {200 300 400 100}

30 ADD {200 300 400 300}

**Acc. will be 400 600 001 400.

**All four Z flip-flops will be "1".

21 SCA {774 774 774 774}

**Only L(A) is scaled. Acc. will become "0",

Z3,Z2,Z1 will remain "1".

1 SCA {774 774 774 774}

**Only R(A) is changed. Acc. becomes o40 060 700 140 and Z2 becomes "0". Z3 and Z1 are still "1".

Note that Z_4, Z_3, Z_2, Z_1 are <u>overflow indicators</u>. They tell whether overflow has occurred. An overflow resulting from negative numbers (as in q2 above) is <u>not</u> treated any differently.

5. Subword forms for the AB register:

a)	"36"	S	A				В
ъ)	"18 - 18"	S	L(A)	L(B)	S	R(A)	R(B)
c)	"27-9"	s	q432(A)		q432(B)		S ql(A) ql(B)
đ)	"9-9-9-9"	S q	4(A) q4(B) S	(A)Ep	[3 (B) S q2	2(A) q2(B)	S q1(A) q1(B)

Note that all of B is part of the subword. There is only one sign bit in an AB subword.

$$\alpha_{\text{NOA T}_{j}} \qquad \alpha_{\text{[A] x 2}^{\text{nz}}} ==> A$$

$$\alpha_{\text{[T}_{j}]} - \text{nz} ==> \text{Sq(D)}$$

NORMALIZE scales just enough to remove leading zeros or to "recover" from OVERFLOW. It clears the active overflow indicators. The number of leading zeros (nz) is subtracted from the argument from T_j ($^{\alpha}[T_j]$) and this difference is left in the Sign Quarter of D. If an overflow condition exists at the start, "nz" is -1, the scale is one place to the right, and the sign is complemented - just as for SCA or SAB. If nz is zero, it is +0. (See Note 4 also.)

NOA and NAB start with an $^{\alpha}$ LDD T_j. "nz" is subtracted from the sign quarter(s) and the rest of D is not changed. The E register becomes a copy of T_j.

EXAMPLES: †† (Assume that NO OVERFLOW exists.)

. •	ic did ito dybie ion care	<u> </u>	
NO. INSTRUCTION	DIAGRAM	ABBREVIATED DESCRIPTION	COMMENTS
1. NOA(0)	(+0)	[A] x 2 ^{nz} ==> A -nz ==> q4(D) +0 ==> q3,2,1(D)	"nz" is the number of leading "zeros" in the original contents of A. ("Zeros" can be positive zeros or negative zeros.)
2. ² NOA{0}	(+0)	R[A] x 2 ^{nz} ==> R(A) -nz ==> q2(D) +O ==> q1(D)	The left halves of A and D are not changed. "nz" is the number of "zero" in the original contents of the right half of A. Note that the result in D is a nine bit numeral.
3.	777X	$R[A] \times 2^{ZR} ==> R(A)$ $a-ZR ==> q2(D)$ $b ==> q1(D)$ $L[A] \times 2^{ZL} ==> L(A)$ $c-ZL ==> q4(D)$ $d ==> q3(D)$	"ZR" and "ZL" are the leading zeros of the right and left 18 bit words of A. {N} is a register containing a,b,c, and d in quarters 4,3,2, and 1.

^{††} Brackets() are used in the TX-2 M4 Assembly Program to indicate "Register Containing". See Chapter 6, page 6-10.

$\alpha_{NOA}\{N\}$ 4. $N = a,b,,c,d$ $\alpha = 400$	(N)	$q 432[A] \times 2^{nz} ==> q 432(A)$ $a-nz ==> q 4(D)$ $b ==> q 3(D)$ $c ==> q 2(D)$ $q 1[A] \times 2^{nz} ==> q 1(A)$ $d-nz ==> q 1(D)$	with a 27,9 split, both counts will be 26 if [A] is zero. (See note on page 3-61.)
--	-----	---	--

5 - A sample program → Evaluate V = xyz

This product could have 105 significant bits (3 word lengths). One must resort to programmed arithmetic to get them all, but normalize can be used to get the 34 most significant bits. Consider the programs below.

Without	Normal	170.

LDA X	LDA	х
MUL Y	MUL	Y
MUL Z	NAB	(0)
	STD	T
ts the 35 left bits	MUL	Z
product in A and	SAB	T

This program puts the 35 left bits of the 105 bit product in A and essentially worthless numerals in B. The answer in A may be too small by 1 (in the 35th place).

With normalize, the product is given in AB, to 35+nz places from the sign. (It may low by 1 in the (35+nz)th place.) "nz", the number of zeros, is in T (in negative form). nz could be as much as 69 so the last SAB may not be desired. For example, if the NAB instruction above were replaced with NAB(34.,) the answer in AB can be considered a 71 bit integer.

With Normalize:

NOTE: 1. NOA and NAB leave E set the same as the memory register used.

- 2. If overflow exists, "nz" is -1 so $[T_{,i}]+1 \Longrightarrow Sq(D)$.
- 3. NAB is essentially the same instruction using the double length word (AB) instead. (See page 3-39 - "Subword forms for the AB register".)
- 4. Normalize is an arithmetic instruction. The sign bit is not counted. "Leading zeros" will, of course, be plus or minus zeros i.e., the same as the sign.

 $\alpha_{ ext{CYA}}$ T_j

CYCLE logically falls in a class with LDA and STA, for it is most easily considered as a bit shifting instruction and the sign bit has no special significance. Bits shifted off one end are inserted at the other. None are lost. However, since the practical details of its use are so similar to SCALE, it is usually grouped with SCALE and NORMALIZE. The use of the memory word is the same as SCALE.

- a.) An α_{LDD} T, is the first step.
- b.) Each active subword is "cycled" or "rotated" according to its Sign Quarter in D and the sign quarter is left at -0. For cycle, the active subword has its ends connected and can be considered as a ring of bits. If the number of places equals the subword length, the instruction does not change the subword. You can therefore arrive at any new position by cycling either way the short way takes less computer time. The sign bit is handled no differently than the others and no bits are lost.
- c.) Overflow is ignored.
- d.) The E register becomes a copy of the memory register used.

EXAMPLES: Assume $[A] = 123456765432_{(8)}$ at the start

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRITPION	COMMENT
1.	CYA{+l,}	(+1,)	247 135 753 064 ==> A -0 ==> q4(D) +0 ==> q3,2,1(D)	One 36 bit ring cycled once to the left.
2.	30 _{CYA} (N) N=1,1,,1,1	(N)	246 ==> q4(A) 135 ==> q3(A) 753 ==> q2(A) 065 ==> q1(A)	The four quarters are cycled separately i.e. four nine-bit rings, each one bit to the left.

Assume [A] = 123 456 765 432(8) at the start.

3.	² CYA(-3,)	[-3,]	276 543 ==> R(A) -0 ==> R(D)	The left halves of A and D are not changed. The right half of A (a ring of 18 bits) is cycled 3 places to the right. i.e. one octal place.)
4.	DFX B CAB(+3,) N=3,2,,5,-6	(N)	234 567 654 320 ==> A 000 000 000 001 ==> B -0 ==> q4(D) +2 ==> q3(D) +5 ==> q2(D) -6 ==> q1(D)	The 72 bit ring -AB- is cycled 3 bits, i.e. one octal place to the left.

NOTES: 1. The E register becomes a copy of the memory word used.

- 2. CYA, CYB, CAB are indexable, and, of course, deferred addressing can also be used. (Neither of these is common. Most users use RC words.)
- 3. CAB uses the same word structure as SAB and NAB.

3-2.5 LOGIC, INSERT, COMPLEMENT/PERMUTE

ITA ITE UNA DSA

INS COM

$$\alpha_{\text{ITA T}_{j}} \alpha_{\text{[T}_{j}]} \wedge \text{[A]} => A$$

For these instructions, the word is considered as a string of independent bits - each bit column is a separate entity. For ITA, UNA, and DSA, the argument $\alpha[T_j]$, is all the active <u>subwords</u> - with sign extension if applicable. For these three, the E register is set, as usual, identical to the memory word used.

For ITE, the operand is the active <u>quarters</u> only. There is no sign extension. The result, of course, goes into E and there is no final E register copy from memory.

All these instructions are indexable and of course indirect addressing can be used.

Name	INTERSECT	UNITE	DISTINGUISH**
Abbreviation	ITA	UNA	DSA**
	ITE		
Symbol	^	v .	⊗ .
Other Names	"AND"	Inclusive OR	Exclusive OR Partial Add
	^α [Τ ₁]	α _[Τ,]	^α [۳ _j]
Logic	0 1	0 1	0 1
Diagram	α _[A] 0 0 0 1	α _[A] 0 0 1 1 1 1	α _[A] 0 0 1 1 1 0
	Note that this is the "carry" that results from addition.	·	Note that this is the Partial Sum.

** Note: DSA affects both the C and D registers. The effect on D is equivalent to LDD T_j . The effect on C is equivalent to forming the carries and uniting them with the original contents of C. - i.e. ([A] \wedge [T_j]) \vee [C] ==> C.

No.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENT
1	¹ UNA T _j	T _j	$R[T_j] \cdot R[A] \Rightarrow R(A)$ $[T_j] \Rightarrow E$	T, is unaffected. The left half of A is also unchanged.
2	¹¹ ITA T _j	Tj ↓↓ A	$R [T_{j}] \wedge R [A] \Rightarrow R (A)$ $SR [T_{j}] \wedge L [A] \Rightarrow L (A)$ $[T_{j}] \Rightarrow E$	T _j is unaffected. Each bit of left half of A is "intersected" with bit 2.9 of T _j . Hence, if R [T _j] is positive, L(A) is cleared.
3	ll _{ITE} T _J [F ₁₁] = 140	T _j	$R[T_j] \wedge R[A] \Rightarrow R(E)$	T, is unaffected. L(E) is unaffected. There is no sign extension on ITE.
4	^l dsa _T j	T _j	$R [T_{j}] $	DSA affects registers A, C, D, and E. See note above.

active and independent.

$$\alpha_{\text{INS T}_{j}} \qquad ([A] \wedge [B]) \vee ([\overline{B}] \wedge [T_{j}]) \Rightarrow T_{j} \qquad t$$

Insert is a partial STA (store accumulator) instruction — only those bits marked by a 1 in the corresponding column of B are stored in T_j. There is no sign extension, and [A] is not changed. If [B] is minus zero (all ones), INS is identical to STA. The E register is set to the final contents of the memory word used.

EXAMPLES: (Standard F Memory - Chart 7-2)

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	MASK (CONTENTS OF B)	COMMENTS**
1.	ins t _j	T _j	-0	[A] => T_j . INS is identical to STA when [B] = -0.
2.	ins T _j	T _j	0,,7777777	$R[A] \Rightarrow T_j$. This time it looks like a ¹ STA T_j , because of the mask.
3.	³ INS I _j	Tj	4,2,,3,1	Bit 1.1 of A is copied into position 1.1 of T _j . Quarters 2,3, and 4 are inactive. No other bits are changed. ¹³ INS T _j would do the same. [F ₁₃] = 160
4.	6 _{INS T} j	T _J	4,2,,3,1	Bit 1.1 of A is copied into position 4.1 of T _j . Note that permutation has no effect on the use of B. ¹⁶ INS T _j is identical.

^{**}In all cases, there is a final copy into E from the memory register used.

t "Insert" is also given by ([A] \mathbf{v} [B]) \mathbf{A} ([B] \mathbf{v} [T]).

INS	うち

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	MASK (CONTENTS OF B)	COMMENTS**
5.	³ INS(T _k) _j *	(T _k) _j	4,5,,6,7	ql[A] => ql(T _k) _j . 3 _{STA} ••• would be equivalent.
6.	ins t _j	T _J	+0	Since [B] = +0, nothing happens.
7.	² INS A	A (after) A (before)	4,5,,0,7	ql[A] => q3(A). Only quarter 3 of A is changed. (Because of the mask.)

α_{COM} T _j	$ \begin{array}{ccc} \alpha_{[T_j]} & \Longrightarrow & T_j \\ T_j & \text{is permuted.} & \end{array} $
-------------------------------	--

COM - Complement - performs two basic operations. The active subwords of T_j are complemented (one's complement - all ones become zeros and vice versa) (with sign extension) and all quarters are permuted whether active or not. Note that if all quarters are <u>inactive</u>, COM <u>permutes</u> all quarters of T_j without changing the data. PMT is another abbreviation - equivalent to COM.

There are 4 basic steps:

- 1. $[T_{.i}] \implies E$, permuted according to α .
- 2. Sign extension occurs in active subwords.
- 3. Active subwords are complemented. $(\alpha_{[E]} = \alpha_{[E]})$
- 4. $[E] \Rightarrow T_j$ straight no permutation.

Note that, as usual, E is the same as $T_{\underline{i}}$ at the end.

EXAMPLES: (Standard F Memory - Chart 7-2)

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENTS
1	COM T _j	T _j (before) T _j (after)	[T _j] => T _j [T _j] => E	All of T _j is complemented
2 .	² com T _j	(before) Tj (after)	$ \frac{\overline{L[T_j]}}{L[T_j]} \Rightarrow R(T_j) $ $ R[T_j] \Rightarrow L(T_j) $	The halves are reversed and the right half is complemented.
3	¹⁶ COM T _j [F ₁₆] = 163	(before) T _j (after)	$\frac{\overline{q^{4}[T_{j}]}}{q^{4}[T_{j}]} => q^{2}(T_{j})$ $\overline{Sq^{4}[T_{j}]} => q^{2}, 3, 4(T_{j})$	Quarters 2, 3, and 4 are set to the complemented sign extension.

No.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENTS
14	$lpha_{\text{COM}}$ T _j $lpha = 172$ (all inactive)	T _j	$R[T_j] \Rightarrow L(T_j)$ $L[T_j] \Rightarrow R(T_j)$ (Simultaneously)	When all quarters are inactive, the data is not changed - it is merely permuted according to the given configuration.
5	com (t _k)	T _{k,j}	$ \begin{bmatrix} T_{k,j} \end{bmatrix} => T_{k,j} $ $ \begin{bmatrix} T_{k,j} \end{bmatrix} => E $	This has double index- ing. T _k , j = T + [X _k] + [X _j]

Note: Since COM does not use any register other than T_j, there may be some confusion as to the meaning of "Activity". In this chapter, quarters for which arrows are drawn are active. To be consistent with other instructions, one should say that the permutation comes first, complementing second, and sign extension last. If you use the phrase "Active Subwords of T_j", the order of the first two is immaterial since both operations can be considered to take place simultaneously. In any event, sign extension uses the complemented sign.

3-2.6 CONFIGURATION MEMORY CLASS

SPF SPG FLF FLG

^C SPF T _j	q 1 [T _j]	=>	F _c
^C SPG ^T j	q 1 [T _j] q 2 [T _j] q 3 [T _j] q 4 [T _j]	=> =>	F _{c+1} F _{c+2} F _{c+3}

"Specify" copies from STUV memory into F Memory. (STUV memory is not changed.) SPF sets only one F Memory word. SPG sets four. F Memory addresses are consecutive modulo 37_8 - i.e., 0, 1, 2, ..., 36_8 , 37_8 , 0, 1, 2, etc. These instructions are indexable but not configurable. The E register is set, as usual, to the contents of the memory register used.

EXAMPLES:

NO.	INSTRUCTION	DESCRIPTION	COMMENT
1	SPF T _j		F _O is permanently set to +0 and can not be changed.
2	°SPG T _j	q 2[T _j] => F ₁ q 3[T _j] => F ₂ q 4[T _j] => F ₃	Same as #1.
3	37 _{SPG T} j	q 1[T _j] => F ₃₇ q 3[T _j] => F ₁ q 4[T _j] => F ₂	Fo is, of course, not changed. The Following Memory address "c" is normally given in OCTAL.

c _{FLF} T _j	[F _c] => ql(T _j)
	$[F_c] \Rightarrow ql(T_j)$
c _{nra} m	$[F_{c+1}] \Rightarrow q2(T_j)$
cFIG T	$[F_{c+2}] \Rightarrow q3(T_j)$
	$[\mathbf{F}_{\mathbf{c}+3}] \Rightarrow \mathbf{q}^{\mathbf{h}}(\mathbf{T}_{\mathbf{j}})$

"File" copies from F Memory into STUV Memory. (F Memory is not changed.) File Form (FLF) copies a single 9 bit word, File Group copies four. They are indexable, but not configurable. The F Memory Addressing is modulo 37_8 — i.e. "c" = 0, 1, 2, ... 36_8 , 37_8 , 0, 1, 2, ... etc. The E register is set as usual, to the contents of the memory word used.

EXAMPLES:

NO.	INSTRUCTION	DESCRIPTION	COMMENT
1.	°FIF Tj	+O => ql(T _j)	Fo is permanently set to +0.
2.	°FIG Tj	$0 \Rightarrow q1(T_{j})$ $[F_{1}] \Rightarrow q2(T_{j})$ $[F_{2}] \Rightarrow q3(T_{j})$ $[F_{3}] \Rightarrow q4(T_{j})$	
3.	³⁶ FLG ^T j	$[F_{36}] \Rightarrow ql(T_{j})$ $[F_{37}] \Rightarrow q2(T_{j})$ $+0 \Rightarrow q3(T_{j})$ $[F_{1}] \Rightarrow q4(T_{j})$	The F Memory address "c" is normally given in octal.

3-2.7 ARITHMETIC CLASS

ADD SUB MUL DIV

TLY (TALLY)

SUB (77)

$$\begin{bmatrix} \alpha_{ADD} & T_{j} & \alpha_{A} & \alpha_{T_{j}} & \alpha_{A} \\ \alpha_{SUB} & T_{j} & \alpha_{A} & \alpha_{T_{j}} & \alpha_{A} \end{bmatrix} = \alpha_{A}$$

ADD and SUBTRACT are straightforward one's complement (RINGED) arithmetic instructions. The use of configuration is similar to LDA. A zero result is negative except when both arguments are zero at the start -(+0) + (+0) = +0; +0 -(-0) = +0. There are four overflow indicators--a separate indicator for each active subword. The indicator is cleared before the arithmetic is done and is set to a one for either type of overflow--(too negative or too positive). (With one's complement arithmetic there is a sign reversal when overflow occurs. The scale instructions take this into account.) Sign extension occurs prior to the arithmetic. The D register is set as if an account. The C register is set to the carries from each column. (In the case of subtract, "c" contains the carries from adding the complement of [T_j].) The B register is unaffected. The E register is set, as usual, to the contents of the memory word used.

EXAMPLES: (Standard F Memory - Chart 7-2)

EVWIET	DD. (Domination	F Memory - Chart (-2)		
NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENTS
1	ADD T	T _j	$[A] + [T_j] => A$ $[A] ^ [T_j] => C$ $[T_j] => D$ $[T_j] => E$	The expression $[A] \wedge [T_j] => C$ is equivalent to saying the "carries" of each bit column go into the corresponding bit column of C . Z_{ij} is set if overflow occurs.
2	² ADD Tj	T _j	$R[A] + L[T_{j}] => R(A)$ $R[A] \wedge L[T_{j}] => R(C)$ $L[T_{j}] => R(D)$ $[T_{j}] => E$	The left half of the A, C, and D registers is unchanged. Z ₂ is set if overflow occurs.
3	SUB T.	T _j	$\begin{bmatrix} A \end{bmatrix} - \begin{bmatrix} T_j \end{bmatrix} => A$ $\begin{bmatrix} A \end{bmatrix} $	$\mathbf{Z}_{\mathbf{l}_{\!$


NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENTS
4.	³ LDA (277) ³ ADD (307)	T _j	606 => ql(A) 1 => Z ₁ 207 => ql(C) 307 => ql(D) 307 => E	(277) is the M4 representation for "a register containing 277(8)".
5.	⁶ LDA (510,0) ⁶ ADD (470,0)	T _j	201 => q1(A) 1 => Z ₁ 410 => q1(C) 470 => q1(D) 470,0 => E	(510,0) is the M4 representation for "A register containing 510(8) in quarter 4, and zero in the rest of the word." See Chapter 6.

Note: The four OVERFLOW indicators are associated with the subwords by Sign Quarter Number. See table below:

SUBWORD	OVERFLOW INDICATOR
Quarter 4	$\mathbf{z}_{\mathbf{\mu}}$
Quarter 3	z ₃
Quarter 2	z ₂
Quarter 1	z_1
Left Half	z_{μ}
Right Half	z ₂
Full Word	$\mathbf{z}_{\mathbf{\mu}}$
27 - 9	$\mathbf{Z}_{\mathbf{l_{1}}}$ and $\mathbf{Z}_{\mathbf{l_{1}}}$
1	I

$$\begin{bmatrix} \alpha_{\text{MUL}} & T_{j} & \alpha_{[A]} & x & \alpha_{[T_{j}]} => \alpha_{(AB)} \end{bmatrix}$$

"MUL" forms the double-length, ones-complement product of [A] and [T_j] and stores it in A and B. The extra bit of B -- at the extreme right -- is set equal to the sign bit of the product, i.e., to \pm 0. (Bit 1.1 of B = Bit 4.9 of A after MUL.)



The use of configuration is similar to LDA and the relevant overflow indicator (corresponding to the active sign quarter) is cleared. No overflow can be generated. The active subwords of C are cleared to +O and D is set as if an $^{\alpha}$ LDD $^{\tau}$ had been done. The E register is, as usual, set to the contents of the memory word used.

EXAMPLES: (Standard F Memory - Chart 7-2.)

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENTS
1	MUL T	T _j	[A] x [T _j] => AB ± 0 => bit 1·1(B) + 0 => Z ₁ + 0 => C [T _j] => D [T _j] => E	"AB" is the double length register diagrammed above. It is also used with SAB, CAB, and DIV. Bit 1.1 of B is set to + 0 depending on the sign of the product.
2	³ LDA (5) ³ MUL (4)	T _j	000 => q 1 (A) 050 => q 1 (B) 000 => q 1 (C) 004 => q 1 (D) 0 => Z	With standard configuration 3, q1[AB] is an 18-bit register composed of quarter 1 of A and quarter 1 of B. The other quarters are not changed

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENTS
3.	lida (-3)	T _j	+ O ==> R(A) 000030 ==> R(B) + O ==> R(C) - 4 ==> R(D) - 4 ==> E O ==> Z ₂	The left half words are not changed.
4.	LDA { 3} MUL {-400}	T _j	- 0 ==> A - 3000 ==> B + 0 ==> C - 400 ==> D - 400 ==> E 0 ==> Z ₁₄	
5.	² LDA (3 ,, 0) ² MUL (4 ,, 0)	T _j	+ 0 ==> R(A) 000030 ==> R(B) + 0 ==> R(C) + 4 ==> R(D) (+4,,0) ==> E 0 ==> Z ₂	Only the right half words are changed.

Note: When a 27-9 subword form is used, the Arithmetic Step Counter is set for the 27-bit word, if it is active. This results in too many steps for the 9-bit word if it is active also. (This is true for MUL, DIV, NOA, NAB, and TLY.) Normal use of this subword form is for floating numbers of the form $N = x \cdot 2^y$ (27 bits for "x," 9 for "y"). Since different operations are performed on the two syllables, both subwords will not be active at the same time.

α,,,,	,	$\alpha_{[AB]} \div \alpha_{[T_j]}$	==> A
DIA	rj	Remainder	==> B

DIVIDE considers the contents of AB (except for the lowest order bit of B) as the numerator and the contents of T_j as the denominator. (Note that it is compatible with MUL.) Configuration is similar to ADD, LDA, etc. The Quotient is stored in A with the appropriate algebraic sign. The remainder is stored in B with the same sign as the original numerator. (The sign of the remainder is at the left, as usual.) (SAB (+n) will bring strange bits into A for the remainder (in B) is not an extension of the quotient.)

The relevant overflow indicator is cleared at the outset and an overflow will be generated if \mid [A] \mid exceeds or equals \mid [T_j] \mid .

- Note: 1. If $|[A]| < 2 \cdot |[T_j]|$ overflow, if any, is guaranteed recoverable via SCA (-n). SAB (-n) will also recover the correct answer, but it will destroy the remainder.
 - 2. If both [AB] and [T_j] are normalized (as per NAB and NOA), the condition above is met, and any overflow is recoverable.
 - On overflow, the sign of A is always the reverse of the proper algebraic sign.
 - 4. If overflow is not recoverable, both [A] and [B] are useless.
 - 5. $\frac{N}{+0} = \frac{1}{N}$, and Overflow is set. (This is true for any N.)
 - 6. $\frac{N}{-0} = N$, and Overflow is set. (Also true for <u>any</u> N.)
 - 7. Divide clears C (as if by $^{\alpha}LDC$ {O}) and sets D (as if by $^{\alpha}LDD$ T_j).
 - 8. The contents of the memory register go into E, as usual.
 - 9. See also note on page 3-61.

EVHILI	mb. (bomidard 1 ii	emory - chart (-2.)		DIA (32)
NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENTS
1.	DIV Tj	T _j	[AB] + $[T_j]$ => A Remainder => B + O => C $[T_j]$ => D $[T_j]$ => E	Overflow, if any, sets $Z_{l_{\downarrow}}$.
2.	¹ DIV ^T j	T _j	$R[AB] + R[T_j] => R(A)$ $Remainder => R(B)$ $+ O => R(C)$ $R[T_j] => R(D)$ $[T_j] => E$	left half of the arith- metic unit is unchanged.
3.	³ LDA (000) ³ LDB (052) ³ DIV (5)	T _J	004 => q1(A) 001 => q1(B) 000 => q1(C) 005 => q1(D) 005 => E 0 => Z ₁	The numerator is actually half of 000052 since the lowest order bit of B is not part of it. In decimal, we have 21 + 5 or 4 with a remainder of +1.
4.	6 LDA (-0,) 6 LDB {725,} 6 DIV { -5,}	T _j	+4 => q1(A) -1 => q1(B) +0 => q1(C) -5 => q1(D) (-5,) => E 0 => Z ₁	Note that [A] is minus zero. The numerator is therefore -21 (decimal). If [A] were +0, the numerator would be $\frac{+725}{2}$ (8) or 234 (decimal).

α	α _{[T_j] ==> A}
TLY T	count of ones + [SqD] ==> SqD

TLY (TALLY) loads A (as does LDA). Then the count of ones is added to the sign quarter of D. The rest of D is not affected. The sign digit is counted also if it is a "one". The E register is set, as usual, to $[T_1]$.

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENTS
1.	TLY T _j	T _j	[T _j] => A n+q4[D] => q4D [T _j] => E	"n" is the number of ones in [T _j]. The addition is regular 9-bi ring addition with no overflow detection.
2.	TLY (+0)	(+0)	+ 0 => A + 0 => E	The D register is not changed
3.	^l TLY (-0)	(-0)	- 0 => R(A) 18+q2[D] => q2D - 0 => E	The left half of A is not changed. Only the sign quarter (No. 2) of D is affected.

Note: When a 27-9 subword form is used, the Arithmetic Step Counter is set for the 27-bit word, if it is active. This results in too many steps for the 9-bit word if it is active also. (This is true for MUL, DIV, NOA, NAB, and TLY.) Normal use of this subword form is for floating numbers of the form $N = x \cdot 2^y$. (27 bits for "x," 9 for "y"). Since different operations are performed on the two syllables, both subwords will not be active at the same time.

3-3 OPERATION CODE CHART (Wesley A. Clark).

3-3.1 Number Systems

Let S be a binary number of length λ

3 number ranges are commonly used:

- 1) Positive Integers (e.g., r, P, Q) $0 \le S \le 2^{\lambda} - 1$
- 2) Signed Integers (e.g., X_j) $-(2^{\lambda-1}-1) \le S \le +(2^{\lambda-1}-1)$
- 3) Signed Fractions (e.g., A in MUL, DIV)

$$-(1-2^{-(\lambda-1)}) \le s \le +(1-2^{-(\lambda-1)})$$

 $\frac{\text{Negative}}{\text{number.}} \xrightarrow{\text{number represented by "Ones Complement"}} \text{of corresponding positive } \\ \frac{1 \to 0}{0 \to 1} \xrightarrow{\overline{S}} \text{ (complement of S).}$

Two representations of number zero $0 = 00 \dots 0$ $\overline{0} = 11 \dots 1$ λ bits in length

Reduction Modulo µ

For positive integer S $~0 \leq$ S < 2 μ

$$\label{eq:smod} S \quad \text{mod} \mu \, = \, \left\{ \begin{array}{ll} S & \quad \text{if} \quad S \, < \, \, \mu \\ \\ S \, - \, \mu & \quad \text{if} \quad S \, \geq \, \, \mu \end{array} \right.$$

Example: $6 \mod 7 = 6$, $8 \mod 7 = 1$

3-3.2 Glossary of Terms

- h Hold bit
- c Configuration
- i Instruction
- .1 Index
- r effective address
- W_ memory operand
- W_* Permuted Memory Operand
- W_{rj} Memory operand (indexed)

Wri* Permuted Indexed Memory Operand

r,r⊕X, Operand addresses

D' Leftmost (sign) quarter of D

(Wri*)' Leftmost (sign) quarter of permuted indexed memory operand

G Group c

	M-100-100-100-100-100-100-100-100-100-10		EXAMPLE 1	EXAMPLE 2
S, T	λ-bit binary numbers	s	010 011 101	111 011 010
ŝ	Complement of S (sign bit complemented)	s	101 100 010	000 100 101
< S >	Inversion of S	< S >	110 011 101	011 011 010
RS	Positive (counterclockwise; left) unit rotation of S	RS	100 111 010	110 110 101
R ^{-l} s	Negative (clockwise; right) unit rotation of S	R ^{−1} S	101 001 110	011 101 101
2 x S	Unit positive scaling of S (S scaled up by one)	2 x S	000 111 010	110 110 101
2 ⁻¹ x S	Unit negative scaling of S (S scaled down by one) (scaling is rotation without change of sign bit)	2 ⁻¹ x S	001 001 110	111 101 101
n(S)	Normalizer of S (S signed fraction) $\frac{1}{2} \le 2^{n(S)} \times S < 1$ Note: $n(0) = n(0) = \lambda -1$. (Used as 9-bit number.)	n(S)	0	2
τ(S)	Tally of S (number of ones in S) (used as 9-bit number.)	τ(S)	5	6
		T	011 010 011	011 010 011
S A T	S and T for each bit	SA T	010 010 001	011 010 010
SVT	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	SV T	011 011 111	111 011 011
S Ø T	S or T but not both	s ⊘ T	001 001 110	100 001 001
SOT	λ-bit binary ring sum of S and T Note: S $⊕$ S $≡$ 0	⊕	101 110 000	010 101 110
SOT	λ -bit binary ring difference = $(\overline{S} \oplus T)$	s 9 T	111 001 001	100 000 111

Enclosed expression	applies to	each active	quarter of	operand	
Enclosed expression	applies to	each active	subword of	operand	

A blank box indicates that no change is made.

	_		INSTRUCTIO	N EX	ECUTIO	ON TA	BLE.	Insta	UCT100.= {	h, e,	1,4,4}		(ENTRIES ARE	CARNES	ES IN TERMS	OF INITIAL Y	ALUE)
COVER SMIK	i	4440	NAME	-	P _a	Q	X,	Π	W		= Wax	77		В	C	D		Ε
MEN CYTES)	21	SPF	SPECIPY FORM	-	<u>'</u> @	 		74	T W.	1	Wa.	-				D	D	
0	22		SPECIFY SHOUPE		Pel	AGX;	 	<u> </u>	 		<u> </u>	1	 		<u> </u>	 	├	
1.2	31	FLF	FILE FORM		' ' '	1			ļ	F.C								•
	24	FL6	LOAD A	 	 	 	 	├		G.		╀	145	ļ	 	 	├	
0	25	LDB	LGAD B		1	1			<u> </u>					W		<u> </u>	 	
	26 27	LDC	LOAD C		Ì	1									W.			
	30	STA	STORE A		ł			 	 	 		┵	 	 	ļ		W	
	35	STB	STORE B		İ						-			 	ļ	 	┼─	
1.2	36	STC	STORE C				<u> </u>				C							
	_	STD	STORE B EXCHANGE A	G	ł			 	 	├	D	}	wa.		 	 		
2.4		INS	INSERT					 	 	 	(BAA)	-				 	├	,
	-	ITA	INTERSECT A	ļ	ŀ		ļ	<u> </u>		-	v(844G)	├		}			<u> </u>	
	42	UHA	UHITE A				 	 	 	-		┢	ATIE			 	-	
0	65	DSA	MSTIMBUISH A		1								AOW		MA WEITE			
	_	AD0	ADD SUBTRACT	ļ				 	ļ			(3)	AOWS		Anwy		W.	,
15 11 8 5	*	MUL	MULTIPLY ()			_	 	<u> </u>	 	-	 	-	A S HS	W.	A - Well	}		
73 55 37 16	75	317	DIVIDE O	Ø	P+1	AGX	 		1				(10/10)	(40/60)		<u> </u>	1	1
	_	CYA	CACE Y] .			1			۲	PONG) A		 	<u> </u>	1	⊕
(4x)/g	62	CAB	CYCLE AB					T	T			厂	AV.)'AB		1	[
(w, 1) < 9	61	CYB	CAGIE B				 		1	 		T	 	A(M.).	 	i		Ī
	-	SCA	SCALE A	2(A)=0		1	l	†	 	 	 	T	E(-43); A		 	1		
				1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			 	 	 	1	<u> </u>	1	2 ^{(+(,)} ,(A)		 	1 .		
71/3				2(4)=1			<u> </u>	-	 	1		ĺ	2 hC1 (5A)		<u> </u>	ō		
	72	SAD	SCALE AB	Z(A)=0				-	 	 		0	والالم			ł		
7<9 40				2(4)-1		1		┢─	 	╁		ł		- (AB)	 		•	
				(40)'>0			 	├	 	-		l	(40)	*(AB) **(2**-AB)		ł	W.	
	71	308	SCALE B	(4 <u>43)</u> '40				├	 	-		├-	2.3.	2(M,), B	ļ		,	
		MOA	HORMALIEE A	Z(A)+0				┝┈	 	├		-	2 · (N). A	5,4. P	<u> </u>			
-/	"			2(4-1				-	 			1			ļ	(Wif) Om(A)		
75	"	HAB	MANALIZE AS	Z().0						-		0	(g-1.A)	<u> </u>		(M2) 0 1		
	"						ļ	<u> </u>	 			l). AB	ļ	(W,T) 'Om(As)		
12962			TALLY Ø	Z(4)-1			<u> </u>	 	<u> </u>			┞	(2-1-	AB>		(W,*)'&1		
LEINIOIS!	$\tilde{}$		TALLY Ø					 				 	N.			D' & < (40)		
1 1				c<4	P+1		0 A 1 -A	l										_
3.6	12	SKX RFX	SKIP ON ENDEX				2 XJOA	1	ł									•
		(12.73			P+Z		3 XI GA	1				i						
 	56		PERMUTE				4-7 🕖	<u> </u>	ļ			L						
2.0			COMPLEMENT	4. • 17 ⊙				_		*					<u> </u>			@
0			LOAD E							, va						·		WS
			STORE E		F*'	∧6Xj					E.							
		SED	INTERSECT E	e ** 1.22				-	 	╁┷┤		-		<u> </u>			\vdash	EAWA
_			E DIFFERS		P+2				 	\vdash		H						
2.0	17	SEM	SKIP - MARE	•	0	٨		0	<u> </u>							h	\vdash	•
	T																	
	-		•	-	•	-	-	٠		·	•	٠	-	-	-	-		-
	11	RSX	ABSET X				(W,°)	 	 	 		Н			 		-	
			DEPOSIT X						$S_{\phi}(X_{j})X_{j}$									_
			X THEMBUA		P+I	^	(W*)	<u> </u>	5.(X1)X1			L				ļ <u></u> -	Ш	•
3.2	-+		X THIMOUR				X 0 (X,) (3		We (NE)			\vdash		<u> </u>	 	 		
		=	-			-			· // - // - //		-							-
	06	JPX	JUMP die Pasitive X	X; < 0	P+1		0											
3.2	07	JHX		X; <0	۸.		₹⊕Xi											(E^{2i}) : (E^{7i}) :
				XIDO	Pel					\vdash		 			 	ļ	\vdash	P+1
]	46	JPA	JUMP OH	<u>~~</u>	P+1													
1.6	•7	JNA	A SVITIGOR	~~ » » » » » » » » » » » » » » » » » »	AGX;]								9+1
1.0	"	3774	MEGATIVE A	240			·		<u> </u>			\vdash			 			-
	44	704	Jump on	Z(A)*1	Ρ .							_			 		$\vdash \vdash$	- i-
├	_		SVERFLOW .	P(A)-1	10 X1													P+1
1.2	0.2	JHP BAC		C 044	16 X/		(P)			[]								(A)
	57	TSD	TRANSFER	ABADY TO	P					$\vdash \vdash \vdash$		-						<u> </u>
1.6	- [PATA	40007	P+1	A 6X;			1	0	ල						$\vdash \vdash \vdash$	•
							L			۳	(9)							√

3-3.3 Notes on the coding chart

- 1. In all expressions P + 1, P + 2, sums are reduced modulo 2^{18} . (777777 + 1) mod $2^{18} = 0$.
- For SFF and FLF only quarter one of W_{rj} is used. SPG and FLG use all four quarters. F memory addressing is counted modulo 37₈ (e.g., 36, 37, 0, 1...)
- 3. If $r \oplus X_1 = 377604$ (address of A reg.) then EXA has same effect as STA.
- 4. Final value of $W_Q ==> (Q = r, r \oplus X_1)$.
- 5. ADD, SUB overflow conditions:

If
$$A \oplus W = A + W$$
 Then $O ==> Z(A)$

If
$$A \oplus W \neq A + W$$
 Then $1 \Longrightarrow Z(A)$

$$Z(A_{43}) \equiv Z(A_{42}) \equiv Z(A_{41}) \equiv Z(A_{4}) = Z_{4}$$

$$Z(A_{3}) = Z_{3}$$

$$Z(A_{21}) \equiv Z(A_{2}) = Z_{2}$$

$$Z(A_{3}) = Z_{3}$$

6. DIV Conditions:


CONDITIONS		Z(A)	A	В
les v1 / a	$ W_{r,i}^* > AB $	0	QUOT	REM
W _{rj} * ≠ 0	$ W_{r,j}^* > AB $ $ W_{r,j}^* \leq AB $	1	JUNK	JUNK
	AB = 0	1	Ā	
W _{rj} * = 0	[AB] ≠ O	T	Ā ⊗ W _{rj} *	R ⁻¹ B

Sign of normal remainder = sign of dividend (AB). JUNK is recoverable if $|A| < 2 |W_{ri}^*|$.

- 7. Exceptions in MUL, DIV, NOA, NAB, TLY:

 Expressions listed are not correct for quarter (subword) 1 of A, B, and D'

 if a 27, 9 subword is chosen, and if quarter 1 is active.
- 8. CYCLE, SCALE, and NORMALIZE instructions begin, in effect, with LDD.
- 9. PMT, COM consist of 3 consecutive steps:




10. SKM variations:

j	Mr.q.b : selected bit
q mod 4 b	Mr.q.10(dec) = mr
1 3.613.513.413.313.213.1	Mr.q.ll(dec) = pr
q = quarter; b = bit	$_{r.q.12(dec)}^{M} = parity(M_{r})$

		CON	DITI	ONS			ACTIONS
FUNCTION			С			м	(SKIP, Then MAKE,
	4.8	4.7	4.6	4.5	4.4	M _{r.q.b}	Then CYCLE)
	0	0.	· -	-	_	_	P + 1 ==> P
SKIP	0	1	-	-	_	-	P + 2 ==> P
SKIP on	1	0	_	_	_	0	P + 2 ==> P
ZERO						1	P + 1 ==> P
SKIP on	1	1	_	_	-	0	P + 1 ==> P
ONE						1	P + 2 ==> P
-	-		-	0	0	_	
COMPLEMENT	-	-	-	0	1	•	- M _{r.q.b} ==> M _{r.q.b}
MAKE ZERO	-	-	-	1	0	-	0 ==> M _{r.q.b}
MAKE ONE	-	-	-	1	1	-	l ==> M r.q.b
	-	_	0	_	-	-	-
CYCLE	-	-	1	-	-	-	$R^{-1} W_r ==> W_r$


- 11. $S_G(X_j)$ is 18-bit number 00 ... 0 or 11 ... 1 according as sign bit of X_j is 0 or 1.
- 12. ADX , AUX consist of sequence of steps:



13. \underline{c} is 18-bit signed integer expansion of c. (0 \leq c \leq 37; -17 \leq \underline{c} \leq + 17)

14. JMP, BRC variations:

			С			
FUNCTION	a 4.8	4.7	4.6	4.5	4.4	ACTION
JUMP	•	1	-	-	0	r ==> P
BRANCH	•	1	•	•	1	r # X _j ==> P
	•	•	1	0	-	
SAVE	-	-		1	•	P + 1 ==> X _j
-	-	•	0	-	- .	-
P + 1 => E	•	1	1	•	-	P + 1 ==> E ₂₁
	-	0	•	•	•	-
Q ==> E	-	1	-	1		Q ==> E ₁₄₃
-	0	-	-	-	_	-
DISMISS	1.	-	-	-	-	if h = 0, 0 => ϕ_{L}



CHAPTER 3

INDEX