

SOFTWARE

601 ASSEMBLER MANUAL

MORAWIZ BATA ES ENDES DESE





601 ASSEMBLER MANUAL

EDITION 1

ORPORATE HEADQUARTERS UTICA, NEW YORK 13503

*Trademark of Mohawk Data Sciences Corp., Utica, N.Y., Mohawk Data Sciences--Canada, Ltd. Registered User. Form No. PM-2625-1073 © 1973 Mohawk Data Sciences Corp. Printed in U.S.A.

	REVI	ISION PAGE	
EDITION/ ADDENDUM NUMBER	NUMBER OF PAGES AFFECTED	FORM NUMBER AND DATE	SOFTWARE LEVEL SUPPORTED
EDITION 1		PM-2625-1073	
		· ii	

This manual describes the basic instruction repertoire, format, and detailed information for programming the 601 Microprocessor in machine code and assembly language.

Section I describes the I, S, and R registers and the paging system. Section II discusses the three different language levels: machine code, symbolic notation, and assembly language. Section III explains each assembly language statement, its machine code equivalent, and other information necessary for using the particular statement. Section IV contains the operating procedure.

TABLE OF CONTENTS

			PAGE
SECTION	I.	REGISTERS	1-1
		PAGING	1-4
SECTION	II.	LANGUAGE LEVELS	2-1
		LABEL FIELD	2-3 2-4 2-4 2-5 2-6
			2-0
SECTION	III.	ASSEI1BLY LANGUAGE STATEI1ENTS	3-1
		EJECT Statement	3-2 3-3 3-4 5-5 3-6 3-7 3-8 3-9 3-11 3-13 3-15 3-17 3-21 3-23 3-25 3-27 3-28 3-27 3-29 3-25 3-27 3-28 3-27 3-28 3-27 3-28 3-27 3-28 3-27 3-28 3-27 3-28 3-27 3-28 3-27 3-28 3-27 3-28 3-27 3-28 3-27 3-28 3-27 3-28 3-27 3-28 3-27 3-28 3-27 3-32 3-34 3-36 3-42 3-46 3-52
SECTION	IV.	OPERATING PROCEDURE	4-1
		OPERATING PROCEDURE	4-1

SECTION I

REGISTERS

The 601 Microprocessor is a functionally complete, high-performance module of the MDS 600 Series. This microprocessor uses the following registers:

- 16-bit instruction (I) register
- 16 eight-bit scratch (S) registers
- 16 eight-bit R registers

The 16-bit instruction (I) register holds the microinstruction during the instruction execution time. The least significant bits of the register contain the literal operands for instructions that use literal operands.

The 16 eight-bit scratch (S) registers (labeled SO through $S17_8$) may contain the operands for the arithmetic and logical operations. The S registers may be referenced both as a source and as a destination. The SO register becomes a dedicated register during the execution of a G statement. At all other times, the SO register is not dedicated.

The 16 eight-bit R registers (labeled RO through R17₈) also may contain the operands for the arithmetic and logical operations. In addition, the R registers have the following individual functions and limitations:

RO (A Register)

A general-purpose register that can be referenced both as a source and as a destination. As a secondary function, its contents are used in a G statement to jump across a page boundary.

R1 (C Register)

A condition register used for sensing conditions during execution of certain instructions. In addition, certain bits can signal the occurrence of certain external events, as shown below:

Bit <u>Position</u>	Bit Name	Use
0	LINK	The LINK bit is set by a carryout
		of the adder from a previous
	1-1	arithmetic operation.

Bit Position	Bit Name	Use
. 1	SIGN	The SIGN bit is generally used to store the sign of one of the oper- ands of a previous arithmetic operation.
2	POS	 The POSITIVE bit is set when bit 7 of the result of an arithmetic or logical operation is Ø.
3	ZERO	The ZERO bit is set when the result of an arithmetic operation is \emptyset .
4	OVRFLW	The OVERFLOW bit is set when an arithmetic operation which could conceivably generate an overflow condition is performed.
5	PARITY	The PARITY ERROR bit is set when the R-register selected to the R bus appears to have erroneous parity. The parity may be odd or even.
6 7	EXT1 EXT2	The EXTERNAL CONDITION #1 and EXTERNAL CONDITION #2 bits are set by logic outside the microprocessor; their meaning and use are determined by the nature of their source. If these bits are not in use, they are set to 1.

Note that the C register has two types of inputs. It can be used as a normal destination when referenced by its R name, R1. Or the bits can be set by the conditions listed above. If both situations occur simultaneously, the C register is used as a destination and the condition bits are suppressed.

The C register can also be referenced as a normal source, in which case the value of the C register (used as an operand) is the value before any bits are changed due to condition inputs from the current operation.

R2 (X Register) A general-purpose register that can be referenced both as a source and as a destination. The X register bits are brought off of the microprocessor and can be used as output discrete bits to control other modules of the system.

R3 (Y Register) A general-purpose register that can be referenced both as a source and as a destination. As a secondary function, its bits are available to modules outside the microprocessor and they can be used as output discrete bits to control other system components.

R4 (PU Register) The four most significant bits of the P register. Can be referenced both as a source and as a destination. If it is referenced as a source, the actual reference is a value of zero.

> The eight least significant bits of the P register. Can be referenced both as a source and as a destination. If it is referenced as a source, the actual reference is a value of zero.

The P register (R4 and R5) holds the address of a microinstruction during its access from program memory. Before each instruction access, the P register is incremented by 1.

These registers are external to the microprocessor and reside in the adaptors of those modules that must communicate with the microprocessor. The R6 through R17 external registers are enabled by the data contained in the X and Y registers. Register numbers R6 through R17 may be duplicated within the same system, but each register that is enabled will have a unique number in the X and Y register. For example, a system may have three R13 registers on three different modules, but

R5 (PL Register)

R6 through R17 (External Registers) only one R13 register can be enabled at one time to communicate with the processor. The functional characteristics of these R registers depend on the nature of the modules or devices of which they are a part. Each portion of a module or assembly that must be able to communicate directly with the microprocessor is assigned an R-register address from 6 through 17_8 .

PAGING

The 601 Nicroprocessor divides its memory into pages. Each page has 377₈ bytes of memory, as follows:

Page	Bytes	_
1	000-000 through	000-377
2	001-000 through	001-377
3	002-000 through	002-377
•	•	e
٠	. •	•
•	•	•
•	6	Ģ

The G statement can jump across a page boundary. The GD and GND statements must remain within their original boundaries.

SECTION II

LANGUAGE LEVELS

The three levels at which a user can interface with the 601 llicroprocessor are:

- Machine Code
- Symbolic Notation
- Assembly Language

An example of the same instruction in the three language levels is:

230042Machine Code: Tri-octal $S2 + R3 \rightarrow R$ Symbolic NotationLABEL ADD S2,R3,RAssembly Language

In machine code, the 16-bit instructions (may be written as 6 tri-octal digits) can be divided into two major divisions: literal and non-literal. The format of these instructions is:



Literal Instruction

15 14 11 10 9 76 5 4 8 3 0 fċ D R fc S 1 С 12) 121

Non-Literal Instruction

The symbols used in these instructions are explained below:

- D = destination (Bits 4-5 of Non-Literal): Specifies the location where the result of the operation is to be stored:
 - 00 result to PU, A (RO) to PL
 - 01 result to specified S register
 - 10 result to specified R register
 - 11 result to both the specified S and R registers
- c = Setting of C register (Bit 8 in arithmetic and logical statements): Determines whether this statement will affect the C register.
 - c = 0 Execution of this statement will set the bits of the C register.
 - c = 1 C register is not affected.
- fc = function code (Bits 8-10 of Literal, Bits 6-10 of Non-Literal, except
 for bit 8 of arithmetic and logical statements, as described above):

Specifies the operation of the statement.

The second level, symbolic notation, uses the following symbols:

plus ÷

minus 🍃

- result stored at
- 🖌 👘 Logical OR
- Eogical Exclusive OR
- Logical AND

S_N number of S register

- R_N number of R register
- D destination
- ā 1's complement of a

C_N bit number of the C register

- Inh C inhibit C register
 - RS right shift
 - LS left shift
 - LK link bit

The highest level, the assembly language, is a symbolic programming language that makes programming easier and faster by allowing the programmer to use mnemonic representation for function codes, registers, and addresses.

The basic unit of a source program coded in the assembly language is the statement. A statement occupies one line on the programming coding form and, in most cases, represents one instruction. Each statement consists of a string of characters, grouped into fields:

- label field (usually optional)
- operator field (op code)
- operand field
- comment field (optional)

Statements are entered on the coding form in a relatively fixed format, with certain fields required to start in specific column positions:



The label field must start in column 1, the op code field in column 10, and the operand field in column 16. Comments, if any, must be separated from the last perand by at least one space. Operands within the operand field are separated by a comma.

LABEL FIELD

A label uniquely identifies a statement or value so that it can be referenced by other statements. The label is optional; except for the EQU statement which requires a label, and the END statement which cannot have a label.

The label contains from two to six alphanumeric characters, the first of which must be an alphabetic character. The assembler automatically defines certain labels, such as the S and R register names, destination codes, designator names, and commonly used literals. The following labels are defined by the assembler and must not be redefined by the user. Note that assembler-defined labels may be only one character, but user-defined labels must be 2-6 characters.

Assembler-Defined Label	Octal value of label
RO through R17 ₈	0 through 17 ₈
SO through S17 ₈	0 through 17 ₈
A	0
C .	1
X	2

2-3

Assembler-Defined Label	Octal value of label
Y	3
PU	4
PL	5
LINK	0
SIGN	1
POS	2
ZERO	3
OVRFLW	4
PARITY	5
EXT1	6
EXT2	7
Ρ	00
R	10
S	01
RS	11
SPACE	100
NULL	000

A label on an assembly language statement has the value of the memory address at which the statement is stored. The programmer may also define a label with the EQU statement.

OPERATOR FIELD

The operator field may contain one of the 24 mnemonics or one of the six assembler directive mnemonics. The operator field defines how the other fields are to be interpreted and what absolute coding (if any) is to result. The individual mnemonics are explained in Section III.

OPERAND FIELD

The operand field has from 0 through 4 operands separated by commas. Spaces are not allowed in the operand field. See Section III for the correct order and type of operand for each statement. The following symbols may be used in the operand field:

 S_N = number of S register, where N is an octal digit from 0 through 17, or a label that has been EQUated to an S register name.

- R_{ij} = number of R register, where N is an octal digit from 0 through 17, or a label that has been EQUated to an R register hame.
- D = destination: location where the result of the operation is to be stored:
 - P result to PU, A (RO) to PL
 - S result to specified S register
 - **R** result to specified R register
 - RS result to specified S and R registers

L = literal value: An 8-bit value that is to be defined as part of the instruction. A literal may be coded as an octal value (000 through 377) or as a label that has been EQUated to an octal value. If a label is EQUated to a 16-bit value, an asterisk indicates whether the literal value is to be taken from the high-order or low-order 8 bits of the label's 16-bit value.

An asterisk preceding the label indicates that the high-order bits of the literal are to be used; a label without an asterisk indicates the low-order bits.

SC = Statement will not affect the S register.

il = number or name of C-register designator bit:

Name	Number
LINK	0
SIGN	1
POS	2
ZERO	3
OVRFLW	4
PARITY	5
EXT1	6
EXT2	7

COMMENT FIELD

The Comment field must be separated from the last operand by one or more spaces. The field may extend to column 71. This field is included for documentation only and is ignored by the assembler. A comment statement, identified by an asterisk (*) column 1, can be used to insert longer comments into a program. In a comment fatement, all characters in positions 2 through 71 are treated as comments.

Coding of Assembly Language Statements

Creating a program requires three steps:

- coding the instructions on a standard coding form,
- transferring the instructions to punched cards or tape for input to the assembler, and
- entering the program into the assembler for translation into machine code.

The assembler produces the object code on magnetic tape or punched cards and also generates an assembly listing showing the source language input, and the generated machine language code (in tri-octal). The assembler also prints one of the following error flags beside each statement in which a syntax error is found:

- M Multiple labels: two labels have the same spelling.
- 0 Operand error: illegal character in the operand field.
- U Undefined label: label in an operand has not been defined.
- L Label error: label in an operand has not been defined as an S or R register, although the statement format requires an S or R register.
- I Illegal instruction: instruction mnemonic is spelled incorrectly.
- F Format error: format of the statement is in error.
- P Jump error: short jump (GD or GND) crosses a page boundary.

The assembly program itself is coded in 2400 Assembly Language.

2-6

SECTION, III

ASSEMBLY LANGUAGE STATEMENTS

This section explains each assembly language statement, including the following information:

<u>Purpose</u>: What the statement is intended to accomplish. The symbolic notation is also included.

<u>Format</u>: The format of the machine code and assembly language, including a brief description of the operands.

Notes: Any additional information pertaining to the statement.

C Register: How the statement affects the C register.

AND/OR Operation: A simple table illustrating the AND or OP operation.

Example: A typical example that illustrates the statement's use.

The statements are presented in two groups: Assembler Directive statements and Assembler statements. Each group is in alphabetical order.

<u>Purpose</u>: To start a new page on the assembly listing. This statement may precede the START statement.

Format: Machine Code: None

Assembly Language: EJECT

Note:

1. This statement has no label and no operand.

2. This statement will not appear in the listing.

Example:

• EJECT **START 4000** EJECT

<u>Purpose</u>: To specify the end of the source program.

Format:

Machine Code: None

: END

Assembly Language: END

Note:

The END statement must be the last statement in a source program. Only one END statement can appear in each source program. The END statement does not require a label or an operand. If either is specified, the Assembler ignores it.

Example:

Purpose:	To equate a lab	oel to a	a numeri	C	value or to another label.
<u>Format</u> :	Machine Code: Assembly Langua	None ige: la	abel	EQI	U value label
	label (in	name 1	field)	8	required label
			value	99	tri-octal value
	label (in op	perand t	field)	=	Assembler-assigned label, such as an R or S register, or a user-assigned label that was previously defined
Example: -	VAL1	EQU	10		
	ADDRA	EQU	5377		
	QUOT DIVISR DIVDND ANSW	EQU EQU EQU EQU	S1 S2 S3 DIVDND		

3-4

G Statement (Go)

<u>Purpose</u>: To perform an unconditional long jump, that is, across a page boundary.

Format:

Assembly Language: label G label

label (in name field) = optional label

label (in operand field) = value of the loca-

tion to which the program jumps. This label is used in the three statements explained in the note below.

vote:

The G statement is a macro instruction that generates the following three assembly language statements:

		(A)	"What's here	10	Res	0
mover	ML	label,RÖ			Q	
uryser .	ML	*label,SO	Pcou,	c.C	-	
contents	М	S0,,P		- L.		•
	t	2				

The M and ML statements are explained on pages 3-19 and 3-27.

Example:

DGS2

NOP Statement (No Operation)

<u>Purpose</u>: To create a memory gap of two bytes with zero fill.

NOP

Machine Code: 0 0 0 0 0 Format: 0 0 0 0 0 0 0 0 0 Assembly Language: NOP

Notes:

1. This statement has no label and no operand.

2. In effect, this statement is equivalent to an ORL statement with a literal zero and the RO register as operands. At execution time, an inclusive OR of the literal zero and the contents of the RO register is performed and the result is stored at RO.

<u>C Register:</u>

The C register is not affected by this statement.

Example:

<u>Purpose</u>: - To specify the starting address in core memory for the instructions which follow.

Format:

Machine Code: None

Assembly Language: label START address

label = optional label

Note:

The first statement of a source program must be a START statement. Multiple START statements are allowed in a program. A START statement resets the program counter to the value of the address operand, therefore allowing the programmer to start routines at particular locations within program memory.

Example:

RTE1 START 3251 START 4000

TITLE Statement

To set up a descriptive title which will be printed as the first Purpose: line of each page of the listing.

Machine Code: None

Assembly Language: TITLE 'text'

> text = 1-40 characters, enclosed in apostrophes, printed as the first line of each page.

Note:

Format:

The TITLE statement is printed on the source code listing as a comment record (an asterisk followed by the text).

Example:

TITLE '601 ASSEMBLER PROGRAM'

<u>Purpose</u>: To add (in binary) the values of the specified S and R registers plus any carry from a previous operation, and to store the result in the location specified by D. $S_N+R_N+LINK \rightarrow D$

Format:

Machine Code:	1	R		0	0	с	0	1	D		S	
Assembly Languag	e:	label	ADC S	N , R	N,D	,sc						
•		label	= opt	ion	al	lab	el					
		s _N	= num	ber	of	S	reg	ist	er			
		R _N	= num	ber	of	R	reg	ist	er	-		
		D .	= des	tina	ati	on:	S	, R	, RS,	or P		
•		SC	= opt	ion	al:	i a	f u ffe	sed cte	,Cre d by t	egiste this o	er no opera	t tio

<u>C Register:</u>

If the destination (D) is not the C register and the SC operand is omitted, the designator bits in the C register are set as follows:

- LINK: set only if this instruction generated a carry-out from the adder.
- SIGN: Set only the initial contents of the R register were positive.
- POS: set only if bit 7 of the result is \emptyset .
- ZERO: set only if the result is Ø.
- OVRFLW: set only if the signs of the initial contents of the S and R registers were alike and the signs of the result and the initial contents of R are unlike.
- PARITY: The nine bits (8 data and 1 parity) from the specified R register are checked for parity (the parity bit is 0 if it is not implemented on an addressed register, such as R0, R1, R2, R3, R4, and R5):
 - If 9 bits have even number of 1's, PARITY bit is set.

- If 9 bits have odd number of 1's, PARITY bit is cleared.
- EXT1 and EXT2: set only if a related external condition is present in the interfacing hardware.

Example:

LAB1 ADC S2,R7,S ADC S7,X,R,SC <u>Purpose</u>: To add (in binary) the values of the specified S and R registers and to store the result in the location specified by D. $S_{IJ}+R_{IJ} \rightarrow D$

Format:	Machine Code:	1	R	0	0	с	0	0	D.	S
	Assembly Language:	label	ADD S _N ,R	₩,D	,SC					
	· ·	label	= option	al .	lab	el				
		SN	= number	of	S	reg	ist	er		
•.		R _N	= number	of	R	reg	ist	er		-
	· · · ·	D	= destin	atio	on:	R	, s	, RS	S, or	Ρ
		SC	= option	al:	C Þ	re y t	gis his	ter ope	not a eratio	ffected
	•									· ·

<u>C</u> Register:

If the destination (D) is not the C register and the SC operand is omitted, the designator bits in the C register are set as follows:

- LINK: set only if this instruction generated a carry-out from the adder.
- SIGN: set only if the initial contents of the R register were positive.
- POS: set only if bit 7 of the result is \mathcal{G} .
- ZERO: set only if the result is Ø.
- OVRFLW: set only if the signs of the initial contents of S and R registers were alike and the signs of the result and the initial contents of R are unlike.
- PARITY: The nine bits (8 data and 1 parity) from the specified R register are checked for parity (the parity bit is 0 if it is not implemented on an addressed register, such as R0, R1, R2, R3, R4, and R5):
 - If 9 bits have even number of 1's, PARITY bit is set.

- If 9 bits have odd number of 1's, PARITY bit is cleared.
- EXT1 and EXT2: set only if a related external condition is present in the interfacing hardware.

Example:

RTE3 ADD S1,R3,S,SC : ADD S5,R1,R <u>Purpose</u>: To perform a logical AND on the contents of the specified R and S registers and to store the result in the location specified by D. $S_N \frown R_N \rightarrow D$

<u>Format</u>:

Machine Code:	R		0	. c	1	0	D		S
Assembly Language:	label	AND	s _N ,	R ^N ,D	,SC				•
	label	= opt	ional	la	bel				
	S _N	= num	ber d	of S	reg	gist	er		
	R _N	= num	ber o	f R	reg	gist	er		
	D	= des	tinat	ion	: F	R, S	, RS,	or P	
• •	SC	= opt	ional	:	C re by 1	egis [.] this	ter no opera	t affe	ected

C Register:

If the destination (D) is not the C register and the SC operand is omitted, the designator bits in the C register are set as follows:

- LINK: unaffected.
- SIGN: unaffected.
- POS: set only if bit 7 of the result is Ø.
- ZERO: set only if the result is \emptyset .
- OVRFLW: always cleared.
- PARITY: The nine bits (8 data and 1 parity) from the specified R register are checked for parity (the parity bit is 0 if it is not implemented on an addressed register, such as R0, R1, R2, R3, R4, and R5):
 - If 9 bits have even number of 1's, PARITY bit is set.
 - If 9 bits have odd number of 1's, PARITY bit is cleared.

•	EXT1	and	EXT2:	set	t only	if	a	rela	ted	external	conditio	n
				is	preser	nt	in	the	inte	erfacing	hardware.	

Logical AND Operation:		1 1 0 0	
		<u>1010</u>	
. •		1000	
Example:	LOG1	AND :	S3,R2,RS
	STATUS	EQU	S2
		AND	STATUS,R2,S,SC
		AND	S3,R2,P,SC

.

Purpose:

To test a designator bit in the C register to determine whether the program is to branch to another address within the same memory page. The branch is made if the bit is set. $L \rightarrow R_5 C_N$

Format:

Machine Code: 0	0 N 0'1	1 L
Assembly Language:	label GD N,L	
	label = optional l	abel
	N = number or	name of C register desig-
	nator bit	to be tested:
· · · · ·	Bit	Name
	0	LINK
	1	SIGN
	2	POS
	3	ZERO
	4	OVRFLW
	5	PARITY -
	6	EXT1
	7	EXT2

- L
- = literal value or label equated to literal value: placed in P₁ if N is set. An asterisk preceding the label indicates that the high-order eight bits of the literal are to be used; a label without an asterisk indicates the low-order bits.

Note:

If the specified designator bit is set (=1), the literal value replaces the contents of the lower eight bits of the P register, and the next instruction executed is taken from this revised address.

If the specified designator bit is not set (=0), the next instruction executed is the one following the GD statement.

C Register:

The C register is not affected by this statement.



Purpose:	To test a designato	r bit '	in the C register	to determine whether					
•	the program is to b	ranch	to another addres	s within the same					
•	memory page. The b	ranch [.]	is made if the bi	t is <u>not</u> set.					
	$L \rightarrow R_5 \overline{C_N}$								
Format:	Machine Code: 0	1	N 0 1 1	Ľ					
	Assembly Language:	label	GND N,L						
	<pre>label = optional label</pre>								
	N = number or name of C-register desig-								
			nato r bit to b	e tested.					
			Bit	Name					
			0	LINK					
			1	SIGN					
			2	POS					
			3	ZERO					
		,	4	OVRFLW					
			5	PARITY					
	·		6	EXT1					
			7	EXT2					
		۱ <u>۲</u>	= literal value	or label equated to					
			literal value: not set. An a	placed in P ₁ if N is sterisk preceding the					
			label indicate	s that the high-order					
			eight bits of	the literal are to be					

Note:

If the specified designator bit is not set (=0), the literal value replaces the contents of the lower eight bits of the P register, and the next instruction executed is taken from this revised address.

used; a label without an asterisk

indicates the low-order bits.

If the specified designator bit is set (=1), the next instruction executed is the one following the GND statement.

The C register is not affected by this statement.



<u>C</u> Register:

.

Purpose:	To move the conten	its of the specified R or S register to the by $D = S \rightarrow D = R \rightarrow D$						
Format:	Machine Code: 1	R' 1'0'0'0'0 D' S'						
	1	$\begin{array}{c c} S_{N} \neq D \\ \hline R & 1 & 0 & 1 & 0 & 0 \\ \hline \end{array}$						
	Assembly Language:	label M S_N, R_N, D $S_N \neq D$ $R_N \neq D$						
		Label = optional label						
		S _N = number of S register						
	٤	R _N = number of R register						
		D = destination: R, S, RS, or P						
<u>Note</u> :	1. Operand 1 (S _N	or R _N) is moved to D.						
	2. Operand 2 (S_N or R_N) is required if:							
	• D = RS, or							
	• D is not t	he same type of register (S or R) as operand 1.						
	3. Operand 2 (S _N or R _N) is optional if:							
· .	• $D = P$, or							
	• D is the s	ame type of register (S or R) as operand 1.						
	4. Operand 2, when operand 1.	n used, must not be the same type (S or R) as						
<u>C Register</u> :	If the destination bits in the C regi	(D) is not the C register, the designator ster are set as follows:						
	• LINK: unc	hanged.						
	• SIGN: alwa	ays set.						
	• POS: set	only if bit 7 of the result is \emptyset .						
	 ZEKU: SET OVRFLW: a 	only it the result is Ø. Iways cleared.						

.

- PARITY: The nine bits (8 data and 1 parity) from the specified R register are checked for parity (the parity bit is Ø if it is not implemented on an addressed register, such as RO, R1, R2, R3, R4, and R5):
 - If 9 bits have even number of 1's, PARITY bit is set.
 - If 9 bits have odd number of 1's, PARITY bit is cleared.
- EXT1 and EXT2: set only if a related external condition is present in the interfacing hardware.

Example: Valid Statements:



Invalid Statements:



3-20

•

.

Purpose:	To take the ones complement of the specified R register and to move the result to the location specified by D. $R_N \rightarrow D$ InhC						
Format:	Machine Code: 1 R 01c11 D S						
	Assembly Language: label = optional label						
	R _N = number of R register						
	$S_{ti} = number of S register$						
	D = destination: R, S, RS, or P						
	SC = optional: If used, C register not affected by this operation						
Notes:	1. S_N is required if D = S or RS.						
	2. S_N is optional if $D = P$ or R .						
<u>C Register</u> :	 3. The MC statement can move values only from an R register; other move statements can move values from either an R or S register. If the destination (D) is not the C register and the SC operand is omitted, the designator bits in the C register are set as 						
	tollows:						
	LINK: unchanged.						
	• SIGN: unchanged.						
	• POS: set only if bit 7 of the result is \emptyset .						
	• ZERU: SET ONLY IT THE RESULT IS Ø. • OVRELW: set only if the initial contents of the R						
	register are positive.						
	• PARITY: The nine bits (8 data and 1 parity) from the						
	specified R register are checked for parity (the						
	parity bit is 0 if it is not implemented on an						
	addressed register, such as RO, R1, R2, R3, R4,						
	and R5):						
	bit is set.						
		٠	If 9 bits have odd number of 1's, PARITY bit is cleared.				
---	----------	-------	--				
0	EXT1 and	EXT2:	set only if a related external condition is present in the interfacing hardware.				
	COMPLM	MC	R6,S6,RS				
		MC	R6,,R,SC				

Example:

Purpose:

To move the contents of the specified S or R register minus a binary 1 to the location specified by D. $S_{II}-1 \rightarrow D$

 $R_{N} - 1 \rightarrow D$



<u>Notes:</u>

1. Operand 1 ($S_{i,i}$ or R_N) is moved to D.

2. Operand 2 is required if:

• D = RS, or

• D is not the same type of register (S or R) as operand 1.

3. Operand 2 is optional if:

• D = P, or

• D is the same type of register (S or R) as operand 1.

4. Operand 2, when used, must not be the same type (S or R) as operand 1.

C Register:

If the destination (D) is not the C register, the designator bits in the C register are set as follows:

- LINK: set only if this instruction generated a carry-out from the adder.
- SIGN: always cleared.

- POS: set only if bit 7 of the result is \emptyset .
- ZERO: set only if the result is Ø.
- OVRFLW: set only if the initial contents of the register name in operand 1 are negative and the sign of the result is positive.
- PARITY: The nine bits (8 data and 1 parity) from the specified R register are checked for parity (the parity bit is 0 if it is not implemented on an addressed register, such as RO, R1, R2, R3, R4, and R5):
 - If 9 bits have even number of 1's, PARITY bit is set.
 - If 9 bits have odd number of 1's, PARITY bit is cleared.
- EXT1 and EXT2: set only if a related external condition is present in the interfacing hardware.

SEC	MD :	\$1,R1,R
REG1	EQU	S3
REG2	EQU	R3
	MD	REG1,,S
	11D	REG2, R
	e 6	

Example:

HI Statement (Nove and Increment Register)

<u>Purpose</u>: To move the contents of the specified S or R register plus a binary 1 to the location specified by D. $S_{11}+1 \rightarrow D$

$$R_{N}^{+1} \rightarrow D$$

Format:	Machine Code: 1 R 10010 D S
· .	$S_{N}^{+1} \rightarrow D$
	1 R 10110 D S
	$R_{N}+1 \rightarrow D$
	Assembly Language: label MI S_N, R_N, D $S_N+1 \rightarrow D$
	label MI R _N ,S _N ,D R _N +1 → D
	<pre>label = optional label</pre>
	S _N = number of S register
	R _N = number of R register
	D = destination: S, R, RS, or P
ilotes:	1. Operand 1 (S _N or R_N) is moved to D.
•	2. Operand 2 is required if:
	• $D = RS$, or
•	• D is not the same type of register (S or R) as operand 1.
·	3. Operand 2 is optional if:
	• $D = P$, or
	• D is the same type of register (S or R) as operand 1.
	4. Operand 2, when used, must not be the same type (S or R) as
	operand 1.
<u>C</u> Register:	If the destination (D) is not the C register, the designator bits
	in the C register are set as follows:
	 LINK: set only if this instruction generated a carry-out

- from the adder.SIGN: always cleared.

- POS: set only if bit 7 of the result is Ø.
- ZERO: set only if the result is Ø.
- OVRFLW: set only if the initial contents of the register name in operand 1 are positive and the sign of the result is positive.
- The nine bits (8 data and 1 parity) from the • PARITY: specified R register are checked for parity (the parity bit is 0 if it is not implemented on an addressed register, such as RO, R1, R2, R3, R4, and R5):
 - If 9 bits have even number of 1's, PARITY bit is set.
 - If 9 bits have odd number of 1's, PARITY bit is cleared.
- EXT1 and EXT2: set only if a related external condition is present in the interfacing hardware.

Example:	SEC1	11I •	S1,R1,R
	REG1 REG2	EQU EQU	S3 R3
		MI MI	REG1,,S REG2,,R

E

Purpose:	To move a literal vector $L \rightarrow S_{ij}$ $L \rightarrow R_{ij}$	alue to the specified S or R register.
Format:	Machine Code: 0	\$ 0'0'1 ' L ' ' L
		$L \neq S_N$
	0	R 0 1 0 L
		$L \rightarrow R_N$
	Assembly Language:	label ML L, S_{11} L + S_{11}
	•	label I1L L, R_N L $\rightarrow R_N$
		label = optional label
		S _i = number of S register
		R _N = number of R register
		D = destination: S, R, RS, or P
		<pre>L = literal value or label equated to literal value. An asterisk preceding the label indicates that the high- order bits of the literal are to be used; a label without an asterisk indicates the low-order bits.</pre>
<u>C Register:</u>	The C register is n	ot affected by this statement.
Example:	HOV1 HL RES1 EQU	377,R5 342173
	11L 11L	*RES1,S3 RES1,R1

3-27

11L : NDL Statement (Logical AND Literal to R register)

To logically AND a literal value and the contents of the specified Purpose: R register, and to store the result in the specified R register. $L \cap R_N \rightarrow R_N$

Format:

Machine Code: 0 R 1 0 1 Assembly Language: NDL L,R_N label label = optional label = literal value or label equated to L literal value. An asterisk preceding the label indicates that the highorder eight bits of the literal are to be used; a label without an asterisk indicates the low-order bits. R_N = number of the R register C_Register: The C register is not affected by this statement. AND Operation: 1 1 0 0 1010 1000 Example: LABL EQU 152311 NDL LABL, R7 NDL *LABL,R1

• OR Statement (Inclusive OR)

Purpose:

To perform an inclusive OR on the contents of the specified S and R registers, and to store the result in the location specified by D. $S_N \bigcirc R_N \neq D$

Format:

Machine Code:	1	<u> </u>	•	0	l c	0 0	D	S	
Assembly Langua	ge:	label	OR	s _N ,F	₹ _N ,D	,SC			
		label	= op	tiona	al la	abel			
		s _N	= nu	mber	of	S regis	ter		
		R _N	= nu	mber	of	R regis	ter		
		D	= de	stina	tio	n: R,	S, RS,	or P	
		SC	= op	otiona	1:	If use affect	d, C ro ed by f	egister this ope	not ration.

C Register:

If the destination (D) is not the C register and the SC operand is omitted, the designator bits in the C register are set as follows:

- LINK: unchanged.
- SIGN: unchanged.
- POS: set only if bit 7 of the result is \emptyset .
- ZERO: set only if the result is Ø.
- OVRFLW: set only if the arithmetic sum of the contents of the specified S and R registers would cause an overflow.
- PARITY: The nine bits (8 data and 1 parity) from the specified R register are checked for parity (the parity bit is 0 if it is not implemented on an addressed register, such as RO, R1, R2, R3, R4, and R5):
 - If 9 bits have even number of 1's, PARITY bit is set.
 - If 9 bits have odd number of 1's, PARITY bit is cleared.

• EXT1 and EXT2: set only if a related external condition is present in the interfacing hardware.

Inclusive OR Operation		1	1 0 0	
		1	010	
		1	1 1 0	
Example:	NAM	OR	S2,R2,R	
		OR	\$4,R4,RS,SC	

ORL Statement (Logical OR Literal to R Register)

<u>Purpose</u>: To perform an inclusive OR of a literal value and contents of the specified R register, and to store the result in the specified R register. $L \cup R_N \rightarrow R_N$

Format: Machine Code: 0 R 000

Assembly Language: label ORL L, R_N

label = optional label

L = literal value or label equated to literal value. An asterisk preceding the label indicates that the highorder eight bits of the literal are to be used; a label without an asterisk indicates the low-order bits.

= number of the R register

<u>C</u> Register:

The C register is not affected by this statement.

R_N

Inclusive OR C	peration:		1100
			1010
			1 1 1 0
Example:	LIT	EQU	013225
	NAM HIJ	ORL ORL	*LIT,R4 LIT,R1
		•	

PC Statement (Propagate Carry)

1

Purpose: To propagate the carry from a previous operation (as stored in the LINK and SIGN designators) into the location specified by D.

Format:

llotes	:
the second s	

 $R_{N} \pm LINK \neq D$ $S_{N} \pm LINK \neq D$ Machine Code: 1 S R 1 0 0 1 1 D S_H=input R

R_N=input $S_{N} = input$ label PC S_N, R_N, D Assembly Language: R_N= input PC R_N,S_N,D label

0

D

label = optional label

= number of S register SN

R_N = number of R register

= destination: R, S, RS, or P

Operand 1 (S $_{\rm N}$ or $\rm R_{\rm N})$ specifies the input register. 1.

2. The PC statement permits the sign and carry out from a previous operation to be carried forward (to the left) in a multibyte increment or decrement operation. The operation performed is:

(operand 1) - 1 + LINK \rightarrow D (if SIGN bit = \emptyset)

or

D

(operand 1) + LINK \rightarrow D (if SIGN bit = 1)

Operand 2 (S_{II} or R_N) is required if: 3.

• D = RS, or

• D is not the same type of register (S or R) as operand 1. 4. Operand 2 (S_N or R_N) is optional if:

• D = P, or

• D is the same type of register (S or R) as operand 1.

5. Operand 2, when used, must not be the same type (S or R; as operand 1.

<u>C Register</u>: If the destination (D) is not the C register, the designator bits in the C register are set as follows:

- LINK: set only if this instruction generated a carry-out from the adder.
- SIGN: unchanged.
- POS: set only if bit 7 of the result is \emptyset .
- ZERO: set only if the result is \emptyset .
- OVRFLW: set only under the two following conditions:
 - The SIGN designator was set, operand 1 is positive, and the result is negative.
 - The SIGN designator was not set, operand 1 is negative, and the result is positive.
- PARITY: The nine bits (8 data and 1 parity) from the specified R register are checked for parity (the parity bit is 0 if it is not implemented on an addressed register, such as R0, R1, R2, R3, R4, and R5):
 - If 9 bits have even number of 1's, PARITY bit is set.
 - If 9 bits have odd number of 1's, PARITY bit is cleared.
- EXT1 and EXT2: set only if a related external condition is present in the interfacing hardware.

Example:

S1,R1,R

PC

PC

RGS1

R5,,R

SBC Statement (Binary Subtract Plus Carry)

1

Purpose:

To subtract (in binary) the contents of the specified R register from the value of the specified S register, to add to this result the carry from a previous operation, and to store the final result in the location specified by D. $S_N - R_N + LINK \rightarrow D$

Format:

Machine Code:	1	R	Ò O	с	1	1	D	S		
Assembly Languag	e:	label SBC	s _n , r _n	,D,	SC					
		label = opt	ional	lab	el					
		S _{II} = num	ber of	S	regi	ste	er			
		R _N = num	ber of	R	regi	ste	er			
		D = des	tinati	on:	R,	Š,	, RS, (or P		
•		SC = opt aff	ional: ected	I by	f us this	ed, op	, C re perati	giste on.	r no	ot

🕻 Register:

If the destination (D) is not the C register and the SC operand is omitted, the designator bits in the C register are set as follows:

- LINK: set only if this instruction generated a carry-out from the adder.
- SIGN: set only if the initial contents of the R register are negative.
- POS: set only if bit 7 of the result is \emptyset .
- ZERO: set only if the result is \emptyset .
- OVRFLW: set only if the signs of the initial contents of the S and R registers are alike, and the signs of the result and the initial contents of the R register are not alike.
- The nine bits (8 data and 1 parity) from the speci-PARITY: fied R register are checked for parity (the parity bit is 0 if it is not implemented on an addressed register, such as RO, R1, R2, R3, R4, and R5):

- If 9 bits have even number of 1's, PARITY bit is set.
- If 9 bits have odd number of 1's, PARITY bit is cleared.
- EXT1 and EXT2: set only if a related external condition is present in the interfacing hardware.

Example:

SAV1	EQU	S3
· .	: SBC :	SAV1,R2,R,SC
NUM	SBC	S4,R2,RS

SL Statement (Shift Left With Zero Fill)

Purpose: To shift the contents of the specified S or R register one bit position to the left and to store the result in the location specified by D. The vacated position on the right is set to binary zero. S_{ii} LS \rightarrow D Fill Ø's $R_{ii} LS \rightarrow D$ Fill Øs Machine Code: 1 R 1 0 Format: D S SN LS → D R Ď S 1 1 1 1 1 1 R LS → D label SL $S_{i1}, R_{i1}, D = S_{i1}$ LS $\rightarrow D$ Assembly Language: label SL R_{i1}, S_{i1}, D $R_{i1} LS \rightarrow D$ label = optional label = number of S register S R = number of R register D = destination: R, S, RS, or P

ilotes:

1. Operand 1 is left shifted to D.

2. Operand 2 is required if:

• D = RS, or

• D is not the same type of register (S or R) as operand 1.

3. Operand 2 is optional if:

• D = P, or

• D is the same type of register (S or R) as operand 1.

 Operand 2, when used, must not be the same type (S or R) as operand 1.

<u>C</u> Register:

If the destination (D) is not the C register, the designator bits in the C register are set as follows:

- LINK: unchanged.
- SIGN: set only if the leftmost bit of the initial value of the shifted register is \emptyset .

- POS: set only if bit 7 of the result is \emptyset .
- ZERO: set only if the result is Ø.
- OVRFLW: always cleared.
- PARITY: The nine bits (8 data and 1 parity) from the specified R register are checked for parity (the parity bit is 0 if it is not implemented on an addressed register, such as R0, R1, R2, R3, R4, and R5):
 - If 9 bits have even number of 1's, PARITY bit is set.
 - If 9 bits have odd number of 1's, PARITY bit is cleared.
- EXT1 and EXT2: set only if a related external condition is present in the interfacing hardware.

Examp	le:
-mailing and a state of the sta	

ilam	SL	S1,R1,R
	: SL	R1,,R
	SL	S1,,P

Purpose:To shift the contents of the specified S or R register one bitposition to the left and to store the result in the locationspecified by D.The vacated position on the right is filledwith the complement of the SIGN bit (SIGN=Ø,Fill=1; SIGN=1,Fill=Ø).SNLS \rightarrow D FillSIGN

Format:	Machine Code: 1	R 1 1 0 1 0 D S
		$S_{ij} LS \rightarrow D$
	1	R 1 1 1 1 0 D S
		$R_{N} LS \neq D$
	Assembly Language:	label SLS S_N, R_N, D $S_N LS \rightarrow D$
		label SLS $R_{N}, S_{N}, D R_{N}$ LS \neq D
		label = optional label
		S _N = number of S register
		R _N = number of R register
		D = destination: R, S, RS, or P
Notes:	1. Operand 1 is le	eft shifted to D.
	2. Operand 2 is re	equired if:
	• $D = RS$, or	• • • • • • •
	 D is not the 	e same type of register (S or R) as operand 1.
	3. Operand 2 is op	tional if:
	• $D = P$, or	
	• D is the sam	e type of register (S or R) as operand 1.
	4. Operand 2, when	used, must not be the same type (S or R) as
	operand 1.	
<u>C Register</u> :	If the destination in the C register a	(D) is not the C register, the designator bits re set as follows:
	-	

• LINK: unchanged.

- SIGH: set only if the leftmost bit of the initial value of shifted register is Ø.
- POS: set only if bit 7 of the result is \emptyset .
- ZERO: set only if the result is \emptyset .
- OVRFLW: always cleared.
- PARITY: The nine bits (8 data and 1 parity) from the specified R register are checked for parity (the parity bit is 0 if it is not implemented on an addressed register, such as R0, R1, R2, R3, R4, and R5):
 - If 9 bits have even number of 1's, PARITY bit is set.
 - If 9 bits have odd number of 1's, PARITY bit is cleared.
- EXT1 and EXT2: set only if a related external condition is present in the interfacing hardware.

<u>Example</u> :	START	SLS :	\$1,R1,R	
		SLS	R1,,R	
		SLS	\$1,,S	

R

Purpose:

To shift the contents of the specified S or R register one bit position to the right and to store the result in the location specified by D. The vacated position on the left is set to binary 1. $S_N RS \neq D$ Fill 1's $R_N RS \neq D$ Fill 1's

 $1 \cdot 1$

0'0

D

1

S

Notes:

S_{IN} R**S** → D S R 1 1 0 1 1 RS S_N RS → D SRF S_N,R_N,D Assembly Language: label **label** SRF R_N, S_N, D $R_N RS \rightarrow D$ label = optional label S = number of S register R₁₁ = number of R register D = destination: R, S, RS, or P

1. Operand 1 is right shifted to D.

1

2. Operand 2 is required if:

• D = RS, or

Machine Code:

• D is not the same type of register (S or R) as operand 1.

3. Operand 2 is optional if:

• D = P, or

• D is the same type of register (S or R) as operand 1.

4. Operand 2, when used, must not be the same type (S or R) as operand 1.

<u>C</u> Register:

- If the destination (D) is not the C register, the designator bits in the C register are set as follows:
 - LINK: unchanged.
 - SIGN: set only if the rightmost bit of the initial value of the shifted register is \emptyset .

- POS: set only if bit 7 of the result is \emptyset .
- ZERO: set only if the result is \emptyset .
- OVRFLW: always cleared.
- PARITY: The nine bits (8 data and 1 parity) from the specified R register are checked for parity (the parity bit is 0 if it is not implemented on an addressed register, such as R0, R1, R2, R3, R4, and R5):
 - If 9 bits have even number of 1's, PARITY bit is set.
 - If 9 bits have odd number of 1's, PARITY bit is cleared.
- EXT1 and EXT2: set only if a related external condition is present in the interfacing hardware.

<pre>Example:</pre>	TEST	EQU	\$3	
	NAN	SRF	R1,,R	
		SRF	TEST,,S	

SRS Statement (Shift Right With SIGN Fill)

Purpose:To shift the contents of the specified S or R register one bitposition to the right and to store the result in the locationspecified by D.The vacated position on the left is filled withthe complement of the SIGN bit (SIGN=0,Fill=1; SIGN=1,Fill=0). S_N RS \rightarrow D Fill SIGN R_N RS \rightarrow D Fill SIGN

Format:

Machine Code: 1	R 11000D S
	$S_{N} RS \neq D$
1	R 11100D S
	$R_{N} RS \rightarrow D$
Assembly Language:	label SRS $S_{N}, R_{N}, D = S_{N} RS \rightarrow D$
	label SRS $R_N, S_N, D R_N RS \neq D$
	label = optional label
	S _{il} = number of S register
	R _N = number of R register
	D = destination: R, S, RS, or P
1. Operand 1 is ri	ght shifted to D.

Notes:

2. Operand 2 is required if:

• D = RS, or

D is not the same type of register (S or R) as operand 1.

3. Operand 2 is optional if:

- D = P, or
- D is the same type or register (S or R) as operand 1.
- 4. Operand 2, when used, must not be the same type (S or R) as operand 1.

<u>C Register</u>: If the destination (D) is not the C register, the designator bits in the C register are set as follows:

• LINK: unchanged.

- SIGN: set only if the rightmost bit of the initial value of the shifted register is \emptyset .
- POS: set only if bit 7 of the result is \emptyset .
- ZERO: set only if the result is \emptyset .
- OVRFLW: always cleared.
- PARITY: The nine bits (8 data and 1 parity) from the specified R register are checked for parity (the parity bit is 0 if it is not implemented on an addressed register, such as RO, R1, R2, R3, R4, and R5):
 - If 9 bits have even number of 1's, PARITY bit is set.
 - If 9 bits have odd number of 1's, PARITY bit is cleared.
- EXT1 and EXT2: set only if a related external condition is present in the interfacing hardware.

<pre>xample:</pre>	HERE	SRS	S1,R1,R	
		: SRS	R1,,R	
- -		•		
		SRS	\$1,R2,RS	

SUB Statement (Binary Subtract)

<u>Purpose</u>: To subtract (in binary) the contents of the specified R register from the value of the specified S register, and to store the result in the location specified by D. $S_N-R_N \rightarrow D$

Format:	Machine Code: 1 R 000 c 10 D	
	Assembly Language: Label SUB S _N ,R _N ,D,SC	
	label = optional label	
	S _N = number of S register	
	R _N = number of R register	
	D = destination: R, S, RS, or	Ρ
•	SC = optional: If used, C regis affected by this operation.	ter not

<u>C</u> Register:

If the destination (D) is not the C register and the SC operand is omitted, the designator bits in the C register are set as follows:

- LINK: set only if the operation generates a carry-out from the adder.
- SIGN: set only if the initial contents of the R register are negative.
- POS: set only if bit 7 of the result is \emptyset .
- ZERO: set only if the result is \emptyset .
- OVRFLW: set only if the signs of the initial contents of the S and R registers are not alike, and the signs of the result and the initial contents of the R register are alike.
- PARITY: The nine bits (8 data and 1 parity) from the specified R register are checked for parity (the parity bit is 0 if it is not implemented on an addressed register, such as R0, R1, R2, R3, R4, and R5):

- If 9 bits have even number of 1's, PARITY bit is set.
- If 9 bits have odd number of 1's, PARITY bit is cleared.

• EXT1 and EXT2: set only if a related external condition is present in the interfacing hardware.

S5 S6 R2

S4,LBL3,R5

S6,R3,RS,SC

Example:	LBL1	EQU
		FOU
	LDLJ	
		•
		SUB
		•

ARIT

SUB

•

TL Statement (Test Literal and Set C Register)

Purpose: To perform an exclusive OR of a literal value and the contents of the specified R register, and to use the result to set the C register. $L \bigoplus R_N$

Machine Code: 0 Format: 0 Ŕ 1 1 Assembly Language: label TL L,R_N **label** = optional label = literal value or label equated to literal value. An asterisk preceding the label indicates that the highorder eight bits of the literal are to be used: a label without an asterisk indicates the low-order bits. R_N = number of the R register The contents of the R register are unchanged by this statement. Note:

C Register:

The designator bits in the C register are set as follows:

- LINK: unchanged.
- SIGN: unchanged.
- POS: set only if bit 7 of the result is \emptyset .
- ZERO: set only if the result is \emptyset .
- OVRFLW: unchanged.
- PARITY: The nine bits (8 data and 1 parity) from the specified R register are checked for parity (the parity bit is 0 if it is not implemented on an addressed register, such as R0, R1, R2, R3, R4, and R5):
 - If 9 bits have even number of 1's, PARITY bit is set.
 - If 9 bits have odd number of 1's, PARITY bit is cleared.

• EXT1 and EXT2: set only if a related external condition is present in the interfacing hardware.

.

Exclusive OR	<u>Operation</u> :	1	100
•		1	010
· · · · · ·		. 0	110
Example:	VALUE	EQU	102304
		TL	*VALUE,R7
		TL	277,R3

.

TM Statement (Test Mask and set C Register)

<u>Purpose</u>: To perform a logical AND on a literal value and the contents of the specified R register, and to use the result to set the C register. $L \frown R_M$

Format: Machine Code: 0 R 1 1 1 1

Assembly Language: label TM L,R_N

label = optional label

L = literal value or label equated to literal value. An asterisk preceding the label indicates that the highorder eight bits of the literal are to be used; a label without an asterisk indicates the low-order bits.

 R_N = number of the R register

<u>ilote:</u>

The contents of the R register are unchanged by this statement.

C Register:

The designator bits in the C register are set as follows:

- LINK: unchanged.
- SIGN: unchanged.
- POS: set only if bit 7 of the result is \emptyset .
- ZERO: set only if the result is \emptyset .
- OVRFLW: always cleared.
- PARITY: The nine bits (8 data and 1 parity) from the specified R register are checked for parity (the parity bit is 0 if it is not implemented on an addressed register, such as R0, R1, R2, R3, R4, and R5):
 - If 9 bits have even number of 1's, PARITY bit is set.
 - If 9 bits have odd number of 1's, PARITY bit is cleared.

	• EXT1	and EX ⁻	T2: set only if a related external condition is present in the interfacing hardware.	5
AND Operation:	` 11	0 0		
,	<u>10</u> 10	<u>1 0</u> 0 0		
<pre>Example:</pre>	LIT	EQU :	000020	
•	CHKBIT	ŤM :	004,R5	
	• •	₩ :	LIT,R1	

Purpose: To perform an exclusive OR on the contents of the specified S and R registers, and to store the result in the location specified by D. $S_N \oplus R_N \neq D$ Machine Code: Ŕ D S Format: 1 0 1 С 0 1 label XOR S_N, R_N, D, SC Assembly Language: label = optional label SN = number of the S register = number of the R register RN D = destination: R, S, RS, or P SC = optional: If used, C register not affected by this operation.

Register:

If the destination (D) is not the C register and the SC operand is omitted, the designator bits in the C register are set as follows:

- LINK: unchanged.
- SIGN: unchanged.
- POS: set only if bit 7 of the result is Ø.
- ZERO: set only if the result is Ø.
- OVRFLW: set only if the initial contents of the S register are negative, and the initial contents of the R register are positive.
- PARITY: The nine bits (8 data and 1 parity) from the specified R register are checked for parity (the parity bit is 0 if it is not implemented on an addressed register, such as R0, R1, R2, R3, R4, and R5):
 - If 9 bits have even number of 1's, PARITY bit is set.
 - If 9 bits have odd number of 1's, PARITY bit is cleared.

• EXT1 and EXT2: set only if a related external condition is present in the interfacing hardware.

Exclusive OR Operation:		1	100	
		1	010	
		0	1 1 0	
Example:	START	XOR :	S2,R1,S	
		XOR	\$3,R2,R5,SC	

۱

SECTION IV

OPERATING PROCEDURE

OPERATING PROCEDURE

- Load the Assembler program with the Software Loader (see Section I of Utilities Manual, Form No. M-2601) or the Tape Monitor System (see the TMS Manual, Form No. M-2606). Program name is "ASM601".
- 2. Set the sense switches according to Table 4-1. The valid input and output devices are:

Source Input:

- Tape (Logical Unit 1)
- Card Reader
- Reader/Punch

Object Output:

- Tape (Logical Unit 2)
- Card Punch
- Reader/Punch

List Output:

- Tape (Logical Unit 3)
- Printer

lable 4-1. Sense Switch Setting	ngs
---------------------------------	-----

Switch	Meaning		
A	Source Input:		
	ON Tape (Logical Unit 1) OFF Card (set switch E as desired)		
В	Object Output:		
	ON Tape (Logical Unit 2) OFF Card (set switch D as desired)		
С	List Output:		
	ON Tape (Logical Unit 3) OFF Line Printer		

able 4-1. Sense Switch Settings (Continued	「able	4-1.	Sense	Switch	Settings	(Continued
--	-------	------	-------	--------	----------	------------

Switch	Meaning
D	Card unit for Object Output (if B is ON, switch D is ignored):
	ON Reader/Punch OFF Card Punch
E	Card unit for Source Input (if A is ON, switch E is ignored):
	ON Card Reader OFF Reader/Punch
F	Not used.
G	Not used.
Н	Object Output: ON Suppress output
	OFF Output to selected device.

- 3. Press RUN.
- 4. At completion of first pass, reload card input if used. If input is from tape unit, tape automatically rewinds.
- 5. The indicator lights are explained in Table 4-2. If an error occurs, two options are available:
 - Press RUN and ignore the error, or
 - Restart the job.

Table 4-2. Indicator Lights

Lights	Meaning		
А	Processing second pass.		
F	Error on List device.		
G	Error on Object Output device.		
Н	Error on Source Input device.		
ABCDEFGH	End of assembly.		

Both the list and object output tapes contain double tape marks for denoting end of tape. Multi-file output tapes have a single tape mark between each file and two tape marks at the end of the last file.

READER'S COMMENT FORM

Software Reference Manual 601 Assembler, Form No. PM-2625-1073

Please restrict remarks to the publication itself, giving specific page and line references with your comments when appropriate. This form will be sent to the publication's author for appropriate action. All comments and suggestions become the property of MDS.

Requests for system assistance or publications should be directed to your MDS representative or to the MDS Branch Office serving your area.

ERRORS NOTED:

SUGGESTIONS FOR IMPROVEMENT:

How do you use this document?	Do you wish a reply?
As an operator's Reference Manual	Yes
As an introduction to the subject	No
As an aid to instruction in a class	
As a student text book	
For advanced knowledge of subject	
Your Name	Date
Occupation	
Company	
Address	•

City

State

Street

Zip Code



THE THROUGHPUT SPECIALISTS



MOHAWK DATA Sciences Corp.

ORPORATE HEADQUARTERS

UTICA, NEW YORK 13503