

MSC 8204 Universal Card

"Information contained in this manual is disclosed in confidence and may not be duplicated in full or in part by any person without prior written approval of Monolithic Systems Corporation. Its sole purpose is to provide the user with adequately detailed documentation so as to efficiently install, operate, maintain, and order spare parts for the system supplied. The use of this document for all other purposes is specifically prohibited.

COPYRIGHT © 1978 BY
MONOLITHIC SYSTEMS CORPORATION
14 Inverness Drive East
Englewood, Colorado, 80112
(303) 770-7400

MSC 8204 TABLE OF CONTENTS

SECTION 1 INTRODUCTION

1.1	SCOPE
1.2	UNIT DESCRIPTION
1.3	CONTROL LOGIC
1 4	DOWER DISTRIBUTION

SECTION 2 MULTIBUS

2.1 SCOPE
2.2 MULTIBUS CONVENTION
2.3 DATA TRANSFER OPERATIONS

2.3.1 MULTIBUS Timing
2.3.2 Interface Specifications

Figure 2-1 MULTIBUS DATA TRANSFER TIMING

Table 2-1 BUS CONNECTOR (P1) SIGNALS Table 2-2 MULTIBUS AC REQUIREMENTS

SECTION 3 PROGRAMMING

3.1 SCOPE
3.2 SLAVE CONFIGURATION
3.2.1 Address Bus
3.2.2 Data Bus
3.2.3 Command
3.3 BUS MASTER CONFIGURATION
3.3.1 Address Bus

3.3.2 Sequence of Operation

3.3.3 Special Considerations

Figure 3-1 RDEB/ AND WREN/ CONTROL Figure 3-2 READ/WRITE CONTROL

Table 3-1 E-TERMINAL INTERCONNECTIONS

SECTION 4 THEORY OF OPERATION

4.1 SCOPE 4.2 INTERFACE 4.3 SYSTEM DESCRIPTION

4.3.1 Address Bus 4.3.2 Data Bus

4.3.3 Control Signals

SECTION 5 WARRANTY

5.1 SCOPE

SECTION 6 DRAWINGS

303-0221-000 305-0221-000

PARTS LIST SCHEMATIC, DIAGRAM UNIVERSAL CARD

SECTION 1 INTRODUCTION

1.1 SCOPE

This manual provides the design engineer with information on how to use the MSC 8204 Universal Card for custom prototyping of MULTIBUS* compatible systems.

1.2 UNIT DESCRIPTION

The MSC 8204 will hold a matrix of wirewrap sockets that accommodate any length components on width of 0.3, 0.4 and 0.6 inches. The mechanical dimensions and pin callouts are the same as the MSC 8001 for the MULTIBUS interconnection -- one, 26-pin I/O connector and two, 50-pin I/O connectors. The MSC 8204 accepts either a standard edge connector or the holes at the bottom of each conductive surface permit the mounting of a right-angle header connector. Power and ground planes terminate on uniformly-spaced pads for ease of access.

1.3 CONTROL LOGIC

The MSC 8204 contains its own programmable, bus-master control system. Full address decoding permits the use of either memory mapped or normally isolated I/O addressing. Also, the MSC 8204 contains Transfer-Acknowledge logic and the option of including inhibits.

*Registered Trade Mark of Intel Corporation

1.4 POWER DISTRIBUTION

Marked printed-circuit pads provide easy access to +5V and ground. Also, -5V and $\pm 12V$ can be easily connected to a component using the wirewrap pins. Filter capacitors may be installed for additional voltages if required. These capacitors and associated voltages are:

+12	VDC	C2
-5	VDC	C3
-10	VDC	C4
-12	VDC	C5

SECTION 2 MULTIBUS *

2.1 SCOPE

This section gives a brief description of the MULTIBUS convention and how it interfaces with the MSC 8204.

2.2 MULTIBUS CONVENTION

The MULTIBUS* is a standard set of signal lines consisting of twenty, address lines, sixteen, bi-directional data lines, eight, parallel interrupt lines, bus-control signals, data-transfer signals and power distribution. These lines interconnect a family of system modules such as computers, memory boards, I/O boards and a combination of these. A low level (nominal OV) on these lines represent a logic "1" or bus signals are active low (indicated with a slash "/"). Table 2-1 lists only the signals and pin assignments for P1 (bus connector) that tie the MSC 8204 to the MULTIBUS.

2.3 DATA TRANSFER OPERATIONS

The MULTIBUS data transfer operations work on a hand-shake principal so that no one module depends on another for internal timing. After the computer issues a command to read from or write into the location specified on the address lines, the computer then waits until there is acknowledgement that the transfer has taken place.

* Registered Trade Mark of Intel Corporation

PIN	MNEMONIC	DESCRIPTION
1-2	GND	Signal Ground
3-6	+5	+5 VDC
7-8	+12	+12 VDC
9-10	-5	-5 VDC
11-12	GND	Signal Ground
13	BCLK/	Bus Clock
14	INIT/	Initialize Signal
15	BPRN/	Bus Priority In
16	BPRO/	Bus Priority Out
17	BUSY/	Bus Busy
18	BREQ/	Bus Request
19	MRDC/	Memory Read Command
20	MWTC/	Memory Write Command
21	IORC/	I/O Read Command
22	IOWC/	I/O Write Command
23	XACK/	Transfer Acknowledge Signal
24	INH1/	RAM Inhibit Signal
25	AACK/	Special Acknowledge Signal
26	INH2/	PROM Inhibit Signal
43-58	ADRO/-ADRF/	Address Bus
67-74	DATO/-DAT7/	Bi-directional Data Lines
75-76	GND	Signal Ground
77-78	-10	-10 VDC
79-80	-12	-12 VDC
81-84	+5	+5 VDC
85-86	GND	Signal Ground

Table 2-1
MULTIBUS SIGNALS (P1)

2.3.1 MULTIBUS Timing

The sequence of a data transfer to and from the MULTIBUS is as follows (Refer to Figure 2-1):

- 1) The address bus must be stable and if data is to be written, the data bus must also stabilize.
- 2) Either IOWC/ (write) or IORC/ (read) is asserted 50 nanoseconds later (Minimum).
- 3) The command remains asserted until there is an acknowledge (XACK/) response. Acknowledge signal XACK/ is asserted as soon as either a read or write command (IORC/ or IOWC/) is recognized.
- 4) The address, data and acknowledge lines must remain stable until the command is complete. The address and data lines must remain stable for at least 50 nanoseconds after the termination of a write operation. For read operations, the data may be removed immediately upon command termination. The acknowledge terminates within 100 nanoseconds of command termination.

Refer to Table 2-2 for the AC requirements of the MULTIBUS.

2.3.2 <u>Interface Specifications</u>


The following specifications are for the bus standard. The MSC 8204 meets or exceeds these requirements.

Input Voltage: High 2.0V to 5.0V

Low 0.0V to 0.8V

Output Voltage: High 2.4V to 5.25V

Low 0.0V to .45V



Circled numbers correspond to sequence steps outlined in paragraph 2.3.1.

Figure 2-1
MULTIBUS DATA TRANSFER TIMING

Leakage Current of an Input 0.04 mA.

Leakage Current of an Output 0.1 mA.

Maximum Bus Capacitnace: 300 pF on any one line.

National DS 8833 and 8835 Quad Bi-directional transceivers fully comply with these specifications.

SIGNAL	DESCRIPTION	MIN.	MAX	REMARKS
BLCK/	Bus Clock	100 ns	DC	35 to 65% duty cycle
MRDC/	Pulse Width	100 ns	-	-
MWTC/	Pulse Width	100 ns	-	-
IORC/	Pulse Width	100 ns	-	
ICWC/	Pulse Width	100 ns	-	
XACK/	Acknowledge Hold	-	100 ns	Relative to command removal
INH1/	Inhibit Delay	100 ns	-	Relative to address assertion
AACK/	Acknowledge Hold	-	100 ns	Relative to command removal
INH2/	Inhibit Delay	100 ns	-	Relative to address assertion
ADRO/-ADR7/	Address Line Set Up	50 ns	-	Relative to command assertion
ADRO/-ADR7/	Address Line Hold	50 ns	-	Relative to command removal
DATO/-DAT7/	Write Data Set Up	50 ns	-	Relative to command assertion
DATO/-DAT7/	Write Data Hold	50 ns	-	Relative to command removal
DATO/-DAT7/	Read Data Set Up	0 ns	-	Relative to XACK/.
DATO/-DAT7/	Read Data Hold	0 ns	-	Relative to command removal
DATO/-DAT7/	Read Data Access	0 ns	-	Maximum is DC

Table 2-2
MULTIBUS AC REQUIREMENTS

SECTION 3 PROGRAMMING

3.1 SCOPE

This section gives some examples such as a Slave I/O Interface and Bus Master using the MSC 8204.

3.2 SLAVE CONFIGURATION

The MSC 8204 has all bus-interface logic that is needed to make up a Slave I/O Interface. One approach is outlined in the following paragraphs and Table 3-1.

3.2.1 Address Bus

For memory-mapped I/O only, use chip U6, which is programmed to select the proper page. Pins E51 thru 58 provide a means to select groups of 32 addresses (Hex 20). If one of these pins is connected to E50, groups of four addresses are selected by E67 thru 74. These addressing output pins can be used to generate board select (E13) or the user can supply additional logic to fabricate this.

3.2.2 Data Bus

The data bus is divided into two sections to provide independent output terminals (DOO thru DO7) and input terminals (DIO thru DI7). If a bi-directional bus is required, these buses may be tied together.

<u>E PIN</u>	MNEMONIC	SLAVE I/O (Example 2-1)	BUS MASTER (Example 2-2)
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	MRQ/ IORQ/ BAACK/ BLCK RD/ - WT/ BMWTC/ BIOWC/ BMRDC/ BIORC/ BRDSEL/ CMND/ INH1/ INH2/ WRITE/ READ/ T1		
20 21 22 23 24 25 26 27 28 29 30 31 32	T2 T3 T4 UAACK MADRE ADRE UXACK MADRF ADRF GRANT/ T5 T6 T7	X X X X NA X NA X NC X X X	NC NC NC NC X NC NA X NC X NC NC NC

X - Use For This ApplicationNA - Input Not Used For This Application. Tie To Pullup If No Other Connection

NC - Output Not Used For This Application

Table 3-1 E-TERMINAL INTERCONNECTIONS

<u>E PIN</u>	MNEMONIC	SLAVE I/O (Example 2-1)	Bus MASTER (Example 2-2)
33	T8	X	NC
34	MADRA	ŅA	. X
35	ADRA	X	NC
36	MADRC	NA V	X
37	ADRC	X	NC
38	MADRB	NA X	X NC
39 40	ADRB MADRD	NA	X
40	ADRD	X	NC
42	MADR6	NA	X
43	ADR6	X	NC
44	MADR8	NA	X
45	ADR8	X	NC
46	MADR7	NA	X
47	ADR7	X	NC
48	MADR9	NA	X
49	ADR9	X	NC
50	DAXEN/	χ	NA
51	DAOX/	X	NC
52	DA2X/	χ	NC
53	DA4X/	X	NC
54	DA6X/	X	NC
55	DA8X/	X	NC
56	DAAX/	X	NC
57	DAEX/	X	NC
58	DACX/	X	NC
59	MADR2	NA	X
60	ADR2	X	NC
61	MADR4	ŅA	X
62	ADR4	X	NC
63	MADR3	ŅA	X
64	ADR3	X	NC

X - Use For This Application
 NA - Input Not Used For This Application. Tie To Pullup If no Other Connection
 NC - Output Not Used For This Application.

Table 3-1 (cont) E-TERMINAL INTERCONNECTIONS

<u>E PIN</u>	MENMONIC	SLAVE I/O (Example 2-1)	BUS MASTER (Example 2-2)
65 66	MADR5 ADR5	NA X	X NC
67	DAXOO/	X	NC
68	DAXO4/	X	NC
69	DAXO8/	Χ .	NC
70	DAXOC/	X	NC
71	DAX10/	X	NC
72	DAX14/	X	NC
73	DAX1C/	X	NC
74	DAX18/	X	NC
75	D06	X	X
76	DI6	X	X
77	MADRO	NA	X
78 79	ADRO DO7	X X	NC
80	D17	X	X X
81	MADR1	NA	X
82	ADR1	X	NC
83	DO4	X	X
84	DT4	X	X
85	D05	χ̈́	X
86	D15	X	X
87	RDEN/	X	X
88	WTEN/	X	X
89	D02	X	X
90	DI2	X	χ
91	D00	X	X
92	DIO	X	X
93	D03	X	X
94	DI3	X	X
95	D01	X	X
96	DI1	X	X

Table 3-1 (cont) E-TERMINAL INTERCONNECTIONS

X - Use For This Application
NA - Input Not Used For This Application. Tie To Pullup If No

Other Connection.

NC - Output Not Used For This Application.

Then signals RDEN (E87) and WTEN (E88) provide directional control of data flow to and from the MULTIBUS. However, these signals require an external source that is appropriate for the specific application. One simple approach that allows a bi-direction data bus is shown in Figure 3-1, using two sections of a 74LS32. However, more intricate the application, the more complex the circuit.




Figure 3-1
RDEB/ AND WREN/ CONTROL

3.2.3 Command

Board selection requires a "low" on BRDSEL/ (E13). In turn, CMND/ (E14) indicates that a command is in progress. To control a read or write operation using MULTIBUS commands, tie READ/ (E18) and WRITE/ (E17) to either BMRDC/ (E11) or BIORC/ (E12) and BMWTC/ (E9) or BIORC/ (E12) respectively.

Based on the frequency of the bus clock, outputs E19 thru 22 and E30 thru 33 provide the timing for MULTIBUS acknowledge signals AACK/ and XACK/. Pin E19 yields the minimum delay and E10 provides an 800- to 1000-nanosecond delay. Tying two of these outputs to E23 and 26 generate UAACK and UXACK -- signals for AACK/ and XACK/ respectively.

3.3 BUS MASTER CONFIGURATION

The MSC 8204 contains the logic circuits required to handle the bus-arbitration algorithm defined for the MULTIBUS. The following paragraphs discuss one procedure for configuring the MSC 8204 as a Bus Master (Refer to Table 3-1).

3.3.1 Address Bus

The address to which the DMA should take place is connected to inputs MADRO (E77) thru MADRF (E27). These inputs must be stable before the desired operation can proceed.

3.3.2 Sequence of Operation

After the address has stabilized, a "low" may be asserted onto MRO/ (E1) and either RD/ (E6) or WT/ (E8), depending whether the operation is to be a read or write. A transaction takes place until BAACK/ (E3) or BXACK/ (E4) occurs. At that time, the command should be removed after an appropriate delay. If there is no memory, an acknowledgement will not be generated. This must be detected and the command aborted.

When a "low" is asserted on GRANT/ (E29), RDEN/ (E87) or WTEN/ (E88) can be enabled as required. They will remain enabled until either GRANT/ is unasserted or at least 50 nanoseconds after the command has terminated. Figure 3-2 provides this required function, but has no provision for slave operation. The actual ciruit is more complex.




Figure 3-2
READ/WRITE CONTROL

It is also possible to communicate with I/O devices in a bus-master mode. In performing this, the high and low bytes of the address must be the same.

3.3.3 <u>Special Considerations</u>

If there's a special requirement to retain control of the bus between transactions, leave MRQ/ asserted and only release either RD/ or WT/. This is useful for high-speed DMA transfer rates since there is no bus-arbitration delay. In fact, the realizable bus transfer rate is easily doubled at the expense of inhibiting further executions of other processes.

SECTION 4 THEORY OF OPERATION

4.1 SCOPE

This section details the interface buffers and control-logic circuits that are contained on the Universal Card.

4.2 INTERFACE

All address and data buffers are bi-directional and MULTIBUS compatible. Table 2-1 identifies the MULTIBUS signals with pin numbers. For internal-signal identification, refer to Table 3-1.

4.3 SYSTEM DESCRIPTION

The MSC 8204 has its own programmable, bus-master control system. The address decoding permits the use of either memory-mapped I/O addressing or regular, isolated I/O addressing. Also, the card contains transfer-acknowledge circuits in addition to inhibit options. Easy-to-use, wirewrap terminals (E-terminals) make these signals available to speed prototyping of MULTIBUS compatible systems.

4.3.1 Address Bus

Line drivers and receivers U13 to 16 either accept or transmit the address bits ADRO thru ADRF. Signals MADRO thru MADRF are connected to a set of E-terminals (wirewrap) and asserted onto the MULTIBUS via the line drivers of U13 to 16.

In turn, the line receivers of U13 to 16 accept the MULTIBUS address signals and either make them available on the E-terminals for prototyping applications or apply them to address-decoding circuits U6 to 8. Chip U6 is programmed to select the proper page for memory-mapped I/O only. The other decoders (U7 and 8) provide outputs on the E-terminals for isolated I/O addressing (Refer to paragraph 3.2.1).

4.3.2 Data Bus

Circuits U17 and 18 are the interface buffers needed for the bi-directional data lines DATO thru DAT7. The basic configuration provides independent output and input terminals. For bi-directional requirements, these terminals can be tied together with terminals E87 and E88 available for directional control of the data flow.

4.3.3 Control Signals

Line driver and receiver U11 accepts the read/write commands used during either a memory or I/O operation. This line buffer conveys the read/write control signals to and from the MULTIBUS.

Circuits U1 and 9 make up an internal, bus-master control that is under direction of various MULTIBUS commands. Acknowledgement signals such as AACK and XACK are required for either a read or write operation and generated through the logic gates of U10 and 12. A set of eight, timing outputs are available on terminals E19 to E22 and E30 to E33 for MULTIBUS acknowledgement timing. An eight-bit, shift register (U5) provides these levels using the bus clock BLCK as the basic timing element.

SECTION 5 WARRANTY

5.1 SCOPE

Monolithic Systems Corporation (MSC) warrants for a period of one (1) year from the date of shipment that each item of equipment (except those materials supplied by Buyer) shall be free from defects in material and workmanship under normal use and service. Any equipment which is not as warranted may be returned to MSC at MSC's risk and expense for repair or replacement.

This warranty shall immediately terminate if the equipment is subjected to misuse, neglect, accident, damage in transit, transported in other than MSC authorized containers, or is altered, repaired or overhauled by any person other than MSC.

The foregoing warranty is in lieu of all other warranties, promises affirmations or representations, whatsover, express or implied, including, but not limited to, any implied warranty of merchantability or implied warranty of fitness of equipment for a particular purpose, and of any other obligations on the part of the seller.

		REVISIONS		
REV	ECO	DESCRIPTION	DATE	APP.
С	1281	ENGINEERING RELEASE	10-9-18	BUS

2 U6 IS OPTIONAL, CUSTOMER REQUEST ONLY.

CAPACITORS USED ONLY WHEN ADDITONAL VOLTAGES ARE NEEDED: (TO BE INSTALLED BY USER) C2/+12V, C3/-5V,C4/-10V,C5/-12V.

NOTES: Unless Otherwise Specified:

THIS DOCUMENT IS PROPRIETARY AND SHALL NOT BE FORWARDED TO ANY NON-COMPANY OFFICES OR INDIVIDUALS WITHOUT THE WRITTEN CONSENT OF MONOLITHIC SYSTEMS CORP.

TIVE TYTE	JUALS V	V	100	' ''		V 1 1 1		• •	71101	_ 14 1	<u> </u>	IVIOI	102			101	LIVIO		111.			,	_	,		
REV	REV																									
STATUS	SHEET																									
OF	REV	C	C	ر																						
SHEETS	SHEET	1	2	3																						
UNLESS C SPECIFIED ARE IN IN	DIMEN	SIO										«				MO	ONO)LI	ΓHI	C S	SYS	STE	MS	C	DRI	Ρ.
ANCES AF	RE:									DΑ	TE		<u> </u>													
MATERIA				DR	AWI	VI	ئر ا	X	lser	4/4	1/78				ASS	SEME	BLY.	. UI	NIVE	ERS	AL (CARI	Ď			
				СН	ECK	ED	al	G (C.	4/10	3/18							-								
				J	<u>.5</u>	VEC ch	um	ach	.ev	900	T	SI	ZE \	1		5			DWG).)3 - (022	1-00	00		
				AP	PRO	VEC)			<u>i</u> !		SC	ALE				EV	(,		SH	IEET	٦ <u>:</u>	of	3	-

		QTY/E	DASH NO		LIST OF M	ATERIAL		ITEM
		1	0	01 PART NO.	DESCRIPTION	MATERIAL OR NOTE	SPECIFICATION	NO.
4				1 304-0221-001	P.C. BOARD	REV. C		1
				1 210-0100-005	I.C. 74LS00	U4		2
l				1 210-0103-005	I.C. 74LS04	U2		3
"				1 210-0300-001	I.C. 7406	U12		4
				2 210-0804-005	I.C. 74LS32	U3,10		5
				2 210-0908-003	I.C. 74S138	U7 , 8	·	6
	Si			210-0629-005	I.C. 74LS164	U5		7
	→ azis			210-0634-006	I.C. 74LS175	U9		8
,	5151			1 323-0018-001	PROGRAMMED PROM	U1		9
	15 E			210-0409-001	I.C. 8833	U11		10
	13 13			210-0414-001	I.C. 8835	U13,14,15,16,17,18		11
REV								12
	DWG NO.		A,	′R ———	CAPACITOR	C2-5 <u>1</u>		13
۱ ۱				2 201-0018-001	CAPACITOR, 6.8uf, 10V	C1,6		14
			!	701-0001-003	CAPACITOR, 0.1uf, 50V	C7-15		15
	303-022			5 214-0002-073	RES. 1K, 1/4W, 5%	R1-5		16
S	0221		9	208-0085-003	WIRE WRAP POSTS	E1-97		17
HEET	000-1			208-0023-004	14 PIN HEADER	U2-5,10,12		18
2	Ö		12	208-0023-001	16 PIN HEADER	U1,6-9,11,13-18		19
				2 208-0063-003	SET EJECTOR HANDLE & PIN	·		20
			RI	F 323-0019-xxx	PROGRAMMED PROM	U6 🖄		21
								22

