# DISK JOCKEY/DIRECT MEMORY ACCESS FLOPPY DISK CONTROLLER

TECHNICAL MANUAL

Preliminary Edition Rev.1 - 1/82

> Morrow Designs 5221 Central Ave. Richmond, CA 94804

# Table of Contents

1.	INTRODUCTION	1
2.	2.6.6. SET ERROR RETRY COUNT.  2.6.7. SET LOGICAL DRIVE.  2.6.8. SET HEAD UNLOAD/DRIVE DESELECT TIMEOUT.  2.6.9. READ TRACK.  2.6.10. WRITE TRACK.  2.6.11. OUTPUT TO SERIAL PORT.  2.6.12. SERIAL INPUT ENABLE/DISABLE.  2.6.13. CONTROLLER HALT.  2.6.14. BRANCH IN CHANNEL.  2.6.15. SET CHANNEL ADDRESS.  2.6.16. SET TRACK SIZE.  2.6.17. READ CONTROLLER MEMORY  2.6.18. WRITE CONTROLLER MEMORY  2.6.19. EXECUTE CONTROLLER ROUTINE.  2.7. Command Summary.	334455667992 L1344L15667778899 L1344L15667778899
3.	IEEE 696 (S-100) BUS CONSIDERATIONS	21
4.	INTERRUPTS 2	21
5.	I/O CONNECTORS	22
6.	JUMPERED SETTINGS	22

# Table of Contents, Cont.

7.	BOOTSTRAP LOAD	23
8.	BOOTING THE DJDMA	24
9.	FORMATTING DISKETTES	24
	Subject Index	P-1 I-1 L-1 S-1
	<u>List of Tables</u>	
2-2. 2-3. 2-4. 2-5. 2-6.	Status Byte Codes	5 5 5
7-1.	19-Byte Handshake Routine 23	;

#### 1. INTRODUCTION

The Disk Jockey/Direct Memory Access (DJDMA) Floppy Disk Controller is a single board S-100 subsystem. It communicates with both 8 inch and 5 1/4 inch floppy disk drives. Up to eight drives may be connected to the controller - with the limitation that no more than four of each type can be accommodated.

Special programmable bipolar LSI logic makes it possible to read and write media with almost any format, be it hard or soft sectored. Presently, the controller supports soft-sectored IBM compatible 8 inch media and hard-sectored North Star compatible 5 1/4 inch media. In the spring of 1982, IBM and Radio Shack 5 1/4 inch soft-sectored media will also be supported. Existing controllers in the field can be upgraded by replacing two of the ICs on the unit. This is done at moderate cost to the user.

The controller has its own Z-80 4MHz microprocessor which is used to supervise data transfers between the disk drive and the system memory without intervention of the main CPU. This relieves the main CPU of time consuming processes which include head positioning, rotational delays, and the usual byte-by-byte transfer of data from the diskette to main memory. As a result, transfers are faster and more efficient. Moreover, the main CPU has more time for data processing, and thus, supports more users and/or tasks.

The main advantage of the DJDMA controller over almost all the others is its "glitch free" direct memory access channel. This advanced channel concept allows the controller to communicate with S-100 memory by "stealing" bus cycles from the main CPU. This idea of an intelligent I/O channel was first implemented by IBM on their famous 370 mainframes. Now for the first time, this powerful concept has been implemented on the S100 bus.

The channel has the full 24-bits of memory addressing as described in the proposed IEEE standard for the S-100 bus. Also, a great deal of care has been taken in the design of the interface circuitry so it conforms in every detail to this new standard and still allows the controller to work well with existing systems designed before the standardization effort was started.

The controller is a temporary bus master, meaning that it has the same access to memory as the CPU whenever it has control. It also features priority logic which allows it to contend with up to sixteen other "temporary" masters that may also want to "steal" bus cycles from the main CPU, or the "permanent" master.

The controller acts as a temporary master (TMA). A temporary master may take control of the bus to perform a DMA operation. This is possible because both the TMA and the CPU drive control lines. The CPU, as permanent master, monitors signals from the TMA. When the TMA wants control, it first asserts a HOLD/ signal to the CPU. Assuming the TMA has priority, the CPU acknowledges

this signal upon completion of the present bus cycle by returning a processor hold acknowledge (pHLDA) signal. Upon receipt of this signal, the TMA enables its control line and asserts a control disable (CDSB) signal, disabling the CPU's control line. The TMA then disables the CPU's data-out, address and status lines using DODSB/, ADSB/ and SDSB/ signals. At that point the TMA has complete control to perform its DMA operation.

To return control to the CPU, the TMA first disables its own data-out, address and status lines, then re-enables the CPU's control lines, and simultaneously, its data-out, address and status lines. The TMA then releases its control line and makes false the HOLD/ signal, thus returning full control to the CPU.

So far, the process has been described as if only one temporary master wanted control of the bus. There can be up to 16 temporary masters on the bus. When there is more than one temporary master, they use the four DMA lines to decide who gets to assert HOLD/. Any device requesting the bus places its TMA priority level on the bus, and circuitry on the device decides if it has the highest priority. The device with the highest priority ( $\emptyset$ F hex is highest) asserts HOLD/. It removes its priority from the DMA lines when it receives pHLDA from the permanent master.

The features associated with the intelligent channel on the controller make it exceptionally desirable in multi-tasking and multi-user applications. In fact, many were tailored to enhance the performance of Morrow Designs new, powerful DECISION I multi-processing IEEE 696/S-100 machine. The DJDMA is an integral part of this advanced microcomputer system which incorporates many of the concepts originally introduced by IBM in their famous 370 series mainframes.

The DJDMA can boot itself up on the bus and even has a primitive serial port which is intended for diagnostic purposes or possibly even integrating the controller into a larger S-100 system that has I/O that the boot disk is not aware of. Under no circumstances can it be used as a general purpose serial port to the system, however, since it is inactive during disk activity.

All in all, there is nothing on the market in the way of an S-100 bus floppy disk controller that comes anywhere near the performance and versatility of the DJDMA. For that matter, we here at Morrow Designs know of no other floppy disk controller on **any** bus that can match the DJDMA in price, power, performance, and flexibility.

Good luck with this product. One of the purposes of this document is to detail how the DJDMA controller can improve the speed and performance of your system. If we've missed anything, please let us know.

#### 2. PROGRAMMING SPECIFICATIONS

## 2.1. The Channel Concept

The IBM 370 mainframe was the first computer system to make use of the channel concept. In the traditional setting, an I/O controller, even one with direct memory access ability, was normally sent commands one at a time. Status was then reported through I/O ports after a command had completed.

One of the things a Direct Memory Access Controller does (and should do well) is communicate with main memory. Having realized this, someone very clever at IBM reasoned that if a controller could communicate with memory all that easily, why shouldn't it pick up its commands from memory as well? For that matter, why not have it lay down its status information in the CPU's main memory also?

Once the idea of picking up one command from memory is accepted, it is only a small step to think about placing strings of commands in memory and having the controller begin treating memory in the same way as the CPU does itself! That is, memory should be used for both instructions and data.

There is one detail missing in the above discussion. How is the controller to be started and stopped? A CPU starts running when power is turned on and continues (in theory) forever. But then there is the situation of a device whose primary job it is to transfer information to and from main memory and a mass storage device of some kind; it should remain idle until the CPU tells it otherwise.

A possible solution to the problem above is to have the device sample a memory location for a start command. At power-up, however, solid state memory does not have a predictable pattern. A start command could be present before it was actually issued by the CPU. The only foolproof way to issue a start command is through an I/O port. But doesn't that put us right back where we started? Actually, no.

It takes very little I/O circuitry to issue a simple pulse which can serve as a start command. It is also a small price to pay in cost and circuit board real estate for the flexibility and efficiency that is obtained.

Stop commands are much easier. Simply build an instruction into the controller's command set that forces it back to the idle state it was in just prior to the initial start pulse issued by the CPU.

Obviously, a channel type of controller needs some kind of onboard intelligence. At the time that IBM first built this kind of device, it was expensive both in terms of dollars and in circuit board real estate to implement this intelligence. Today

#### Programming Specifications

however, the situation is quite different. Microprocessors are inexpensive and take only a modest amount of space on a circuit board.

In theory, the only limitation to the power and flexibility of a channel driven controller is the size of the memory local to the resident microprocessor. Since memory is getting denser and cheaper, it would seem that time will favor the channel approach to I/O controllers.

#### 2.2. The Start Channel Command

Just as in the general case discussed above, there is a single primitive I/O port on the DJDMA. It resides at location EF (hex) unless a custom unit has been ordered with a special I/O address. This port's only purpose is to send start pulses to the DJDMA controller. Any output instruction to port EF (hex) starts the DJDMA. It doesn't matter what value is sent nor does it matter what kind of device sends the data. Any time any output reference is made to this port by the main CPU permanent master, or even by a temporary master, the DJDMA begins fetching and executing commands. Where these commands come from and how they work is taken up below.

## 2.3. The Channel Command Address

When the DJDMA first powers up or is reset, there is a three-byte pointer initialized in its local memory. This pointer determines where the controller picks up its first command when a start pulse is issued via I/O port EF (hex).

There are actually two of these three-byte values the DJDMA maintains. The first points to where it should start its command sequence. The second points to where it should get its next command in the event that the current one is not a halt command. The user needs to be aware of both of these pointers as he sets up command sequences for the controller to execute.

The second pointer has the same function as the program counter of the main CPU: it always points to the next command that the controller will execute. The first pointer is similar to the value forced into the program counter (PC) of the main CPU when a reset signal is issued. In most cases, a reset signal forces a Ø into the PC. The processor commences to fetch instructions at this value.

The same is true for the DJDMA, except that the value is not zero. Also, unlike the CPU, this initial location can be changed by a sending the proper command to the controller. The initial location that the DJDMA controller begins fetching commands from is 50 (hex). The command that alters this starting location is described in the next section.

#### 2.4. Command Structure

Commands to the DJDMA controller are at least two bytes long. The first byte is always the command code. Parameter lists follow the command byte (if needed) and the command status byte (if needed) comes at the end of the command string. The length of a command string varies with the command. Unless a branch in channel command is issued, commands must be arranged in memory one after the other with no gaps between the end of one command and the beginning of another. Sequences of commands must be terminated with either a controller halt command or a branch in channel command. If a sequence ends with a branch in channel command, another sequence of commands must be present at the location specified in the address parameter list of the branch in channel command.

#### 2.5. DJDMA Controller Commands

The Disk Jockey DMA controller recognizes the following commands:

- SET DMA ADDRESS
- READ A SECTOR
- WRITE A SECTOR
- SENSE DRIVE STATUS
- SET INTERRUPT REQUEST
- SET ERROR RETRY COUNT
- READ TRACK
- WRITE TRACK
- OUTPUT SERIAL PORT
- SERIAL INPUT ENABLE/DISABLE
- CONTROLLER HALT
- BRANCH IN CHANNEL
- SET CHANNEL ADDRESS
- SET TRACK SIZE
- SET DRIVE DESELECT/HEAD UNLOAD TIMEOUT
- SET LOGICAL DRIVE
- READ CONTROLLER MEMORY
- WRITE CONTROLLER MEMORY
- BRANCH TO CONTROLLER ROUTINE

The last three commands require great care to use. They are used to format diskettes and will be used to support media formats which are not yet implemented. Improper use of any of the last three commands could produce unpredictable results and may cause the loss of information on write-enabled diskettes in drives connected to the controller. It could also cause the controller to be inoperative until a bus reset is performed.

Morrow Designs will have a separate document (at extra cost) that describes the firmware on the DJDMA controller. This information should be available at the end of first quarter 1982 or early second quarter. Thus, users with special applications will have a way to extend the command structure of the DJDMA controller. However, extended commands will not be supported by Morrow Designs and we cannot stress too strongly that efforts in this direction will require a great deal time and expertise to complete and debug.

## 2.6. Controller Command Specifications

Specifications for each of the controller commands are described in the following sections. In many instances, examples are given to fully illustrate use of the command.

#### 2.6.1. SET DMA ADDRESS

Command	code:	23	(hex)
Command	length:	4	bytes
Command	parameter list length:	3	bytes
Command	status list length:	Ø	bytes

The command length is four bytes. The first byte is the command code: 23 (hex). The next three bytes specify a 24-bit address in main memory where data is written to or read from during subsequent disk transfers. This field must be arranged so that the least significant byte of the address directly follows the command byte. The byte of next highest significance follows. The highest order byte of the address is last. The last byte specifies an extended page as defined in the proposed IEEE standard for the S-100 bus and allows memory addressing to be extended to 24 million bytes.

In systems that do not support this new extended addressing, the value of this high order byte is not important. However, it must be present - whether it is used or not. Other commands which have three byte address fields in their parameter list require the same byte significance order as described above. The firmware that processes commands on the DJDMA expects all address fields to be three bytes long - even if only two of the three have effect on the address bus of the system.

The following example is a command that sets the DMA address of the controller to location 80 (hex) - the default disk data buffer of the popular CP/M operating system:

23 80 00 00 (hex).

## 2.6.2. READ SECTOR

Command code: 20 (hex)
Command length: 5 bytes
Command parameter list length: 3 bytes
Command status list length: 1 byte

The three-byte parameter field following the command code consists of

- l. track
- 2. side/sector
- 3. drive

in that order. The side select is encoded in the high order bit of the sector field and merged together to form the second byte in the parameter list. The third byte determines which of eight possible drives are read. If the system has been booted up from a  $5\ 1/4$  inch drive, drives Ø through 3 specify this; drives 4 through 7 specify 8 inch drives. If the system has been booted from an 8 inch drive, the numbering is reversed with the first four being 8 inch drives and the last four being  $5\ 1/4$  inch. The following example is a command that reads data from sector 3 of track 5 on side 1 of drive Ø:

#### 20 05 83 00 00

The last zero is provided so that the controller can fill in the status of the transfer after it has completed the read. Here is a second example that reads sector 2 from track 6 on side Ø of drive 1:

#### 20 06 02 01 00

Again, the last byte is for status reporting and it must be there.

The length of the sector (and consequently a valid range of sector values) depends on what size drive is being addressed and how the media has been formatted. In the media currently supported, the following sector values and data field lengths are relevant:

```
5 1/4" hard sectored single density: \emptyset - 9 256 bytes 5 1/4" hard sectored double density: \emptyset - 9 512 bytes 8" soft sectored single density: 1 - 26 128 bytes 8" soft sectored double density: 1 - 26 256 bytes 8" soft sectored double density: 1 - 15 512 bytes 8" soft sectored double density: 1 - 8 1024 bytes
```

The numbers in the above list are all decimal. The sector size, density, and valid range of values for the sector

number are all determined automatically by the controller. The controller can inform the system of these parameters by executing the SENSE DRIVE STATUS command which is taken up below. These details are presented here because it is necessary to know how much space the controller will use when data is read from the disk into main memory. Also, an error occurs if incorrect values are specified for the sector, track, or drive.

All 8 inch drives presently have 77 tracks numbered  $\emptyset$  through 76. This is not the case with 5 1/4 inch drives. Some have 35 tracks numbered  $\emptyset$  through 34, others have 40 tracks numbered  $\emptyset$  through 39, and finally, the new double track density 5 1/4 inch drives have 80 tracks numbered  $\emptyset$  through 79. The default value for 5 1/4 inch drives on the DJDMA is 40. However, this value can be changed by executing a SET TRACK SIZE command which is discussed below.

The last byte in the read sector command is called the status byte. This byte should be filled with some value other than what the controller might use when it reports status after the command is completed. A  $\emptyset$  is ideal since the controller does not use this value. For that matter, it does not use FF either. Either of these values are handy since they can be tested easily. By testing the status byte, the system can determine when a read command (among others) has completed. Below is a list of status byte codes along with their meanings. All values are in hex.

## Table 2-1. Status Byte Codes

4Ø -	normal completion - no errors
8Ø -	improper command code
81 -	illegal disk drive value
82 -	drive not ready
83 -	illegal track value
84 -	unreadable media
85 <b>-</b>	improper sector header - no sync byte
86 -	CRC error in sector header read
87 -	seek error
88-8D -	compare error in sector header scan
8E -	CRC error in data field
8F -	illegal sector value for current media
9Ø -	media is write protected (writing only)
91 -	lost data - DMA channel did not respond
92 -	lost command - channel did not respond
	-

The above list is complete and applies to any command that that reports status in its last byte. Not all codes apply to all commands. For example, 90 (hex) never appears as the status reported by the READ SECTOR command.

## 2.6.3. WRITE SECTOR

Command	code:	21	(hex)
Command	length:	5	bytes
Command	parameter list length:	3	bytes
Command	status list length:	1	byte

The three-byte parameter field and the status byte have the same properties as those in the read sector command. All the items discussed in the read sector command apply to the write sector command with the exception that the write sector command can report a media write protect error (90 hex).

## 2.6.4. SENSE DRIVE STATUS

Command	code:	22	(hex)
Command	length:	6	bytes
Command	parameter list length:	1	byte
Command	status list length:	4	bytes

The single byte in the parameter list specifies a drive. Legal values range from Ø to 7. The last byte of the status list has codes which were listed above in the READ SECTOR command. The first three bytes of status are peculiar to a specific drive and are detailed below. However, unless the last status byte contains a 40 (hex), the preceding three bytes do not accurately reflect the condition and characteristics of the drive whose status was supposed to be sensed.

If any value other than 40 (hex) is present, nothing can be learned from the first three status bytes. When the final byte contains a 40 (hex), the first three describe characteristics and status concerning the drive specified in the parameter byte of the command.

## Table 2-2. STATUS BYTE 1: Drive Characteristic Byte

Each bit in this byte describes a different characteristic of the drive specified in the parameter field of the command.

- Bit Ø Information internal to the controller.
- Bit 1 If the media is hard-sectored, this bit is a 1. When the media in the drive is soft-sectored this bit will be a  $\emptyset$ .
- Bit 2 If the drive is 5 1/4 inch, this bit is a 1. If the drive is 8 inch, the bit is a 0.
- Bit 3 If the drive has a DC motor with an ON/OFF switch, this bit is a 1. If there is no ON/OFF switch, or if the drive motor is AC, this bit is a Ø.
- Bit 4 If the media in the drive is double density, this bit is a l. It is Ø only if the media is single density.
- Bit 5 If this bit is a 1 there is no "drive ready" signal supplied by the drive. For drives with no "ready" signal, the DJDMA firmware tests for the presence of sector/index holes. If the drive has an active "ready" signal, this bit is a Ø.
- Bit 6 If there is no "head load" command line to the drive, the controller assumes that the head(s) are always loaded against the media and this bit is a l. If there is a "head load" command line to the drive, this bit is a Ø.
- Bit 7 If the head(s) are currently loaded against the media, this bit is a 1. If the head(s) are not loaded, this bit is a 0.

## Table 2-3. STATUS BYTE 2: Sector Length Code - 0, 1, 2, or 3

The Ø indicates a sector length of 128 bytes, 1 stands for a length of 256 bytes, 2 means that the length is 512 bytes, and 3 indicates that the sector is 1024 bytes long. These are all decimal numbers.

## Table 2-4. STATUS BYTE 3: Drive Status/Characteristic Byte

There is an input port on the controller which can examine status signals transmitted directly from the selected drive.

The third status byte is a direct image of this port.

- Bit Ø Used internally by the controller and is of no meaning to the system.
- Bit 1 Current status of the serial input line from an RS-232 device which may be attached to connector P3, the serial port of the controller.
- Bit 2 This bit indicates that a double-sided 8 inch drive is currently selected and that double-sided media is present in the drive. This line is not driven by 5 1/4 inch drives; thus, an indirect means must be employed to determine if a 5 1/4 inch drive is double-sided and has double-sided media in it.
- Bit 3 Currently not used.
- Bit 4 This is the index/sector hole indicator. If this bit is a 1, the drive has sensed the presence of either an index hole or a sector hole.
- Bit 5 If this bit is a 1, the head(s) of the drive are at Track Ø. If the head(s) are positioned over some other track, this bit is a Ø.
- Bit 6 This bit is a l if the media in the drive is write protected. A zero indicates that the media is not write protected and disk write commands do not produce "write protect" errors.
- Bit 7 This is the drive ready bit. Most 5 1/4 inch drives have no signal on this line; thus, it is not a good "drive ready" indicator in this case.
  - All 8 inch drives produce a "ready" signal at this bit. If the current drive is an 8 inch and this bit is 1, the drive is "ready" to accept read, write, or step commands. If it is a Ø, the 8 inch drive is not "ready" and will not respond to commands from the controller.

#### 2.6.5. SET INTERRUPT REQUEST

Command	code:	24 (hex)
Command	length:	2 bytes
Command	parameter list length:	Ø bytes
Command	status list length:	l byte

This command generates an interrupt to the system bus. There is a bus driver on the DJDMA circuit board whose output terminates at a jumper pad near the lower edge of the board (the exact location is described later in the manual). This jumper pad is arranged so that the driver can be connected to the main interrupt line of the system bus (PINT\*) or any one of the eight vectored interrupt lines (VIØ\*, VII\*, ... VI7\*).

The controller is shipped from the factory with the driver uncommitted. If the DJDMA is to generate interrupts to the system, this driver must be connected to one of the nine interrupt lines. If the driver is not connected, the INTER-RUPT REQUEST command causes the controller to pause until another start pulse is issued by the system. However, once an INTERRUPT REQUEST command is executed, the controller is put into a special state where the board responds differently to the start pulse than it usually does.

Normally a start pulse causes the controller to begin fetching commands at the location specified by the most recent channel command word address. When the DJDMA executes an INTERRUPT REQUEST, it activates the interrupt bus driver on the circuit board. It then pauses with this bus driver still active.

Upon receipt of the next start pulse, the controller turns off the bus driver generating the interrupt and fetches the command which immediately follows the interrupt request command. The controller thus treats the first start pulse issued after the interrupt request command has completed as an INTERRUPT ACKNOWLEDGE handshake signal. This is the only circumstance in which a start pulse to the controller does not cause the command pointer to be reset.

The system can test the status byte following the command code to determine when the command has completed. When the command completes, it fills the status byte with a 40 (hex). When the interrupt request bus driver is not connected, an interrupt request command causes the controller to pause until the next start pulse is received, at which time it resumes executing commands where it left off.

#### 2.6.6. SET ERROR RETRY COUNT

Command	Code:	28	(hex)
Command	length:	2	bytes
Command	parameter list length:	1	byte
Command	status list length:	Ø	bytes

This command specifies how many times a sector is read in the event that a CRC error occurs in the data field. At least one read always takes place, so the smallest value that should appear in the parameter byte is a l. This value can be as high as 255 (decimal). The default value is 10 (decimal).

This command's main purpose is to ensure that the value can be made smaller for diagnostic purposes. It is also useful when a diskette becomes worn and data recovery becomes more difficult. In this case, the value is made larger.

## 2.6.7. SET LOGICAL DRIVE

Command	code:	2E (hex)
Command	length:	3 bytes
Command	parameter list length:	l byte
Command	status list length:	l byte

This command allows the user to change the logical numbering assigned to the 8 inch and  $5\ 1/4$  inch drives. The default values assigned the the 8 inch drives are Ø through 3, while the  $5\ 1/4$  inch drives are assigned values 4 through 7.

If a 4 appears in the parameter list of this command, the 5 1/4 inch drives are assigned drive values  $\emptyset$  through 3, while the 8 inch drives have their values changed to 4 through 7. A  $\emptyset$  in the parameter field reverses these values to the original default values. There is no status byte associated with this command and bit-2 in the parameter field is the only part of the byte examined by the command.

The status byte reported by the command reflects the logical value of the first physical 8 inch drive prior to the execution of the SET LOGICAL DRIVE command. If the status is 40 (hex), the previous logical value of the first physical 8 inch drive was 0. If the status is 44 (hex), the old value was 4.

The logical values assigned to the drives are also affected by performing a bootstrap operation which is discussed later.

## 2.6.8. SET HEAD UNLOAD/DRIVE DESELECT TIMEOUT

Command	Code:	2F	(hex)
Command	length:	2	bytes
Command	parameter list length:	1	byte
Command	status list length:	Ø	bytes

In order to conserve power and maximize diskette life, during periods of disk inactivity the controller unloads the drive head(s) and deselects the drive after a certain number of revolutions of the diskette. Normally, the controller waits sixteen revolutions before it deselects a drive. This command allows the user to change this situation. The value in the parameter list determines how many revolutions occur after no disk activity before the head(s) are unloaded and the drive is deselected. A disk transfer operation requires more time if the drive is not selected and so, under certain conditions, it may be desirable to extend the time before a drive is deselected after a transfer occurs. This command makes it possible to affect this situation. The value in the parameter field should be between 1 and 255 (decimal). However, when the heads are loaded for extended periods of time with the motor running, diskette media life is shortened considerably.

#### 2.6.9 READ TRACK

Command	code:	29	(hex)
Command	length:	8	bytes
Command	parameter list length:	6	bytes
Command	status list length:	1	byte

This command reads an entire track into main memory starting at the value specified by the most recent SET DMA ADDRESS command. The transfer begins with the first full sector encountered by the controller. Thus, the buffer may not fill from the beginning.

As an example, suppose that the diskette had eight 1024 byte sectors and the first full sector of data encountered was Sector 6. In this case the last 3072 bytes of the buffer would be filled with Sectors 6, 7, and 8. The DJDMA memory pointer would then be reset to the start of the track buffer and Sectors 1 through 5 would be transferred.

The first three bytes of the parameter list specify

- 1. track
- 2. side
- 3. drive

in that order. The side bit must appear in the most significant bit of the byte. Thus, the second byte in the parameter list is either  $\emptyset$  or  $8\emptyset$  (hex). The last three bytes of the parameter list form a memory pointer to a sector table.

There must be an entry in this table for each sector on the track.

As an example, if the diskette in the selected drive had 512 byte sectors, there would be fifteen entries and the table length would also be fifteen. This table should be initialized with Øs, 80s (hex), or FFs (hex).

As a sector of the track is read, the controller fills the byte of the table corresponding to the sector with status information concerning that particular sector (assuming the initial entry was  $\emptyset$ ). Thus, the system can determine error information individually, sector by sector.

If the controller encounters an FF (hex) entry in the sector table, it skips that sector which corresponds to the entry.

If a whole section of the table has FFs, the sectors corresponding to this section are not read.

If the controller encounters an entry in the table of 80 (hex), the READ TRACK command terminates at that point. An example should illustrate these ideas.

Suppose side 1 of track 23 (decimal) is to be read into a track buffer starting at location 00E000 (hex) from drive 2 and that a set DMA address command with this value has already been executed. Suppose also that there are 1024 byte sectors on the diskette and that the sector table is to immediately precede the track buffer in memory. The command to read the track would then appear as follows:

#### 29 17 8Ø Ø2 F8 DF ØØ ØØ

The sector table address of  $\emptyset\emptyset$ DFF8 (hex) has a value of eight less than  $\emptyset\emptyset$ E $\emptyset\emptyset\emptyset$  (hex) since there are eight sectors on the track of the diskette. The last byte (indicated with a value of  $\emptyset\emptyset$ ) is the overall status byte for the command. The status codes are the same as the READ SECTOR COMMAND where they are listed.

## 2.6.10. WRITE TRACK

Command	Code:	2A	(hex)
Command	length:	8	bytes
Command	parameter list length:	6	bytes
Command	status list length:	1	byte

The write track command is similar to the READ TRACK command. The six bytes of the parameter list are exactly the same and even the sector table entries work the same. Normally, the table has 0s as entries. Sectors that are not to be written (or rewritten) are marked with FFs (hex) while an 80 (hex) causes the command to terminate.

#### Command Specifications

As with the read track command, the starting address of the track buffer is initialized with a SET DMA ADDRESS command.

## 2.6.11. OUTPUT TO SERIAL PORT

Command code: 2B (hex)
Command length: 3 bytes
Command parameter list length: 1 byte
Command status list length: 1 byte

This command communicates with the output portion of the bit serial port on the DJDMA. The parameter byte is filled with the ASCII value that is to be transmitted to the RS-232 device connected to the port. The status byte should be initialized to either  $\emptyset$  or FF (hex). The command fills the status byte with a  $4\emptyset$  (hex) when all eight data bits and two stop bits have been transmitted.

The speed of this serial port is 9600 baud and cannot be changed. Also, it is vital that the system refrain from sending new start pulses to the controller until this command has completed. Otherwise, transmission of the serial stream is aborted before any or all of the bits have been sent.

The main purpose of the port in this subsystem is to allow a user to boot-up in a system where I/O devices are not defined on the boot diskette. This port is not adequate as a system consul port and will cause the controller to run less efficiently while the port is active (there is no disk activity while the serial port is engaged in data transmission). Input serial data can also be easily lost if the controller is supervising data transfer to or from a disk drive.

The input side of this serial port does not work the same as the output and is discussed in the next command.

## 2.6.12. SERIAL INPUT ENABLE/DISABLE

Command Code: 2C (hex)
Command length: 2 bytes
Command parameter list length: 1 byte
Command status list length: Ø bytes

This command enables or disables input from the bit serial RS-232 port on the controller. Serial input operates in a slightly different manner than serial output. If the input side of the port is enabled, characters received by the port are deposited at location 00003E (hex).

After loading a new character at this location, the controller writes 40 (hex) at location 00003F (hex). This second location serves as a status flag for serial input and should be reset to some other value after reading the character.

In the enable/disable command, the value of the parameter byte determines whether the port is to be enabled or disabled. A Ø in this byte instructs the controller to turn off the port, while a l forces the DJDMA to enable input. At boot-up, input is enabled, but if there is no terminal connected to the board, it is automatically disabled.

#### 2.6.13. CONTROLLER HALT

Command	code:	25	(hex)
Command	length:	2	bytes
Command	parameter list length:	Ø	bytes
Command	status list length:	1	byte

This command is used to halt the DJDMA controller. There are no parameters. The status byte should be initialized to 0 or FF (hex). The controller fills this byte with a 40 (hex) when the command completes. As mentioned previously, this command resets the command pointer. Hence, the next start pulse causes the controller to begin fetching commands from the channel command word address which has an initial value of 000050 (hex). This value can be changed with a command that is described below.

#### 2.6.14. BRANCH IN CHANNEL

Command	code:	26	(hex)
Command	length:	4	bytes
Command	parameter list length:	. 3	bytes
Command	status list length:	Ø	bytes

The three parameter bytes specify a branch address for the controller. This address is the location from where the controller fetches its next command. The address bytes are arranged so that the low order byte immediately follows the command code, the middle order byte is next and the high order byte is last. There is no status code and immediately after execution, the controller picks up the next command from the branch address.

#### 2.6.15. SET CHANNEL ADDRESS

Command	code:	27	(hex)
Command	length:	4	bytes
Command	parameter list length:	3	bytes
Command	status list length:	Ø	bytes

The three parameter bytes of this command specify a memory address. After this command has executed, start pulses from the system cause the controller to fetch its first instruction at this address. The order of the bytes is the same as the branch in channel command. There is no status byte associated with this command.

#### 2.6.16. SET TRACK SIZE

Command Code: 2D (hex)
Command length: 4 bytes
Command parameter list length: 2 bytes
Command status list length: 1 byte

This command allows the system to change the number of tracks that the controller assumes are on a disk drive. The first byte in the parameter list describes a drive and should have values between Ø and 7. Other values cause the command to return an error and not change the track value of any drive.

The second byte must contain a hex number which is **one larger** than the largest numerical track on the diskette. For 35 track drives, this value is 35 since the track numbering starts at zero. For the same reason, the value is 40 for 40 track drives, 77 for 77 track drives, and 80 for 80 track drives. (All the numbers used in this paragraph are decimal. They must be changed to hexadecimal when incorporated into the command string.)

It is possible to damage a drive if seeks are performed to tracks which extend beyond the boundaries of the seek mechanism. The controller has no way to determine if a particular value is improper for a given drive. The user must exercise care in executing this command and Morrow Designs takes no responsibility for damage that occurs through its misuse.

#### 2.6.17. READ CONTROLLER MEMORY

Command Code: AØ (hex)
Command length: 8 bytes
Command parameter list length: 7 bytes
Command status list length: Ø bytes

The first three bytes of the parameter list specify a main memory address with bytes in ascending order (just like the other commands that required a three-byte address field.)

The next two bytes specify a count which can have values anywhere between Ø and FFFF (hex). The last two bytes specify an address in the memory of the on-board Z-80A microprocessor. This command transfers local memory to main memory which allows the main CPU to read the controller's memory. It is not advisable to read locations 400l (hex), 800l (hex), A000 (hex), etc., since this type of reference causes the controller to hang waiting for data from a drive when none is selected. The only way to reliably recover from this fault is to issue a reset to the system. Morrow Designs does not recommend use this command and does not support applications that make use of this command or the two that follow. This command reports no status.

#### 2.6.18. WRITE CONTROLLER MEMORY

Command Code:

Command length:

Command parameter list length:

Command status list length:

Al (hex)

8 bytes

7 bytes

The first three bytes of the parameter list specify a main memory address in ascending order (just like the other commands that required a three-byte address field.)

The next two specify a count that can range between  $\emptyset$  and FFFF (hex).

The last two bytes specify an address in the memory space of the on-board Z-80A microprocessor. This command transfers data from main memory to the memory of the controller. There are only 1024 bytes of RAM on the controller board. This RAM starts at location 1000 (hex). The only locations safe to write in are between 1030 and 127F (hex). Writing in other locations produces unpredictable results and can lead to loss of data on diskettes which are not write protected and are inserted in drives connected to the controller. Morrow Designs does not support the use of this command. This command is used in diskette format programs (included in this manual) but we strongly recommend that it not be used for other purposes). There is no status byte associated with this command.

## 2.6.19. EXECUTE CONTROLLER ROUTINE

Command Code:

Command length:

Command parameter list length:

Command status list length:

### A2 (hex)

### bytes

### bytes

The two bytes in the parameter list specify an address in the memory space of the on-board Z-80A microprocessor. This command forces the on-board processor to branch to and begin executing instructions at this address. As with the previous command, it is extremely dangerous and should not be used by anyone except those well versed with the inner workings of the controller. The status list length is given as 0+ bytes because the length and type of status varies depending on the nature of the routine at the specified address. As with the previous two commands, Morrow Designs does not support use of this command.

## 2.7. Command Summary

The following tables summarize commands that are both supported and unsupported by the DJDMA.

## Table 2-5. Supported Commands

- Set DMA (low, med, high)
- Read Sector (track, side/sector, drive, status)
- Write Sector (track, side/sector, drive, status)
- Sense Status (dstatl, dstat2, dstat3, status)
- Set Interrupt Request (status)
- Set Error Retry Count (count)
- Set Logical Drive (drive, type)
- Set Head Unload/Drive Deselect Timeout (revolution count)
- Read Track (track, side, drive, low, med, high, status)
- Write Track (track, side, drive, low, med, high, status)
- Serial Port Output (ASCII byte)
- Serial Input Enable/disable (control byte)
- Controller Halt (status)
- Branch in Channel (low, med, high)
- Set Channel Address (low, med, high)
- Set Track Size (drive, hitrack)

## Table 2-6. Unsupported Commands

- Read CMemory (tlow, tmed, thigh, lcnt, hcnt, slow, shigh)
- Write CMemory (slow, smed, shigh, lcnt, hcnt, tlow, thigh)
- Execute Controller Routine (low, high, ..., ...)

#### 2.8. Status Codes

STATUS CODE

The following table summarizes the DJDMA status codes.

## Table 2-7. Status Code Summary

DESCRIPTION

	Normal completion - no error encountered
	Improper Command Code
	Improper Disk Drive Value
	Disk Drive Not Ready
	Improper Track Value
84	
	<pre>Improper Sector Header - No Sync Byte(s)</pre>
86	CRC Error in Sector Header Scan
87	Seek Error
88 <b>-</b> 8D	Compare Error in Sector Header Scan
8E	CRC Error in Data Field
8F	Improper Sector Value
90	Media Write Protected
91	Lost Data - DMA Channel did not respond
92	Lost Command - Channel did not respond

## 3. IEEE 696 (S-100) BUS CONSIDERATIONS

The DJDMA controller has been designed to meet the IEEE/696 proposed standard for the S-100 bus and will operate properly in any S-100 mainframe which meets this proposed standard and can accommodate temporary bus masters. In fact, the DJDMA runs in most existing S-100 systems in operation today. However, we cannot guarantee that the controller will operate in a system unless it meets all the specifications contained in the IEEE/696 document.

In transferring data from a floppy disk directly into main memory, the DJDMA assumes that the permanent master in the system will respond to bus requests by the controller fast enough so that data will not be lost. If an 8 inch double density drive is connected to the controller, a byte of data is read or written every 16 microseconds.

The transfer rate for single density 8 inch drives and double density  $5\ 1/4$  inch drives is a byte every 32 microseconds.

Single density  $5\ 1/4$  inch drives have a transfer rate of one byte every 64 microseconds. If some device, such as a front panel, holds the READY line of the bus down for extended periods during disk transfers, data is lost and the controller cannot function properly.

Morrow Designs assumes that the user has made the proper determination concerning the ability of his system to respond to bus requests from the DJDMA so that data is not lost during disk transfers. Morrow Designs is not responsible for operation of the controller in systems that cannot respond to bus requests at least as fast as those detailed above for the various types of floppy disk drives.

## 4. INTERRUPTS

At the lower left area of the DJDMA circuit board, just above the edge connector fingers, is a jumper area designed so users can connect the board's interrupt request bus driver to one of the nine interrupt request lines: VIØ\*, VI1\*, VI2\*, VI3\*, VI4\*, VI5\*, VI6\*, VI7\*, or PINT\* (See the component layout for an illustration of this area).

If the system does not use interrupts, there is no need to connect J3 to any of these lines. If J3 is not jumpered, it appears to the system that the controller has entered a pause state when it executes an interrupt request command. All activity stops (just as it does after a halt command). When the next start pulse is sent to the controller, it picks up its next instruction from the memory location immediately following the status byte of the interrupt request command (this is not the same as a halt command).

The DJDMA is shipped from the factory without any jumpering between J3 and the interrupt request lines. If the controller is to generate interrupt requests, the user must determine which of the nine possible connections is appropriate for his system. The DECISION I user reference manuals contain information about how the DJDMA communicates with the interrupt controller on the MULT-I/O and WUNDERBUSS I/O boards, and should serve as an example of how interrupts from the DJDMA could work in other systems.

## 5. I/O CONNECTORS

Refer to the component layout drawing included in this manual for a more complete understanding of the discussion in this section.

There are three I/O connectors at the top of the DJDMA circuit board: Pl, P2, and P3.

P3 is at the top left-hand side of the board and is the connector for the bit serial RS-232 port. It has three pins, numbered 1 through 3 from left to right. Pin-1 is the RS-232 ground signal, pin-2 is the input and pin-3 is the RS-232 output signal.

To the right of P3 is P2. P2 has 34 pins and is used to connect  $5\ 1/4$  inch drives to the controller. The pins are arranged in two rows - the odd numbered pins being just above the even numbered ones. The pins are numbered 1 through 33, odd from right to left, and 2 through 34, even from right to left. All the odd numbered pins are connected to ground while the even numbered pins carry information to and from  $5\ 1/4$  inch floppy disk drives.

Pl is the right-most connector and has 50 pins. This connector is used to connect 8 inch drives to the controller and has pins arranged in two rows, the same as P2. The upper pins are odd and are numbered 1 through 49, right to left. The lower pins are even and are numbered 2 to 50, right to left. As before, all odd pins are grounds while even pins carry signals between the controller and 8 inch drives.

#### 6. JUMPERED SETTINGS

Refer to the component layout drawing included in this manual for a more complete understanding of the discussion in this section.

## 6.1. EPROM Replacement

The jumpered setting at J1 (located in the upper right hand corner of the board) is factory set B to C for a 2732 EPROM. It may be jumpered A to B, effectively replacing it with a 2716 EPROM. But please note that the factory setting must be maintained for proper system operation. The optional setting reduces the address space available and is only to be used in special, limited applications.

## 6.2. Bootstrap Program

J2 (located in the lower mid-section of the board) is jumpered B to C for conditional bootstrap operation. This mode is used for the Decision I and controllers are shipped from the factory with a jumper between these two pins.

J2 is jumpered A to B for non-bootstrap mode in systems which cannot allow a temporary master to hog the bus and intend to boot the DJDMA controller by external means.

#### 7. BOOTSTRAP LOAD

The DJDMA performs an automatic bootstrap load at reset or poweron if J2 is jumpered B to C and a shunt jumper is placed between pins 2 and 3 of P3, or if a terminal is connected to P3. In either case, the controller halts the main CPU by taking control of the bus and reads the first 38 (hex) locations in main memory into its own local memory. Next it loads Øs into these first 38 (hex) bytes and places a short, 19 byte (decimal) handshake routine between ØØØØ38 and ØØØØ4A (hex). The bus is then released. When the main CPU executes the first part of the handshake routine, the controller restores the first 38 (hex) locations of main memory to its original state. Next, 8Ø (hex) bytes are loaded between ØØØØ8Ø and ØØØØFF (hex) from the first sector on Track Ø of the disk. Finally, the controller writes a control byte to the handshake routine which causes the main CPU to branch to location ØØØØ8Ø (hex). A listing of the 19-byte handshake routine is given below.

Table 7-1. 19-Byte Handshake Routine

000038	21 4A ØØ	START:	LXI	H,4A
ØØØØ3В	36 ØØ		MVI	M,Ø
ØØØØ3D	7E	LOOP:	MOV	A,M
ØØØØ3E	в7		ORA	Ά
ØØØØ3F	CA 3D ØØ		JZ	LOOP
000042	FE 4Ø		CPI	4ØH
000044	C2 3D ØØ		$\mathtt{JNZ}$	LOOP
ØØØØ47	C3 8Ø ØØ		$\mathtt{JMP}$	8ØH
ØØØØ4A	FF		DB	ØFFH

The controller will boot from either the first drive connected to the 8 inch port or the first drive connected to the 5 1/4 inch port. The decision as to which port to choose is determined by testing for a "drive ready" signal. The 8 inch port is tested first. The controller will alternately continue to test for "drive ready" indefinitely to allow the user time to insert a diskette. This is evidenced by the indicator lights on the disk drives. They will alternately blink as the controller checks for the ready signal.

#### 8. BOOTING THE DJDMA

The following is the proper procedure for booting the DJDMA:

- 1. Open the door of any drive the DJDMA could boot from.
- 2. Insert a bootstrap diskette in the boot drive WITHOUT closing the driver door.
- 3. Depress the RESET switch.
- 4. While the RESET switch is depressed, close the drive door.
- 5. Release the RESET switch.

It is possible that the above procedure will have to be repeated twice depending on the value of location  $\emptyset$ .

If a shunt jumper across pins 2 and 3 of P3 is not in place or if a terminal is not connected to P3, the controller powers itself up in normal "cycle steal" mode and waits for commands from the system.

## 9. FORMATTING DISKETTES

There are no firmware commands on the DJDMA to format diskettes for two reasons: Formatting is a dangerous operation. If a diskette is in a drive with valuable information written on it, an accidental format command could destroy this data. The controller is also capable of formatting a wide variety of diskettes and the EPROM is not large enough to accommodate both the command processor code and all of the desirable format routines.

For these reasons, the format routines are loaded from main memory using the WRITE CONTROLLER MEMORY command and executed using the EXECUTE CONTROLLER ROUTINE command. A listing of two format programs for IBM soft-sectored 8 inch diskettes and North Star hard-sectored 5 1/4 inch diskettes appears as an appendix to this manual. These programs are also available on diskettes for a modest cost for those who wish to avoid using controller commands not supported in the field.

When a CP/M operating system is shipped with either a lone DJDMA controller or a disk system which includes a DJDMA controller, there are built-in commands on the system diskette which will format both types of diskettes.

# Parts List

Amount	Function	Description
1 5 1 6	PC board Diode Transistor Transistor	DJDMA 1N914 2N39Ø4 2N39Ø6
2 1 1	Regulator Regulator Regulator	+5 volts +12 volts -12 volts
1 2 1 1 1 2 4 11 1 3 1	Resistor	1K Ohm 1/4W 5% 1 Meg Ohm 1/4W 5% 12K Ohm 1/4W 5% 1.2K Ohm 1/4W 5% 1.5K Ohm 1/4W 5% 18Ø Ohm 1/4W 5% 27K Ohm 1/4W 5% 33Ø Ohm 1/4W 5% 3.3K Ohm 1/4W 5% 3.9Ø Ohm 1/4W 5% 4.7K Ohm 1/4W 5%
1 1 1	Resistor Resistor Resistor	2.0K Ohm 1/4W 1% 20.0K Ohm 1/4W 1% 28.0K Ohm 1/4W 1%
1 1	SIP SIP	180K 1/8W 5% (10-pin) 3.3K 1/8W 5% (8-pin
1	Inductor	4.7uh
1 13 1 1 2 2 1 1 8	Capacitor	.001mf ceramic disk .luf mono cap .01 mylar cap 33pf silver/mica 47pf silver/mica 100pf silver/mica 1200pf silver/mica 620 pf silver/mica luf dip. tant.
1	Crystal	4 MHz
1 1 1	PCB Header PCB Header PCB Header	SIN RT> NHD 3 DIN RT> HD 34 DIN RT> HD 50
2	Slide Jumpers	
2	Screws	632 X 5/16 Pan Phil

# Parts List, Cont.

2	Hex Nuts	632
2 2	Heat Sinks Heat Sinks	Low Profile 3 Fin Slimline 5 prong
1 13 12 2 15 1 1	IC Socket IC Sockets IC Sockets IC Sockets IC Sockets IC Socket IC Socket IC Socket	Low Profile (8-pin) Low Profile (14-pin) Low Profile (16-pin) Low Profile (18-pin) Low Profile (20-pin) Low Profile (24-pin) Low Profile (28-pin) Low Profile (40-pin)
1	IC	1458
2	IC	2114-3 RAM
1 1	IC IC	74Ø4 74Ø6
1 1 1 2 1 1 3 1 2 1 1 4 4 4 1 1 3 1	IC I	74LS02 74LS04 74LS08 74LS10 74LS138 74LS153 74LS221 74LS221 74LS273 74LS279 74LS299 74LS373 74LS374 74LS38 74LS393 74LS75
1 1	IC IC	81LS95 81LS96
1 1 5	IC IC IC	PAL FPLA PROM

## Subject Index

```
BRANCH IN CHANNEL, 17
Board compatibility, 1
CONTROLLER HALT, 17
CP/M data buffer, 6
Command Pointer reset, 17
Command parameter lists, 5
Command status byte, 5
Controller
   DMA channel, 1
   microprocessor, 1
   supervision of data transfer, 1
Cycle steal mode, 24
DJDMA self boot capability, 2
DMA communication with main memory,
Dangers of formatting diskettes, 24
Data recovery, 13
Data transfer,
Drive values, 13
EXECUTE CONTROLLER ROUTINE, 19
Extended addressing, 6
TEEE standards and board compatibilty, 1
Intelligent I/O channel, 1
Interrupt request lines, 12
Jumpering interrupt request lines, 22
Listing of DJDMA Controller Commands, 5
Listing of status byte codes, 8
Listing of valid sector values, 7
```

```
M
Master
  permanent, 1, 4 temporary, 1, 4
OUTPUT TO SERIAL PORT, 16
Permanent master, 1, 4
Port enable and terminal connection, 17
Power-up or reset pointer, 4
Primitive I/O port - DJDMA, 4
Program Counter, 4
READ CONTROLLER MEMORY, 18
READ SECTOR, 7
READ TRACK, 14
Sector transfer sample, 14
SENSE DRIVE STATUS, 9
SERIAL INPUT ENABLE/DISABLE,
                              16
SET CHANNEL ADDRESS, 17
SET DMA ADDRESS, 6
SET ERROR RETRY COUNT, 13
SET HEAD UNLOAD/DRIVE DESELECT TIMEOUT,
SET INTERRUPT REQUEST, 12
SET LOGICAL DRIVE, 13
SET TRACK SIZE, 18
Serial port communication, 16
Start command, 3
Status flag for serial input, 16
Stealing bus cycles, 1
Stop command, 3
Temporary master, 1, 4
Track numbering, 8
```

 $\frac{\mathbf{U}}{\mathbf{U}}$  Undefined I/O devices, 16

WRITE CONTROLLER MEMORY, 19
WRITE SECTOR, 9
WRITE TRACK, 15

 $\frac{\mathbf{Z}}{\mathbf{Z}}$ -80A - memory transfer, 19

SOFTWARE LISTING

9999'	31 Ø59E'	START:	LD	SP, ECODE+3ØH	; initialize the stack pointer
ØØØ3'	21 1030		LD	HL,1030H	;initalize command addresss
ØØØ6'	22 Ø161'		LD	(DOTCMD+1),HL	
ØØØ9'	21 113A		LD	HL, SDADVT	
ØØØC'	22 Ø167'		LD	(ATCMD+1),HL	
ØØØF'	21 Ø16F'		LD	HL, SMESSG	;start of program message
ØØ12'	CD ØllE'		CALL	OUTM	; send the message
ØØ15'	CD Ø12A'		CALL	INPUT	;get response to drive number
ØØ18'	D2 ØØ24'		JP	NC, DATAOK	;test for valid input
ØØ1B'	21 Ø1BA'	DEXIT:	LD	HL, BMESSG	; invalid input message
ØØ1E'	CD Ø11E'		CALL	OUTM	; send the message
ØØ21'	C3 ØØØØ'		JP	START	;go back to start of program
0024'	32 Ø45D'			(SINGLE+1),A	store the drive number in code
ØØ27'	21 Ø1ED'		LD	HL, DMESSG	;type of density message
ØØ2A'	CD ØllE'		CALL	OUTM	; send the message
ØØ2D'	CD Ø12A'		CALL	INPUT	;wait for response
øø3ø.	DA ØØ1B'		JP	C, DEXIT	;test for improper input
ØØ33'	E6 Ø1		AND	1	
ØØ35'	32 Ø32A'		LD		;density encoded in bit Ø
ØØ38'	CA ØØ65'			(DENSTY),A	; save for later use
ØØ3B'	21 Ø225'		JP	Z, SIDE	; skip sector size if single density
ØØ3E'	CD Ø11E'		LD	HL, LMESSG	; sector length message
0041'	CD Ø11E		CALL	OUTM	; send the message
0041	DA ØØ1B'		CALL	INPUT	;wait for input
0044 0047'	FE Ø3		JP	C, DEXIT	;test for improper input
0047 0049'			CP	3	; futher test for improper input
	CA ØØ1B'		JP	Z, DEXIT	;error exit
ØØ4C'	16 ØØ		LD	D,Ø	; form offset into sector table
004E'	5 <b>F</b>		LD	E, A	
004F'	3C		INC	A	;adjust for sector length code
0050'	32 Ø3C5'		LD	(DLCODE-DDFMT+DOUBLE), A	;store in format code
0053	21 Ø16C'		LD	HL, STABLE	
ØØ56'	19		ADD	HL, DE	
0057	7E		LD	A, M	; fetch number of sectors
ØØ58'	32 Ø4Ø7'		LD	(DLAST-DDFMT+DOUBLE),A	;store in format code
ØØ5B'	3E 2Ø		LD	A, 20H	;sector length code is 80,100, or 0
ØØ5D'	87	DCNST:	ADD	A, A	•
ØØ5E'	1 D		DEC	E	;decrement the sector type
ØØ5F'	F2 ØØ5D'		JP	P, DCNST	;test for cycle done
ØØ62'	32 Ø3EF'		LD	(DSIZE-DDFMT+DOUBLE), A	store 1/4 length in format code
ØØ65'	21 Ø265'	SIDE:	LD	HL, HMESSG	;double sided media message
ØØ68'	CD Ø11E'		CALL	OUTM	; send the message
ØØ6B'	CD Ø12A'		CALL	INPUT	;wait for input
ØØ6E'	DA ØØ1B'		JP	C, DEXIT	test for improper input
ØØ71'	E6 Ø1		AND	1	discard all but bit 0
ØØ73'	32 Ø41C'		LD	(DDSBIT-DDFMT+DOUBLE).A	store in format code double density
ØØ76'	32 Ø532'		LD	(SDSBIT-SDFMT+SINGLE).A	store in format code single density
ØØ79'	21 Ø151'	LOADC:	LD	HL, LSDCMD	; load single density code command
ØØ7C'	Ø6 ØA		LD	B, ØAH	command length
ØØ7E'	CD ØØFB'		CALL	LCMD	;load the code
0081'	21 Ø16Ø'		LD	HL, DOTCMD	format track Ø command
ØØ84'	Ø6 Ø6		LD	В, 6	
ØØ86'	CD ØØFB'		CALL	LCMD	command length
ØØ89'	CA ØØA8'		JP	Z, PROCED	; execute the command
ØØ8C'	21 Ø29A'		LD	·	;zero => no error
ØØ8F'	FE 82		CP	HL, RMESSG 82H	drive not ready message
ØØ91'	CA ØØ97'		JP		drive not ready error code
ØØ94'	21 Ø2D6'		LD	Z,\$+6	test for drive not ready
2274	21 0200		μD	HL, WMESSG	drive must be write protected;

DJDMA/FORMAT	ASM 12-18	-81 MACRO-	-8Ø 3.36 17	7-Mar-80	PAGE 1	-2

ØØ97'	CD ØllE'		CALL	OUTM	; send the message
ØØ9A'	CD Ø12A'		CALL	INPUT	;wait for input
ØØ9D'	DA ØØ1B'		JР	C, DEXIT	;test for improper input
ØØAØ'	E6 Ø1		AND	1	discard all but bit Ø
ØØA2'	CA ØØØØ'		JР	Z, START	;zero => start the program over
ØØA5'	C3 ØØ79'		JР	LOADC	go back and do the command over
ØØA8'	21 Ø327'	PROCED:	LD	HL, CRLF	;carriage return and line feed
ØØAB'	CD Ø11E'		CALL	OUTM	output the string
ØØAE'	21 1050		LD	HL, SDRDY	;adjusted execution address of format
ØØB1'	3A Ø32A'		LD	A, (DENSTY)	, and an one of the same
ØØB4 '	B7		OR	Α .	;test for double density
ØØB5'	CA ØØC9'		JP	Z, CONTUE	; make no adjustments for single density
ØØB8 '	21 Ø147'		LD	HL, LDDCMD	; load double density format command
ØØBB'	Ø6 ØA		LD	B, ØAH	command length
ØØBD'	CD ØØFB'		CALL	LCMD	; load the code into controller
ØØCØ'	21 1159		LD	HL, DDADVT	;advance track execute address
ØØC3'	22 Ø167'		LD	(ATCMD+1), HL	;update the command execute address
ØØC6'	21 1030		LD	нь, 1030н	format execute address
ØØC9'	22 Ø161'	CONTUE:		(DOTCMD+1),HL	;update track format execute address
ØØCC'	3E 2A	CONTOD.	LD	A, "*"	; send a star for a track done
ØØCE'	CD Ø114'		CALL	OUTPUT	point a bear for a crack done
ØØD1'	21 Ø166'		LD	HL, ATCMD	;advance track command
ØØD4'	Ø6 Ø6		LD	В, 6	; command length
ØØD6'	CD ØØFB'		CALL	LCMD	; load the command and execute
ØØD9'	FE 4D		CP	4DH	; last track value (77 decimal)
ØØDB'	C2 ØØE7'		JP	NZ, FMTRCK	;zero => formatting done
ØØDE'	21 Ø312'	ENDFMT:		HL, FMESSG	; send final message
ØØE1'	CD Ø11E'	EMDITI.	CALL	OUTM	, send linal message
ØØE4'	C3 0000'		JP	START	ego format another disk
ØØE7'	21 0160'	FMTRCK:			go format another disk
ØØEA,	Ø6 Ø6	FMIRCK		HL, DOTCMD	; format a track command
ØØEC'			LD	B, 6	command length
ØØEF'	CD ØØFB' CA ØØCC'		CALL	LCMD	; load and execute the command
ØØF2'	21 Ø29A'		JP	Z, CONTUE+3	;loop back for more tracks
ØØF5'	CD Ø11E'		LD CALL	HL, RMESSG	drive has become not ready
ØØF8'	C3 ØØDE'			OUTM	. at an the formatting
DDIG	C3 DDDE		JP	ENDFMT	;stop the formatting
ØØFB'	11 0050	LCMD:	LD	DE,50H	;start of command sequence
ØØFE'	7E	DCMD.	LD	A, M	get command data
ØØFF'	12		LD	(DE),A	;load into command area
0100.	23		INC	HL	; advance the pointers
0101'	13		INC	DE	, advance the pointers
0102'	Ø5		DEC	В	
0103'	C2 ØØFE'		JP	NZ, LCMD+3	test for transfer done
2120	C2 221 E		OF	NZ, DCHD+3	test for cransfer done
Ø1Ø6'	D3 EF	ECMD:	OUT	(ØEFH),A	start the controller
Ø1Ø8'	1B	ECMD:	DEC	DE DE	;pointer for status byte of halt cmd
0109'	1A		LD	A, (DE)	, pointer for acadas byte of marc cana
Ø1ØA'	B7		OR	A	test for command string done
Ø1ØB'	CA 0109'		JP	Z, ECMD+3	, cest for communa string done
Ø1ØE'	3A ØØ53		LD	A, (53H)	;status byte for execute command
Ø111'	FE 40		CP	40H	test for no error
Ø113'	C9		RET	•~••	Leade for no error
	<del></del>		4		
Ø114'	21 Ø15C'	OUTPUT:	LD	HL, SOCMD+1	data byte of serial output command
Ø117'	Ø6 Ø5	OUIFUI:	LD	B,5	; serial output command string length
Ø119'	77		LD	M, A	;store the data
Ølla'	2B		DEC	HL	; back up to pointer
Ø11B'	C3 ØØFB'		JP	LCMD	; load the command and execute
~ 110			JF	ICH)	i road the command and execute

DJDMA/FOR	MAT.ASM	12-18-81	MACRO-	8Ø 3.36 17-Mar-8Ø	PAGE 1-3
011E' 011F' 0120' 0121' 0125' 0126' 0127' 012A' 012D' 0138' 0136' 0137' 0136' 0137' 0138'	7E B7 C8 E5 CD Ø114' E1 23 C3 Ø11E' 21 ØØ3F 3E 4Ø 96 C2 Ø12D' 77 2B 7E F5 CD Ø114' F1 E6 7F	OUTM:	LD OR RET PUSH CALL POP INC JP LD SUB JP LD DEC LD PUSH CALL POP AND	A,M A Z HL OUTPUT HL HL OUTM  HL,3FH A,4ØH M NZ,INPUT+3 M,A HL A,M AF OUTPUT AF 7FH	;get current byte of message ;test for end of message ;return at end of message ;save the character pointer ;output the character pointer ;advance the character pointer ;advance the character pointer ;go get the next character  ;serial input status byte ;test value for status ;test for character ready ;zero => new character ready ;zero out the status byte ;back up pointer to the character ;pickup the character ;save the data ;echo the data ;turn it into ASCII
Ø13D' Ø13F'	FE 3Ø D8		CP RET	30H С	test for smaller than zero;
Ø14Ø' Ø142' Ø143'	FE 34 3F D8		CP CCF RET	34H C 3	;test for larger than three
Ø144' Ø146'	E6 Ø3 C9		AND RET PAGE	3	change ASCII to binary;

DJDMA/FOR	MAT.ASM	12-18-81	MACRO-80	3.36	17-Mar-80	PAGE	1-4
Ø147' Ø148' Ø14A' Ø14B' Ø14D' Ø14F' Ø15Ø'	A1 Ø32B' ØØ Ø131 1Ø3Ø 25	LDDCMD:	DB DW DB DW DW DB DB	ØA1H DOUBLE Ø SINGLE- 103ØH 25H	DOUBLE	;main m ;byte c ;contro ;contro	controller memory command nemory address pointer count pller memory address pointer pller halt command command status byte
Ø151' Ø152' Ø154' Ø155' Ø157' Ø159' Ø15A'	A1 Ø45C' ØØ Ø112 1Ø3Ø 25 ØØ	LSDCMD:	DB DW DB DW DW DB DB	ØA1H SINGLE Ø ECODE-S 1Ø3ØH 25H Ø	INGLE		
Ø15B' Ø15C' Ø15D' Ø15E' Ø15F'	2B ØØ ØØ 25 ØØ	SOCMD:	DB DB DB DB DB	2BH Ø Ø 25H Ø		;output ;output ;contro	character to controller cmd data character command status oller halt command command status byte
Ø160' Ø161' Ø164' Ø165'	A2 1030 00 25 00	DOTCMD:	DB DW DB DB DB	ØA2H 1Ø3ØH Ø 25H Ø		; format	
Ø166' Ø167' Ø169' Ø16B'	A2 113A ØØ 25 ØØ	ATCMD:	DB DW DB DB DB	ØA2H SDADVT Ø 25H Ø		; advanc	e the track value address
Ø16C' Ø16D' Ø16E'	1B 1Ø Ø9	STABLE:	DB DB DB PAGE	1BH 1ØH 9		;15 sec	etors per track (256 bytes) etors per track (512 bytes) eors per track (1024 bytes)

```
Ø16F'
        ØDØA
                                SMESSG: DW
                                                 CRLFS
Ø171'
        49 42 4D 2Ø
                                        DB
                                                 "IBM Compatable 8 inch Format Program"
Ø175'
        43 6F 6D 7Ø
Ø179'
        61 74 61 62
Ø17D'
        6C 65 2Ø 38
Ø181'
        2Ø 69 6E 63
Ø185'
        68 2Ø 46 6F
Ø189'
        72 6D 61 74
Ø18D'
        2Ø 5Ø 72 6F
Ø191'
        67 72 61 6D
Ø195'
        ØDØA
                                        DW
                                                 CRLFS
Ø197'
        53 65 6C 65
                                        DB
                                                 "Select a Drive ( Ø, 1, 2, or 3 ): "
Ø19B'
        63 74 20 61
Ø19F'
        20 44 72 69
Ø1A3'
        76 65 20 28
Ø1A7'
        2Ø 3Ø 2C 2Ø
Ø1AB'
        31 2C 2Ø 32
ØlAF'
        2C 2Ø 6F 72
Ø1B3'
        20 33 20 29
Ø1B7'
        3A 2Ø
Ø1B9'
        ØØ
                                        DB
                                                 Ø
Ø1BA'
        ØDØA
                                BMESSG: DW
                                                 CRLFS
Ø1BC'
        49 6D 7Ø 72
                                        DB
                                                 "Improper input - returning to start of program"
Ø1CØ'
        6F 7Ø 65 72
Ø1C4'
        2Ø 69 6E 7Ø
Ø1C8'
        75 74 2Ø 2D
Ø1CC'
        20 72 65 74
Ø1DØ'
        75 72 6E 69
        6E 67 2Ø 74
Ø1D4'
Ø1D8'
        6F 2Ø 73 74
Ø1DC'
        61 72 74 20
Ø1EØ'
        6F 66 2Ø 7Ø
Ø1E4'
        72 6F 67 72
Ø1E8'
        61 6D
Ø1EA'
        ØDØA
                                                 CRLFS
                                        DW
Ø1EC'
        ØØ
                                        DB
Ø1ED'
        ØDØA
                                DMESSG: DW
                                                 CRLFS
ØlEF'
        53 65 6C 65
                                                 "Select double density ( 1 ) or single density ( 0 ): "
Ø1F3'
        63 74 20 64
Ø1F7'
        6F 75 62 6C
Ø1FB'
        65 20 64 65
Ø1FF'
        6E 73 69 74
Ø2Ø3'
        79 20 28 20
Ø2Ø7'
        31 20 29 20
Ø2ØB'
        6F 72 2Ø 73
Ø2ØF'
        69 6E 67 6C
Ø213'
        65 20 64 65
Ø217'
        6E 73 69 74
Ø21B'
        79 20 28 20
Ø21F'
        3Ø 2Ø 29 3A
Ø223'
        2Ø
Ø224'
        ØØ
                                        DB
                                                 Ø
Ø225'
        ØDØA
                                LMESSG: DW
                                                 CRLFS
Ø227'
        53 65 6C 65
                                        DB
                                                 "Select the byte length of a sector (\emptyset=256, 1=512, 2=1024): "
Ø22B'
        63 74 20 74
Ø22F'
        68 65 2Ø 62
Ø233'
        79 74 65 20
```

```
1-6
DJDMA/FORMAT.ASM
                         12-18-81
                                          MACRO-80 3.36 17-Mar-80
                                                                             PAGE
  Ø237'
          6C 65 6E 67
  Ø23B'
          74 68 2Ø 6F
 Ø23F'
          66 20 61 20
  Ø243'
          73 65 63 74
  Ø247'
          6F 72 2Ø 28
          2Ø 3Ø 3D 32
  Ø24B'
  Ø24F'
          35 36 2C 2Ø
  Ø253'
          31 3D 35 31
  Ø257'
          32 2C 2Ø 32
  Ø25B'
          3D 31 3Ø 32
  Ø25F'
          34 2Ø 29 3A
  Ø263'
          2Ø
  Ø264'
          ØØ
                                          DB
                                                   Ø
  Ø265'
                                  HMESSG: DW
          ØDØA
                                                   CRLFS
  Ø267'
          53 65 6C 65
                                                   "Select single (0) or double (1) sided media: "
  Ø26B'
          63 74 20 73
  Ø26F'
          69 6E 67 6C
  Ø273'
          65 20 28 20
  Ø277'
          30 20 29 20
  Ø27B'
          6F 72 2Ø 64
  Ø27F'
          6F 75 62 6C
  Ø283'
          65 20 28 20
  Ø287'
          31 20 29 20
  Ø28B'
          73 69 64 65
  Ø28F'
          64 2Ø 6D 65
  Ø293'
          64 69 61 20
  Ø297'
          3A 2Ø
  Ø299'
                                                   Ø
          ØØ
                                           DB
  Ø29A'
                                  RMESSG: DW
                                                   CRLFS
          ØDØA
  Ø29C'
          44 72 69 76
                                           DB
                                                   "Drive not ready - restart program? ( Ø ) or cycle ( l ): "
  Ø2AØ'
          65 2Ø 6E 6F
  Ø2A4'
          74 20 72 65
  Ø2A8'
          61 64 79 20
  Ø2AC'
          2D 2Ø 72 65
  Ø2BØ'
          73 74 61 72
          74 20 70 72
  Ø2B4'
  Ø2B8'
          6F 67 72 61
  Ø2BC'
          6D 3F 2Ø 28
  Ø2CØ'
          20 30 20 29
  Ø2C4'
          2Ø 6F 72 2Ø
  Ø2C8'
          63 79 63 6C
  Ø2CC'
          65 20 28 20
          31 2Ø 29 3A
  Ø2DØ'
  Ø2D4'
          2Ø
  Ø2D5'
          ØØ
                                           DB
                                                   Ø
  Ø2D6'
          ØDØA
                                  WMESSG: DW
  Ø2D8'
          57 72 69 74
                                                   "Write protected - restart program? ( Ø ) or cycle ( l ): "
  Ø2DC'
          65 20 70 72
  Ø2EØ'
          6F 74 65 63
  Ø2E4'
          74 65 64 20
  Ø2E8'
          2D 2Ø 72 65
  Ø2EC'
          73 74 61 72
  Ø2FØ'
          74 20 70 72
  Ø2F4'
          6F 67 72 61
  Ø2F8'
          6D 3F 2Ø 28
  Ø2FC'
          20 30 20 29
  Ø3ØØ'
          2Ø 6F 72 2Ø
  Ø3Ø4 ·
          63 79 63 6C
```

65 20 28 20

Ø3Ø8'

```
DJDMA/FORMAT.ASM
                              12-18-81
                                                  MACRO-80 3.36 17-Mar-80
                                                                                            PAGE
                                                                                                      1-7
  Ø3ØC'
            31 2Ø 29 3A
  Ø31Ø'
            2Ø
  Ø311'
Ø312'
Ø314'
            ØØ
                                                   DB
                                                             Ø
            ØDØA
                                        FMESSG: DW
                                                             CRLFS
            46 6F 72 6D
61 74 74 69
6E 67 2Ø 66
69 6E 69 73
68 65 64
                                                   DB
                                                             "Formatting finished"
  Ø318'
  Ø31C'
  Ø32Ø'
  Ø324'
  Ø327'
            ØDØA
                                        CRLF:
                                                  DW
                                                             CRLFS
  Ø329'
Ø32A'
            ØØ
                                        DB DENSTY: DB
                                                             Ø
            ØØ
                                                  PAGE
```

Ø32B'		DOUBLE	EQU	\$	
1030	21 4002	Donum.	.PHASE	1030H	
1030	21 4003 CB 7E	DDFMT:	LD BIT	HL, STATUS	. shook that the duine is werd.
1035	3E 82	NDEVIO		7,M	; check that the drive is ready
1037	C8	NREXIT		A,82H	drive not ready error code
1037	CB 76		RET	Z	error exit
103A	3E 9Ø		BIT .	6,M	;test for write protected
			LD	A, 9ØH	;write protected error code
103C	CØ	aa	RET	NZ	error exit
1Ø3D	DD 36 ØB	90	LD	(IX+ØBH),Ø	reset index counter
1041	3A 1ØC4		LD	A, (DTRCK)	get the new track value
1044	FD BE Ø1		CP	(IY+1)	compare with current track
1047	F5		PUSH	AF	save the track
1048	C4 ØØA3		CALL	NZ, SEEK	move the head(s) if needed
104B	21 4001		LD	HL, DISKD	; pointer to disk shift register
104E	11 4007		LD	DE, CONTRL	; pointer to control port
1051	Fl		POP	AF	recover the tack
1052	FE 2B		CP	2BH	compare with track 43
1054	3E Ø4		LD	A, 4	no write precompensation
1056	38 Ø2		JR	C, LOADPC	carry => track is less than 43
1058	3E 14		LD	A, 14H	write precompensation bit set
105A	32 1081	LOADPC		(PRECMP), A	setup the write precompensation byte
1Ø5D	9F		SBC	A, A	push carry bit throughout accumulator
105E	F6 FE		OR	ØFEH	;low current bit now set
1060	FD A6 Ø2	•	AND	(IY+2)	merge with drive pattern
1063	F6 Ø2		OR	2	;select side Ø
1065	FD 77 Ø2	•	LD	(IY+2),A	restore drive pattern;
1068	F6 ØC		OR	ØCH	turn off step command
106A	32 4005		LD	(4005H),A	update the drive register
106D	Ø6 5Ø		LD	В,50Н	;preamble length
106F	3A 4003	DDLBL1		A, (STATUS)	
1072	E6 10		AND	INDEX	;look for index pulse
1074	2Ø F9		JR	NZ, DDLBL1	;wait for no index pulse present
1076	3A 4003	DDLBL2		A, (STATUS)	
1079	E6 1Ø		AND	INDEX	
1Ø7B	28 F9		JR	Z,DDLBL2	;wait for leading edge of new indes pulse
1Ø7D	3E 9Ø		LD	А, 90Н	<pre>;control byte - normal write/no CRC</pre>
107F	12		LD	(DE),A	;initialize control port
1080	3E ØØ		LD	A,Ø	
1081		PRECMP	EQU	\$ <b>-</b> 1	;write precompensation & controller start
1082	32 4006		LD	(4006H),A	;start the controller
1085	36 4E	DDLBL3		M,4EH	
1087	10 FC		DJNZ	DDLBL3	;write the preamble
1089	Ø6 ØC		LD	B,ØCH	;zero preamble length
108B	36 ØØ	DDLBL4	: LD	M,Ø	
1Ø8D	10 FC		DJNZ	DDLBL4	write the zero preamble
1Ø8F	3E 8Ø		$\mathbf{L}\mathbf{D}$	А,80Н	control byte for 16 bit write;
1091	12		LD	(DE),A	;change mode
1092	36 52		$\mathbf{L}\mathbf{D}$	М,52Н	first half of C2
1094	36 24		LD	M,24H	;second half of C2
1096	36 52		LD	М,52Н	;another C2
1098	36 24		LD	M,24H	
1Ø9A	36 52		LD	M,52H	;the third C2
1Ø9C	3E 9Ø		LD	А, 90Н	control byte 8 bit write
1Ø9E	12		LD	(DE),A	; change mode
1Ø9F	36 24		LD	М,24Н	finish the sync bytes
1ØA1	36 FC		LD	M,ØFCH	;index mark

DJDMA/FORMAT.ASM 12-	18-81
----------------------	-------

PAGE 1-9
----------

1ØA3	Ø6 32		LD	В, 32Н	;postamble length
1ØA5	36 4E	DDLBL5:	LD	M,4EH	-
1ØA7	10 FC		DJNZ	DDLBL5	;write the postamble
1000	ac ac				
10A9	Ø6 ØC	DMLOOP:		B,ØCH	zero preamble length;
10AB 10AD	36 00 10 FC	DDLBL6:	LD DJNZ	M,Ø DDLBL6	write the presmble
10AD	3E 81		LD	A, 81H	;write the preamble
1ØB1	12		LD	(DE),A	;16 bit write mode w/CRC ;change mode
1ØB2	36 44		LD	M,44H	first half of Al
1ØB4	36 89		LD	м, 89Н	second half of Al
1ØB6	36 44		LD	M, 44H	;second Al
1ØB8	36 89		LD	м, 89Н	, become AI
1ØBA	36 44		LD	M, 44H	third Al
1ØBC	3E 91		LD	A, 91H	;8 bit write mode w/CRC
1ØBE	12		LD	(DE),A	; change mode
1ØBF	36 89		LD	м, 89Н	;finish sync bytes
1ØC1	36 FE		LD	M,ØFEH	sector header ID byte
1ØC3	36 ØØ		LD	M,Ø	;write the track number
1ØC4		DTRCK	EQU	\$ <b>-</b> 1	,
1ØC5	36 ØØ		LD	M,Ø	;write the side
1ØC6		DSIDE	EQU	\$-1	,
1ØC7	36 Ø1		LD	M,1	;write the sector number
1ØC8		DSECT	EQU	Ş <b>-</b> 1	•
1ØC9	36 Ø1		LD	M,1	;sector length code
10CA		DLCODE	EQU	\$ <b>-</b> 1	•
1ØCB	3E Al		LD	A,ØAlH	;mode to write CRC bytes
1ØCD	12		LD	(DE),A	; change mode
1ØCE	77		LD	M,A	·
1ØCF	77		LD	M,A	;write the CRC bytes
10D0	3E 9Ø		LD	А, 90Н	;reset CRC generator
1ØD2	12		LD	(DE),A	; change mode
1ØD3	Ø6 16		LD	В,16Н	;4E postamble length
1ØD5	36 4E	DDLBL7:	LD	M,4EH	
1ØD7	10 FC		DJNZ	DDLBL7	;write the postamble
1ØD9	Ø6 ØC		LD	B,ØCH	;data field preamble
1ØDB	36 ØØ	DDLBL8:	LD	M,Ø	
10DD	10 FC		DJNZ	DDLBL8	;write the preamble
1ØDF	3E 81		LD	A,81H	;16 bit write w/CRC
10E1	12		LD	(DE),A	;change mode
1ØE2	36 44		LD	М,44Н	first half of Al
1ØE4	36 89		LD	м, 89н	;second half of Al
1ØE6	36 44		LD	M,44H	;second Al
1ØE8	36 89		LD	м, 89н	
1ØEA	36 44		LD	М,44Н	;third Al
1ØEC	3E 91		LD	А, 91Н	<pre>;8 bit write w/CRC</pre>
1ØEE	12		LD	(DE),A	; change mode
1ØEF	36 89		LD	м, 89н	finish the 3 sync bytes;
1ØF1	36 FB		LD	M,ØFBH	data header ID byte;
1ØF3	Ø6 4Ø		LD	В, 40Н	sector length divided by four
1ØF4	36 BE	DSIZE	EQU	\$-1 ************************************	
1ØF5	36 E5	DDLBL9:		M,ØE5H	empty sector data byte
1ØF7 1ØF9	36 E5		LD	M,ØE5H	
	36 E5		LD	M,ØE5H	
10FB 10FD	36 E5		LD	M,ØE5H	;write four fill bytes
10FD 10FF	10 F6 3E A1		DJNZ	DDLBL9	;test for data field write done
1101	3E AI 12		LD	A, ØA1H	;CRC control byte
1101	77		LD	(DE),A	; change mode
LINZ			LD	M,A	;write the CRC bytes

DJDMA/FORM	AT.ASM	12-18-81	MACRO-8	Ø 3.36 17	7-Mar-80 PAGE 1-10
1103	77		LD	M A	
	77 3E 9Ø		LD	M,A A,9ØH	sturm off the CRC conceptor
	12		LD		turn off the CRC generator
	3A 10C8			(DE),A	; change mode
	3C		LD INC	A, (DSECT) A	get the sector number
	FE 1B		CP	1BH	stock for last contant!
110C	re in	DLAST	EQU	\$-1	;test for last sector +1
	36 4E	DLAST	LD	у-1 М, 4ЕН	first buts of mostamble
	20 02		JR	NZ,\$+4	<pre>;first byte of postamble ;zero =&gt; all sectors written</pre>
	3E Ø1		LD	A, 1	; zero => arr sectors written
	32 1ØC8		LD	(DSECT), A	;update the sector number
	Ø6 35		LD		
	36 4E	DDLBLA:		B,35H M,4EH	postamble length less one
	10 FC	DDLBLA:	DJNZ	DDLBLA	wwite the meetemble
	10 FC 20 8B		JR		;write the postamble
	36 4E		LD	NZ, DMLOOP M, 4EH	efirst fill buts
	06 ØØ		LD	B, Ø	first fill byte;double sided bit test;
1121	00 00	DDSBIT	EQU	\$-1	Adouble sided bit test
	3A 1ØC6	DDBBII	LD	A, (DSIDE)	
	A8		XOR	B	conditionally switch the side bute
	32 10C6		LD	(DSIDE),A	<pre>;conditionally switch the side byte ;update the side byte</pre>
	36 4E		LD		;second fill byte
	Ø6 4F		LD	M,4EH B,4FH	preamble length less one
	Ø8		EX	AF, AF	;save the double sided status
	36 4E	DLBLB:	LD	M, 4EH	;write a fill byte
	3A 4003	Dublib.	LD	A, (STATUS)	
	E6 10		AND	INDEX	;wait for the index pulse
	28 F7		JR	Z,DLBLB	, wait for the index purse
	Ø8		EX	AF, AF	recover the double sided status
	28 ØF		JR	Z,DDLBLC	;zero => track write is done
	FD 7E Ø2		LD	A, (IY+2)	drive pattern
	F6 ØC		OR	ØCH	turn off the step command
113F	E6 FD		AND	ØFDH	;change read/write heads
	32 4005		LD	(4005H),A	;update the command register
	36 4E		LD	M,4EH	first preamble byte
	C3 1Ø85		JP	DDLBL3	format the other side
1149	36 4E	DDLBLC:	_	M,4EH	trailing fill byte
114B	36 4E		LD	M,4EH	trailing fill byte
114D	36 4E		LD	M, 4EH	trailing fill byte
114F	AF		XOR	A	,
1150	12		LD	(DE),A	turn off the write gate
1151	3E Ø6		LD	A, 6	,
1153	32 4006		LD	(4006H),A	turn off the controller;
	3E 4Ø		LD	A, 4ØH	status code
	C9		RET		,
	3A 1ØC4	DDADVT:		A, (DTRCK)	get the current track value
	3C		INC	A	;increment
115D	32 10C4		LD	(DTRCK), A	restore the new value
	C9		RET		return with current track value
			.DEPHAS	Е	

PAGE

Ø45C'		SINGLE	EQU	\$	
1030	3E ØØ	SDFMT:	.PHASE	1030H	annound had a filled with
1032	CD ØØA6	SDFMI:	CALL	A,Ø	second byte filled with proper drive number
1035	CØ		RET	SDRIVE	;select the new drive
1036	FD 7E Ø2			NZ	return if wrong value
1039	F6 ØF		LD	A, (IY+2)	get the drive pattern
1Ø3B	32 4005		OR	ØFH	; side Ø and no step command
103E	21 0000		LD	(4005H),A	;update drive control register
1041	2B	CDMATE	LD	HL,0	delay for the head load
1042	7C	SDWAIT:		HL	
1043	B5		LD	A, H	
1044	20 FB		OR	L	
1046	DD 77 ØB		JR	NZ, SDWAIT	
1049	CD ØØAØ	an	LD	(IX+ØBH),A	reset the index counter
104C		SDTRKØ:		HOME	;calibrate the head(s)
104E	CB 6E 28 Ø5		BIT	5,M	test for track zero
1050			JR	Z, SNREXT	
	21 4003	SDRDY:	LD	HL, STATUS	
1053	CB 7E		BIT	7,M	test for the drive ready;
1055	3E 82	SNREXT:		A,82H	drive not ready code
1057	C8		RET	Z	error exit
1058	CB 76		BIT	6,M	;write protect bit
105A	3E 9Ø		LD	А, 90Н	;write protect error code
105C	CØ		RET	NZ	
1Ø5D	DD 36 ØB ØØ		LD	(IX+ØBH),Ø	reset the index counter;
1061	3A 1ØB6		LD	A, (STRCK)	get the new track
1064	FD BE Ø1		CP	(IY+1)	compare with current track
1067	C4 ØØA3		CALL	NZ, SEEK	;do track seek if necessary
106A	21 4001		LD	HL, DISKD	;controller data register
106D	11 4007		LD	DE, CONTRL	control register;
1070	Ø6 28		LD	В, 28Н	preamble length;
1072	3A 4003	SDLBL1:	LD	A, (STATUS)	,
1075	E6 1Ø		AND	INDEX	
1Ø77	2Ø F9		JR	NZ, SDLBL1	;wait for no index pulse
1079	3A 4003	SDLBL2:	LD	A, (STATUS)	, wall lot no index purpo
107C	E6 1Ø		AND	INDEX	
1Ø7E	28 F9		JR	Z,SDLBL2	;wait for leading edge of new index pulse
1080	3E 9Ø		LD	A, 9ØH	clear the CRC register & turn on write gate
1082	12		LD	(DE),A	; change modes
1083	3E 44		LD	A, 44H	;single density & start bit
1Ø85	32 4006		LD	(4006H),A	start the controller
1Ø88	36 FF	SDLBL3:		M,ØFFH	, scare the controller
1Ø8A	10 FC		DJNZ	SDLBL3	write the proamble
1Ø8C	3E 8Ø		LD	A,8ØH	;write the preamble
1Ø8E	12		LD	(DE),A	;16 bit write mode
1Ø8F	Ø6 ØC		LD	B,ØCH	; change modes
1091	36 AA	SDLBL4:			zero preamble length
1093	10 FC	ODDDD14.	DJNZ	M,ØAAH	half a zero cell
1095	36 F7			SDLBL4	;write the zero preamble
1097	3E 9Ø		LD	M,ØF7H	first half of FC
1099	12		LD	A,90H	;8 bit write mode
109A	36 7A		LD	(DE),A	; change modes
109C	Ø6 1A		LD	M,7AH	;second half of FC
1Ø9E	36 FF	CDI DI 5	LD	B, 1 AH	postamble length;
10A0		SDLBL5:		M,ØFFH	
10110	10 FC		DJNZ	SDLBL5	;write the postamble
10A2	3E 8Ø	CMI OCD	T.D.		
	51 OD	SMLOOP:	ւր	А,80Н	;16 bit write mode

12-18-81

10A4	12		LD	(DE),A	; change modes
1ØA5	Ø6 ØC		LD	B,ØCH	sector header preamble length
1ØA7	36 AA	SDLBL6:		M,ØAAH	half a zero cell
1ØA9	10 FC	222201	DJNZ	SDLBL6	;write the preamble
1ØAB	3E 81		LD	A, 81H	;enable CRC & 16 bit write
1ØAD	12		LD	(DE),A	; change modes
1ØAE	36 F5		LD	M,ØF5H	·
10RE					; first half of FE
	3E 91		LD	A, 91H	;enable CRC & 8 bit write
1ØB2	12		LD	(DE),A	; change modes
1ØB3	36 7E		LD	M,7EH	second half of FE
1ØB5	36 ØØ		LD	M,Ø	;write the track
1ØB6		STRCK	EQU	\$ <b>-</b> 1	
1ØB7	36 ØØ		LD	M,Ø	;write the side byte
1ØB8		SSIDE	EQU	\$ <b>-</b> 1	
1ØB9	36 Ø1		LD	M, 1	write the sector number
1ØBA		SSECT	EQU	Ş <b>-</b> 1	·
1ØBB	36 ØØ		LD	M,Ø	;write the sector length code
1ØBD	3E Al		LD	A, ØAlH	,
1ØBF	12		LD	(DE),A	; change modes
10C0	77		LD	M,A	, change modes
1ØC1	77		LD	-	write the CRC butes
1ØC2				M,A	;write the CRC bytes
	3E 9Ø		LD	A, 9ØH	reset the CRC
10C4	12		LD	(DE),A	; change modes
1 ØC5	Ø6 ØB		LD	B,ØBH	;sector header postamble length
1ØC7	36 FF	SDLBL7:		M,ØFFH	
1ØC9	10 FC		DJNZ	SDLBL7	;write the postamble
1ØCB	3E 8Ø		LD	A,8ØH	;16 bit write mode
1ØCD	12		LD	(DE),A	change modes;
10CE	Ø6 ØC		LD	B,ØCH	data field preamble length;
1ØDØ	36 AA	SDLBL8:	LD	M, ØAAH	;half a zero cell
1ØD2	10 FC		DJNZ	SDLBL8	;write the preamble
1ØD4	3E 81		LD	A, 81H	;enable CRC & 16 bit write
1ØD6	12		LD	(DE),A	; change modes
1ØD7	36 F5		LD	M,ØF5H	first half of FB
1ØD9	3E 91		LD	A, 91H	;8 bit write
1ØDB	12		LD		
10DC	36 6F			(DE),A	; change modes
			LD	M,6FH	;second half of FB
10DE	Ø6 8Ø		LD	В, 80Н	sector data field length;
10E0	36 E5	SDLBL9:		M,ØE5H	
1ØE2	10 FC		DJNZ	SDLBL9	;write the data field
1ØE4	3E A1		LD	A,ØAlH	
10E6	12		LD	(DE),A	;change modes
1ØE7	77		LD	M,A	
1ØE8	77		LD	M,A	;write the CRC bytes
1ØE9	3E 9Ø		LD	А, 90Н	reset the CRC
1ØEB	12		LD	(DE),A	; change modes
1ØEC	3A 1ØBA		LD	A, (SSECT)	get the current sector
1ØEF	3C		INC	A A	;advance
1ØFØ	FE 1B		CP	1BH	
1ØF2	36 FF		LD		compare with 27
10F2	20 02			M,ØFFH	first postamble byte
10F4 10F6	3E Ø1		JR	NZ,\$+4	<pre>;zero =&gt; all sectors written</pre>
			LD	A, 1	
1ØF8	32 10BA		LD	(SSECT), A	;update the sector
1ØFB	Ø6 1A		LD	B, lAH	postamble length less one
1ØFD	36 FF	SDLBLA:		M,ØFFH	
1ØFF	10 FC		DJNZ	SDLBLA	;write the postamble
1101	2Ø 9F		JR	NZ, SMLOOP	; test for more sectors to format
1103	36 FF		LD	M,ØFFH	first fill byte;
11Ø5	Ø6 ØØ		LD	В, Ø	;side bit
				-	•

DJDMA/FOR	RMAT.ASM	12-18-81	MACRO-8	Ø 3.36	17-Mar-8	Ø	PAGE	1-13
1106 1107	3A 1ØB8	SDSBIT	EQU LD	\$-1 A,(SSID	F)	·aet th	ne curre	nt gide
11ØA	A8		XOR	B	٠,			switch side bits
11ØB	32 1ØB8		LD	(SSIDE)	. Δ		the side	
11ØE	36 FF		LD	M,ØFFH	<i>,</i> A			fill byte
1110	Ø6 19		LD	В,19Н				th less one
1112	Ø8		EX	AF, AF				le sided status
1113	36 FF	SDLBLB:		M,ØFFH			a fill l	
1115	3A 4ØØ3		LD	A, (STAT		,	u 1111 .	3,00
1118	E6 1Ø		AND	INDEX	00,			
111A	28 F7		JR	Z,SDLBL	В	:wait f	or the	index hole
111C	Ø8		EX	AF, AF				ouble sided status
111D	28 ØF		JR	Z.SDLBL			> single	
111F	FD 7E Ø2		LD	A, (IY+2			e drive	
1122	F6 ØC		OR	ØCH				step command
1124	E6 FD		AND	ØFDH			on head o	
1126	32 4005		LD	(4ØØ5H)	, A	; update	drive o	control register
1129	36 FF		LD	M.ØFFH				reamble byte
112B	C3 1Ø88		JР	SDLBL3				other side
112E	36 FF	SDLBLC:	LD	M,ØFFH			ing byte	
113Ø	AF		XOR	A		•	,	
1131	12		LD	(DE),A		turn c	off write	e gate
1132	3E Ø6		LD	A, 6		•		<b>3</b>
1134	32 4006		LD	(4006H)	, A	turn c	off the o	controller
1137	3E 4Ø		LD	A, 40H	•	status		
1139	C9		RET			•		
113A	3A 1ØB6	SDADVT:	LD	A, (STRC	к)	:aet th	e curre	nt track
113D	3C		INC	A			e track	
113E	32 1ØB6		LD	(STRCK)				ack value
1141	C9		RET					rack value
			.DEPHASI	E		-		
Ø56E'		ECODE	EQU	\$				

END

MACRO-80 3.36

PAGE

```
øøøø'
        31 Ø4A2'
                                 START:
                                        LD
                                                  SP, ECODE+30H
ØØØ3'
        21 1030
                                          LD
                                                  HL, 1030H
ØØØ6'
        22 Ø177'
                                          LD
                                                  (DOTCMD+1),HL
ØØØ9'
        3E 2Ø
                                         LD
                                                  A,2ØH
                                                  (DATA-NSFMT+FORMAT), A
ØØØB'
        32 Ø4Ø4'
                                          LD
ØØØE'
        32 Ø4Ø6'
                                                   (CPDATA-NSFMT+FORMAT), A
                                          LD
ØØ11'
        ΑF
                                         XOR
                                                  Α
ØØ12'
        32 Ø47Ø'
                                                  (TRACK-NSFMT+FORMAT), A
                                          LD
ØØ15'
        21 Ø18C'
                                          LD
                                                  HL, SMESSG
ØØ18'
        CD Ø13E'
                                          CALL
                                                  OUTM
ØØ1B'
        CD Ø14A'
                                          CALL
                                                  INPUT
ØØ1E'
        D2 ØØ2A'
                                          JΡ
                                                  NC, DATAOK
ØØ21'
        21 Ø1E2'
                                 DEXIT:
                                         LD
                                                  HL, BMESSG
ØØ24'
        CD Ø13E'
                                          CALL
                                                  OUTM
ØØ27'
        C3 ØØØØ'
                                          JΡ
                                                  START
ØØ2A'
        32 Ø385'
                                 DATAOK: LD
                                                  (FORMAT+1),A
ØØ2D'
        21 Ø24D'
                                          LD
                                                  HL, LMESSG
ØØ3Ø'
        CD Ø13E'
                                          CALL
                                                  OUTM
ØØ33'
        CD Ø14A'
                                          CALL
                                                  INPUT
ØØ36'
        DA ØØ21'
                                          JΡ
                                                  C, DEXIT
ØØ39'
        FE Ø3
                                          CP
ØØ3B'
        CA ØØ21'
                                          JΡ
                                                  Z.DEXIT
ØØ3E'
        16 ØØ
                                          LD
                                                  D,Ø
ØØ4Ø'
        5F
                                          LD
                                                  E,A
0041'
        21 Ø182'
                                          LD
                                                  HL, STABLE
0044'
        19
                                          ADD
                                                  HL, DE
ØØ45'
        7E
                                          LD
                                                  A,M
0046'
        32 Ø3DE'
                                          LD
                                                  (STRACK-NSFMT+FORMAT), A
ØØ49'
        D5
                                          PUSH
004A'
        21 Ø215'
                                          LD
                                                  HL, DMESSG
ØØ4D'
        CD Ø13E'
                                          CALL
                                                  OUTM
ØØ5Ø'
        CD Ø14A'
                                          CALL
                                                  INPUT
ØØ53'
                                          POP
        Dl
                                                  DE
ØØ54'
        DA ØØ21'
                                          JΡ
                                                  C, DEXIT
ØØ57'
        E6 Ø1
                                          AND
                                                  1
ØØ59'
        Ø6 51
                                          LD
                                                  B, Ø51H
ØØ5B'
        CA ØØ65'
                                          JΡ
                                                  Z, STOREO
ØØ5E'
                                          PUSH
                                                  AF
ØØ5F'
        ØF
                                          RRCA
øø6ø.
        83
                                          ADD
                                                  A, E
0061'
        5F
                                         LD
                                                  E, A
ØØ62'
                                          POP
                                                  AF
ØØ63'
        Ø6 D1
                                          LD
                                                  B, ØD1H
0065'
        32 Ø3D7'
                                 STOREO: LD
                                                  (DEN1-NSFMT+FORMAT), A
ØØ68'
        78
                                         LD
                                                  A, B
ØØ69'
        32 Ø41Ø'
                                          LD
                                                  (DEN2-NSFMT+FORMAT), A
ØØ6C'
                                          PUSH
                                                  DE
ØØ6D'
        21 Ø2BF'
                                         LD
                                                  HL, HMESSG
øø7ø.
        CD Ø13E'
                                          CALL
                                                  OUTM
ØØ73'
        CD Ø14A'
                                          CALL
                                                  INPUT
ØØ76'
        D1
                                          POP
                                                  DE
ØØ77'
        DA ØØ21'
                                         JP
                                                  C, DEXIT
ØØ7A'
        E6 Ø1
                                         AND
                                                  1
ØØ7C'
        32 Ø45Ø'
                                         LD
                                                  (DFLAG-NSFMT+FORMAT), A
ØØ7F'
        CA ØØ86'
                                         JΡ
                                                  Z, DATAC
ØØ82'
        Ø7
                                          RLCA
ØØ83'
        Ø7
                                          RLCA
```

```
ØØ84'
         83
                                          ADD
                                                   A, E
ØØ85'
                                          LD
                                                   E, A
         5F
ØØ86'
         D5
                                 DATAC:
                                          PUSH
                                                   DE
ØØ87'
         21 Ø282'
                                          LD
                                                   HL, NMESSG
                                          CALL
ØØ8A'
         CD Ø13E'
                                                   MTUO
ØØ8D'
         CD Ø14A'
                                          CALL
                                                   INPUT
ØØ9Ø'
         D1
                                          POP
                                                   DE
0091'
         DA ØØ21'
                                          JР
                                                   C, DEXIT
0094'
         E6 Ø1
                                          AND
                                                   1
0096'
         CA ØØAE'
                                                   Z, LOADC
                                          JP
ØØ99'
         7B
                                          LD
                                                   A,E
ØØ9A'
         E6 8Ø
                                          AND
                                                   8ØH
ØØ9C'
         3E 1Ø
                                          LD
                                                   A, 1ØH
ØØ9E'
         CA ØØA6'
                                          JΡ
                                                   Z, STORED
ØØA1'
                                          LD
                                                   HL, TYPE-80H
         21 Ø105'
00A4'
         19
                                          ADD
                                                   HL, DE
ØØA5'
                                          LD
         7E
                                                   A,M
ØØA6'
         32 Ø4Ø6'
                                 STORED: LD
                                                   (CPDATA-NSFMT+FORMAT), A
ØØA9'
         3E E5
                                          LD
                                                   A,ØE5H
ØØAB'
                                          LD
                                                   (DATA-NSFMT+FORMAT), A
         32 Ø4Ø4'
ØØAE'
         21 Ø167'
                                 LOADC:
                                          LD
                                                   HL, LFDCMD
ØØB1'
         Ø6 ØA
                                          LD
                                                   B, ØAH
ØØB3'
         CD Ø11B'
                                          CALL
                                                   LCMD
ØØB6'
         21 Ø176'
                                          LD
                                                   HL, DOTCMD
ØØB9'
                                          LD
         Ø6 Ø6
                                                   B, 6
ØØBB'
         CD Ø11B'
                                          CALL
                                                   LCMD
ØØBE'
         CA ØØDD'
                                          JΡ
                                                   Z, PROCED
ØØC1'
         21 Ø2F4'
                                          LD
                                                   HL, RMESSG
ØØC4'
         FE 82
                                          CP
                                                   82H
ØØC6'
         CA ØØCC'
                                          JР
                                                   Z,$+6
ØØC9 '
         21 Ø33Ø'
                                          LD
                                                   HL, WMESSG
ØØCC'
         CD Ø13E'
                                          CALL
                                                   OUTM
ØØCF'
         CD Ø14A'
                                          CALL
                                                   INPUT
ØØD2'
         DA ØØ21'
                                          JΡ
                                                   C, DEXIT
ØØD5'
         E6 Ø1
                                          AND
                                                   1
ØØD7'
         CA ØØØØ'
                                          JΡ
                                                   Z, START
ØØDA'
         C3 ØØAE'
                                          JΡ
                                                   LOADC
ØØDD'
         21 Ø381'
                                 PROCED: LD
                                                   HL, CRLF
ØØEØ'
         CD Ø13E'
                                          CALL
                                                   OUTM
ØØE3'
         21 1Ø4F
                                          LD
                                                   HL, ENTRY
ØØE6'
         22 Ø177'
                                          LD
                                                   (DOTCMD+1),HL
ØØE9'
                                                   A, "*"
         3E 2A
                                 CONTUE: LD
ØØEB'
         CD Ø134'
                                           CALL
                                                   OUTPUT
ØØEE'
         21 Ø17C'
                                          LD
                                                   HL, ATCMD
ØØF1'
         Ø6 Ø6
                                          LD
                                                   B,6
ØØF3'
         CD Ø11B'
                                           CALL
                                                   LCMD
ØØF6'
         47
                                          LD
                                                   B, A
ØØF7'
         3A Ø3DE'
                                          LD
                                                   A, (STRACK-NSFMT+FORMAT)
ØØFA'
                                           CP
ØØFB'
         C2 Ø1Ø7'
                                          JΡ
                                                   NZ, FMTRCK
ØØFE'
         21 Ø36C'
                                 ENDFMT: LD
                                                   HL, FMESSG
0101'
         CD Ø13E'
                                           CALL
                                                   OUTM
Ø1Ø4'
         C3 ØØØØ'
                                          JΡ
                                                   START
Ø1Ø7'
         21 Ø176'
                                 FMTRCK: LD
                                                   HL, DOTCMD
Ø1ØA'
         Ø6 Ø6
                                          LD
                                                   B,6
Ø1ØC'
         CD Ø11B'
                                          CALL
                                                   LCMD
Ø1ØF'
         CA ØØE9'
                                          JΡ
                                                   Z, CONTUE
Ø112'
         21 Ø2F4'
                                                   HL, RMESSG
                                          LD
Ø115'
         CD Ø13E'
                                           CALL
                                                   OUTM
```

Ø118'	C3	ØØFE'		JP	ENDFMT
Ø11B'	11	ØØ5Ø	LCMD:	LD	DE,5ØH
ØllE'	7E		LCMD.	LD	A, M
ØllF'	12			LD	(DE),A
Ø12Ø'	23			INC	HL
Ø121.	13			INC	DE
Ø122.	Ø5			DEC	B.
Ø123'		ØllE'		JP	NZ, LCMD+3
		~~~		01	Ma, Echbro
Ø126'	D3	EF	ECMD:	OUT	(ØEFH),A
Ø128'	1B			DEC	DE
Ø129'	1A			LD	A, (DE)
Ø12A'	B7			OR	A
Ø12B'	CA	Ø129'		JP	Z, ECMD+3
Ø12E'	ЗА	ØØ53		LD	A, (53H)
Ø131'	FE	40		CP	40H
Ø133'	C9			RET	
Ø134'	21	#1.70.I			
Ø134 Ø137'		Ø172' Ø5	OUTPUT:		HL, SOCMD+1
		85		LD	B, 5
Ø139' Ø13A'	77			LD	M, A
Ø13B'	2B	Ø11B'		DEC	HL
Ø13B	C3	DIIB.		JP	LCMD
Ø13E'	7E		OUTM:	LD	A,M
Ø13F'	В7			OR	A
Ø14Ø'	C8			RET	Z
Ø141'	E5			PUSH	HL
Ø142'	CD	Ø134'		CALL	OUTPUT
Ø145'	El			POP	HL
Ø146'	23			INC	HL
Ø147'	C3	Ø13E'		JP	OUTM
Ø14A'	21	ØØ3F	TAIDIIM.	* D	25
Ø14D'		40	INPUT:	LD LD	HL,3FH
Ø14F'	96			SUB	A,4ØH M
Ø15Ø'		Ø14D'		JP	
Ø153'	77	0140		LD	NZ, INPUT+3
Ø154'	2B			DEC	M, A
Ø155·	7E			LD	HL
Ø156'	F5			PUSH	A,M AF
Ø157'		Ø1 34 '		CALL	
Ø15A'	F1	D134		POP	OUTPUT
Ø15B'		7F		AND	AF 7FH
Ø15D'		30		CP	7FH 3ØH
Ø15F'	D8			RET	C C
Ø16Ø'		34		CP	34H
Ø162'	3F	•		CCF	340
Ø163'	D8			RET	C
Ø164'		Ø3			C 3
Ø166'	C9	23		AND RET	3
2100				PAGE	
				FAGE	

Ø167'	A1	LFDCMD:	DB	ØAlH
Ø168'	Ø384'		D₩	FORMAT
Ø16A'	ØØ		DB	Ø
Ø16B'	ØØEE		DW	ECODE-FORMAT
Ø16D'	1030		DW	1Ø3ØH
Ø16F'	25		DB	25H
Ø17Ø'	00		DB	Ø
			-	~
Ø171'	2B	SOCMD:	DB	2BH
Ø172'	00		DB	Ø
Ø173'	00		DB	ø
Ø174'	25		DB	25H
Ø175'	00		DB	Ø
D173			DD	b
Ø176'	A2	DOT CMD:	DB	ØA2H
Ø177'	1030	zor a.z.	DW	1030H
Ø179'	00		DB	Ø
Ø17A'	25		DB	25H
Ø17B'	00		DB	Ø
DITE	DE		DB	b
Ø17C'	A2	ATCMD:	DB	ØA2H
Ø17D'	1114		DW	ADVTRK
Ø17F'	ØØ		DB	Ø
Ø18Ø'	25		DB	25H
Ø181'	ØØ		DB	Ø
~			DB	•
Ø182'	23	STABLE:	DB	35 ·
Ø183'	28		DB	40
Ø184'	50		DB	80
			22	00
Ø185'	90	TYPE:	DB	9ØН
Ø186'	AØ		DB	ØAØH
Ø187'	CØ		DB	ØСØН
Ø188'	00		DB	Ø
Ø189°	FØ		DB	ØFØH
Ø18A'	DØ		DB	ØDØH
Ø18B'	EØ		DB	ØEØH
~ 100			PAGE	DEDII
			LUCE	

Ø18C'	ØDØA	SMESSG: D		CRLFS
Ø18E'	4E 6F 72 74			'North Star Compatable 5 1/4 inch Format Program"
Ø192'	68 20 53 74			<del>-</del>
Ø196'	61 72 20 43			
Ø19A'	6F 6D 7Ø 61			
Ø19E'	74 61 62 6C			
Ø1A2'	65 20 35 20			
Ø1A6'	31 2F 34 2Ø			
ØlAA'	69 6E 63 68			
ØlAE'	2Ø 46 6F 72			
Ø1B2'	6D 61 74 20			
Ø1B6'	50 72 6F 67			
ØlBA'				
	72 61 6D	<b>1</b> 0	NT.7	DI DO
Ø1BD'	ØDØA			CRLFS
Ø1BF'	53 65 6C 65	D	)B	'Select a Drive ( 0, 1, 2, or 3 ): "
Ø1C3'	63 74 20 61			
Ø1C7'	20 44 72 69			
Ø1CB'	76 65 2Ø 28			
Ølcf'	20 30 2C 20			
. Ø1D3'	31 2C 2Ø 32			
Ø1D7'	2C 2Ø 6F 72			
ØlDB'	20 33 20 29			
ØlDF'	3A 2Ø			
ØlEl'	ØØ	D	DB (	3
Ø1E2'	ØDØA	BMESSG: D	W (	CRLFS
Ø1E4'	49 6D 7Ø 72			"Improper input - returning to start of program"
Ø1E8'	6F 7Ø 65 72	_	-	
ØlEC'	20 69 6E 70			
Ø1FØ'	75 74 20 2D			
Ø1F4'	20 72 65 74			
ØlF8'	75 72 6E 69			
Ø1FC'	6E 67 2Ø 74			
0200.	6F 2Ø 73 74			
Ø2Ø4'	61 72 74 20			•
Ø2Ø8'	6F 66 2Ø 7Ø			
Ø2ØC'	72 6F 67 72			
Ø21Ø·	61 6D			
Ø212'	ØDØA			CRLFS
0214	ØØ	_		3
Ø215'	ØDØA	DMESSG: D		CRLFS
Ø217'	53 65 6C 65	D	)B	"Select double density ( $1$ ) or single density ( $\emptyset$ ): "
Ø21B'	63 74 20 64			
Ø21F'	6F 75 62 6C			
Ø223'	65 20 64 65			
Ø227'	6E 73 69 74			
Ø22B'	79 20 28 20			
Ø22F'	31 20 29 20			
Ø233'	6F 72 2Ø 73			
Ø237'	69 6E 67 6C			
Ø23B'	65 20 64 65			
Ø23F'	6E 73 69 74			
Ø243'	79 20 28 20			
0243' 0247'				
	3Ø 2Ø 29 3A	•		
Ø24B'	20	_	. n	7
Ø24C'	00 ~~~			<b>3</b>
Ø24D'	ØDØA	LMESSG: D		CRLFS
Ø24F'	53 65 6C 65	D	OB '	"Select the number of tracks ( $\emptyset$ =35, 1=40, 2=80 ): "

Ø31E'

Ø322'

Ø326'

2Ø 6F 72 2Ø

63 79 63 6C

65 20 28 20

PAGE

MACRO-80 3.36 17-Mar-80

PAGE

1-7

DJDMA/FORMAT.ASM 5 INCH 12-20-81


1-8

02041		FORMAT	FOU	ş
Ø384'		FORMAT	EQU .PHASE	1030H
1.000	2p 44	MCEME.		
1030	3E 00	NSFMT:	LD	A,Ø
1032	CD ØØA6		CALL	SDRIVE
1035	CØ		RET	NZ
1036	DD 36 ØB ØØ		LD	(IX+ØBH),Ø
1Ø3A	FD 7E Ø2		LD	A, (IY+2)
103D	F6 ØE		OR	ØEH
1Ø3F	32 4004		LD	(4004H),A
1042	CD 00A9		CALL	HSYNC
1045	3E 82	NREXIT:	LD	A,82H
1047	C8		RET	$\mathbf{z}$
1048	CD ØØAØ	TRACKØ:	CALL	HOME
1Ø4B	CB 6E		BIT	5,M
1Ø4D	28 F6		JR	Z,NREXIT
1Ø4F	DD 36 ØB ØØ	ENTRY:	LD	(IX+ØBH),Ø
1053	3A 111C		LD	A, (TRACK)
1056	FD BE Ø1		CP	(IY+1)
1059	C4 ØØA3		CALL	NZ, SEEK
1Ø5C	3A 4ØØ3		LD	A, (4003H)
1Ø5F	E6 40		AND	4ØH
1061	3E 9Ø .		LD	А, 90Н
1063	CØ		RET	NZ
1064	DD 36 ØA 8Ø		LD	(IX+ØAH),8ØH
1068	CD ØØA9	WSECTØ:		HSYNC
106B	28 D8	HDDC10.	JR	Z,NREXIT
106D	AF		XOR	A
106E	DD BE ØA		CP	(IX+ØAH)
1071	20 F5		JR	NZ, WSECTØ
1073	3E 9Ø		LD	A, 90H
1075	32 4007		LD	(CONTRL), A
1078	21 4001		LD	HL, DISKD
107B	ØE ØØ		LD	C,Ø
	DD 71 Ø9			
107D	Ø6 11		LD	(IX+9),C
1080			LD	B,11H
1082	3E ØØ	DENTI	LD	A,Ø
1083	1 17	DEN1	EQU	\$ <b>-</b> 1
1084	1F		RRA	N C 411
1085	3E 64		LD	A,64H
1087	3Ø ØF		JR	NC, CSTART
1089	3E 18		LD	A,18H
108A		STRACK	EQU	\$ <b>-</b> 1
1Ø8B	1F		RRA	
108C	C6 Ø5		ADD	A, 5
108E	FD BE Ø1		CP	(IY+1)
1091	9F		SBC	A, A
1092	E6 10		AND	10H
1094	F6 24		OR	24H
1096	Ø6 2Ø		LD	В, 20Н
1Ø98	32 4006	CSTART:	LD	(4006H),A
1Ø9B	36 ØØ	ZEROW:	LD	M,Ø
1Ø9D	E3		EX	(SP),HL
1Ø9E	E3		EX	(SP),HL
1Ø9F	10 FA		DJNZ	ZEROW
1ØA1	3A 1Ø83		LD	A, (DEN1)
1ØA4	В7		OR	Α

```
1ØA5
         28 Ø4
                                          JR
                                                   Z, LASTS
1ØA7
         36 FB
                                                   M,ØFBH
                                          LD
10A9
         E3
                                          EX
                                                   (SP),HL
1ØAA
         E3
                                          EX
                                                   (SP),HL
1ØAB
         36 FB
                                                   M, ØFBH
                                 LASTS:
                                          LD
1ØAD
         Ø6 5C
                                          LD
                                                   B,5CH
1ØAF
         1E 2Ø
                                          LD
                                                   E, 20H
10B0
                                 DATA
                                          EQU
                                                   $-1
1ØB1
         16 2Ø
                                          LD
                                                   D, 20H
1ØB2
                                 CPDATA
                                          EQU
                                                   $-1
1ØB3
         AF
                                          XOR
                                                   Α
1ØB4
         E3
                                 Dlloop: EX
                                                   (SP),HL
1ØB5
         E3
                                          EX
                                                   (SP),HL
1ØB6
         73
                                          LD
                                                   M,E
1ØB7
         AB
                                          XOR
                                                   E
10B8
         Ø7
                                          RLCA
1ØB9
         10 F9
                                          DJNZ
                                                   D1LOOP
10BB
         Ø6 51
                                          LD
                                                   B,51H
1ØBC
                                 DEN2
                                          EQU
                                                   $-1
1ØBD
         E3
                                          EX
                                                   (SP),HL
1ØBE
         E3
                                          EX
                                                   (SP),HL
1ØBF
         72
                                          LD
                                                   M,D
10C0
         AA
                                          XOR
                                                   D
1ØC1
         Ø7
                                          RLCA
1ØC2
         Ø8
                                          EX
                                                   AF, AF'
1ØC3
         7B
                                          LD
                                                   A, E
10C4
         32 1ØB2
                                          LD
                                                   (CPDATA), A
1ØC7
         Ø8
                                          EX
                                                   AF, AF
1ØC8
         E3
                                          EX
                                                   (SP),HL
1ØC9
         E3
                                          EX
                                                   (SP),HL
1ØCA
         73
                                          LD
                                                   M,E
1ØCB
         AB
                                          XOR
                                                   E
1ØCC
         Ø7
                                          RLCA
10CD
         E3
                                 D2LOOP: EX
                                                   (SP),HL
1ØCE
         E3
                                          EX
                                                   (SP),HL
10CF
         73
                                          LD
                                                   M,E
1ØDØ
         AB
                                          XOR
                                                   E
10D1
         Ø7
                                          RLCA
1ØD2
         E3
                                          EX
                                                   (SP),HL
1ØD3
         E3
                                          EX
                                                   (SP),HL
1ØD4
         73
                                          LD
                                                   M,E
1ØD5
         AB
                                          XOR
                                                   Ε.
1ØD6
         Ø7
                                          RLCA
1ØD7
         10 F4
                                          DJNZ
                                                   D2LOOP
1ØD9
         E3
                                          EX
                                                   (SP),HL
10DA
         E3
                                          EX
                                                   (SP),HL
10DB
         77
                                          LD
                                                   M,A
1ØDC
         3A 1Ø83
                                          LD
                                                   A, (DEN1)
10DF
         В7
                                          OR
                                                   Α
10E0
10E2
         Ø6 11
                                          LD
                                                   B, 11H
         28 Ø2
                                          JR
                                                   Z,$+4
1ØE4
         Ø6 2Ø
                                          LD
                                                   B, 20H
1ØE6
        E3
                                 ILOOP:
                                          EX
                                                   (SP),HL
10E7
         E3
                                          EX
                                                   (SP),HL
1ØE8
         73
                                          LD
                                                   M,E
1ØE9
         3A 4ØØ3
                                          LD
                                                   A, (STATUS)
1ØEC
         E6 10
                                          AND
                                                   INDEX
1ØEE
         28 F6
                                          JR
                                                   Z, ILOOP
10FØ
         ØC
                                                   C
                                          INC
```

DJDMA/FOR	MAT.ASM 5	INCH 12-20-81	MACRO-80	3.36	17-Mar-80	PAGE 1-10
10F1 10F3 10F4 10F6	3E ØA B9 2Ø A5 ØE ØØ		CP JR LD	A,ØAH C NZ,ZEROW C,Ø		
10F8 10FB 10FC 10FD	3A 111D EE ØØ 32 111D	DFLAG	XOR EQU	A,(DSIDE Ø \$-1 (DSIDE),		
1100 1102 1105	28 ØC FD 7E Ø2 F6 ØE		JR LD OR	Z, FTDONE A, (IY+2) ØEH	3	
1107 1109 110C 110E	E6 FD 32 4ØØ4 18 8D 32 4ØØ7	FTDONE:	LD	ØFDH (4004H), ZEROW (CONTRL)		turn off write gate
1111 1113 1114	3E 40 C9 3A 111C	ADVTRK:	LD RET	A, 4ØH A, (TRACE	<) ;	get the current track
1117 1118 111B	3C 32 111C C9		INC LD RET	A (TRACK)	, A ;	advance track value update the track value return with track value
111C 111D	ØØ ØØ	TRACK: DSIDE:	Ø Ø .DEPHASE			
Ø472'		ECODE	EQU END	\$		

COMPONENT LAYOUT/SCHEMATIC



Disk Jockey / DMA Component Layout