# DJ/DMA Floppy Disk Controller Technical Manual Revision 1

**April 1982** 

# DJ/DMA Floppy Disk Controller

# Technical Manual

## Revision 1

# Table of Contents

1.	INTRODUCTION	1
2. F	ROGRAMMING SPECIFICATIONS	3
	2.1. The Channel Concept	3
	2.2. The Start Channel Command	4
	2.3. The Channel Command Address	4
	2.4. Command Structure	5
	2.5. DJDMA Controller Commands	5
	2.6. Controller Command Specifications	6
	2.6.1. SET DMA ADDRESS	6
	2.6.2. READ SECTOR	7
	2.6.3. WRITE SECTOR	9
		9
		12
	ZIOISI DEI INIERROII REGOLDIIIII	13
	2.0.0. DEI ERROR REIRI COORTIII III	13
		13 14
	Z.O.O. DEI HEAD UNDOND/ DRIVE DEDILEDI TETTE	14
	Zioisi Killib IIdioitii iliinii iliii iliinii iliiniii iliinii iliinii iliinii iliinii iliinii iliinii iliinii iliinii	14 15
	Z.O.ID. WILLE INACIO	
	Diolitical to Division and Control of the Control o	16
	2.0.12. DERTIES THE OF MAINTENANT PROPERTY OF THE PROPERTY OF	16
	DIOIZO COLLECCIONELLA INCIDENTA INCI	17
	2.0.14. Divincii in cimmindii	17
	2 10 1 10 1 OH CHIMING IMPLICATION OF THE CONTRACT OF THE CONT	17
	Z.U.IU. DEI INACK DIZEUITUUTUUTUUTUUTUUTUUTUUTUUTUUTUUTUUTUUTU	18
	Z.O.I. KHID CONTROLLER HERIOTE	18
	2.6.18. WRITE CONTROLLER MEMORY	19
	2.6.19. EXECUTE CONTROLLER ROUTINE	19
	2.7. Command Summary	20
	2.8. Status Codes	20
3.	IEEE 696 (S-100) BUS CONSIDERATIONS	21
4.	INTERRUPTS	21
5.	I/O CONNECTORS	22
6	JUMPERED SETTINGS	22
٥.	6.1. EPROM Replacement	22
	6.2. Bootstrap Program	2:
	0.2. DOULSLIAP PIOGIAM	- ح

# Table of Contents, Cont.

7.	BOOTSTRAP LOAD	23
8.	BOOTING THE DJDMA	24
9.	FORMATTING DISKETTES	24
	Parts List Subject Index Software Listing Component Layout/Schematic	P-1 I-1 L-1 S-1
	<u>List of Tables</u>	
2-2 2-3 2-4 2-5 2-6	Status Byte Codes	0 0 1 0 0
7-1	. 19-Byte Handshake Routine 2	3

#### 1. INTRODUCTION

The Disk Jockey/Direct Memory Access (DJDMA) Floppy Disk Controller is a single board S-100 subsystem. It communicates with both 8 inch and 5 1/4 inch floppy disk drives. Up to eight drives may be connected to the controller - with the limitation that no more than four of each type can be accommodated.

Special programmable bipolar LSI logic makes it possible to read and write media with almost any format, be it hard or soft sectored. Presently, the controller supports soft-sectored IBM compatible 8 inch media and hard-sectored North Star compatible 5 1/4 inch media. In the spring of 1982, IBM and Radio Shack 5 1/4 inch soft-sectored media will also be supported. Existing controllers in the field can be upgraded by replacing two of the ICs on the unit. This is done at moderate cost to the user.

The controller has its own Z-8Ø 4MHz microprocessor which is used to supervise data transfers between the disk drive and the system memory without intervention of the main CPU. This relieves the main CPU of time consuming processes which include head positioning, rotational delays, and the usual byte-by-byte transfer of data from the diskette to main memory. As a result, transfers are faster and more efficient. Moreover, the main CPU has more time for data processing, and thus, supports more users and/or tasks.

The main advantage of the DJDMA controller over almost all the others is its "glitch free" direct memory access channel. This advanced channel concept allows the controller to communicate with S-100 memory by "stealing" bus cycles from the main CPU. This idea of an intelligent I/O channel was first implemented by IBM on their famous 370 mainframes. Now for the first time, this powerful concept has been implemented on the S100 bus.

The channel has the full 24-bits of memory addressing as described in the proposed IEEE standard for the S-100 bus. Also, a great deal of care has been taken in the design of the interface circuitry so it conforms in every detail to this new standard and still allows the controller to work well with existing systems designed before the standardization effort was started.

The controller is a temporary bus master, meaning that it has the same access to memory as the CPU whenever it has control. It also features priority logic which allows it to contend with up to sixteen other "temporary" masters that may also want to "steal" bus cycles from the main CPU, or the "permanent" master.

The controller acts as a temporary master (TMA). A temporary master may take control of the bus to perform a DMA operation. This is possible because both the TMA and the CPU drive control lines. The CPU, as permanent master, monitors signals from the TMA. When the TMA wants control, it first asserts a HOLD/ signal to the CPU. Assuming the TMA has priority, the CPU acknowledges

this signal upon completion of the present bus cycle by returning a processor hold acknowledge (pHLDA) signal. Upon receipt of this signal, the TMA enables its control line and asserts a control disable (CDSB) signal, disabling the CPU's control line. The TMA then disables the CPU's data-out, address and status lines using DODSB/, ADSB/ and SDSB/ signals. At that point the TMA has complete control to perform its DMA operation.

To return control to the CPU, the TMA first disables its own data-out, address and status lines, then re-enables the CPU's control lines, and simultaneously, its data-out, address and status lines. The TMA then releases its control line and makes false the HOLD/ signal, thus returning full control to the CPU.

So far, the process has been described as if only one temporary master wanted control of the bus. There can be up to 16 temporary masters on the bus. When there is more than one temporary master, they use the four DMA lines to decide who gets to assert HOLD/. Any device requesting the bus places its TMA priority level on the bus, and circuitry on the device decides if it has the highest priority. The device with the highest priority ( $\emptyset$ F hex is highest) asserts HOLD/. It removes its priority from the DMA lines when it receives pHLDA from the permanent master.

The features associated with the intelligent channel on the controller make it exceptionally desirable in multi-tasking and multi-user applications. In fact, many were tailored to enhance the performance of Morrow Designs new, powerful DECISION I multi-processing IEEE 696/S-100 machine. The DJDMA is an integral part of this advanced microcomputer system which incorporates many of the concepts originally introduced by IBM in their famous 370 series mainframes.

The DJDMA can boot itself up on the bus and even has a primitive serial port which is intended for diagnostic purposes or possibly even integrating the controller into a larger S-100 system that has I/O that the boot disk is not aware of. **Under no circumstances** can it be used as a general purpose serial port to the system, however, since it is inactive during disk activity.

All in all, there is nothing on the market in the way of an S-100 bus floppy disk controller that comes anywhere near the performance and versatility of the DJDMA. For that matter, we here at Morrow Designs know of no other floppy disk controller on **any** bus that can match the DJDMA in price, power, performance, and flexibility.

Good luck with this product. One of the purposes of this document is to detail how the DJDMA controller can improve the speed and performance of your system. If we've missed anything, please let us know.

#### 2. PROGRAMMING SPECIFICATIONS

## 2.1. The Channel Concept

The IBM 370 mainframe was the first computer system to make use of the channel concept. In the traditional setting, an I/O controller, even one with direct memory access ability, was normally sent commands one at a time. Status was then reported through I/O ports after a command had completed.

One of the things a Direct Memory Access Controller does (and should do well) is communicate with main memory. Having realized this, someone very clever at IBM reasoned that if a controller could communicate with memory all that easily, why shouldn't it pick up its commands from memory as well? For that matter, why not have it lay down its status information in the CPU's main memory also?

Once the idea of picking up one command from memory is accepted, it is only a small step to think about placing strings of commands in memory and having the controller begin treating memory in the same way as the CPU does itself! That is, memory should be used for both instructions and data.

There is one detail missing in the above discussion. How is the controller to be started and stopped? A CPU starts running when power is turned on and continues (in theory) forever. But then there is the situation of a device whose primary job it is to transfer information to and from main memory and a mass storage device of some kind; it should remain idle until the CPU tells it otherwise.

A possible solution to the problem above is to have the device sample a memory location for a start command. At power-up, however, solid state memory does not have a predictable pattern. A start command could be present before it was actually issued by the CPU. The only foolproof way to issue a start command is through an I/O port. But doesn't that put us right back where we started? Actually, no.

It takes very little I/O circuitry to issue a simple pulse which can serve as a start command. It is also a small price to pay in cost and circuit board real estate for the flexibility and efficiency that is obtained.

Stop commands are much easier. Simply build an instruction into the controller's command set that forces it back to the idle state it was in just prior to the initial start pulse issued by the CPU.

Obviously, a channel type of controller needs some kind of onboard intelligence. At the time that IBM first built this kind of device, it was expensive both in terms of dollars and in circuit board real estate to implement this intelligence. Today

## Programming Specifications

however, the situation is quite different. Microprocessors are inexpensive and take only a modest amount of space on a circuit board.

In theory, the only limitation to the power and flexibility of a channel driven controller is the size of the memory local to the resident microprocessor. Since memory is getting denser and cheaper, it would seem that time will favor the channel approach to I/O controllers.

## 2.2. The Start Channel Command

Just as in the general case discussed above, there is a single primitive I/O port on the DJDMA. It resides at location EF (hex) unless a custom unit has been ordered with a special I/O address. This port's only purpose is to send start pulses to the DJDMA controller. Any output instruction to port EF (hex) starts the DJDMA. It doesn't matter what value is sent nor does it matter what kind of device sends the data. Any time any output reference is made to this port by the main CPU permanent master, or even by a temporary master, the DJDMA begins fetching and executing commands. Where these commands come from and how they work is taken up below.

#### 2.3. The Channel Command Address

When the DJDMA first powers up or is reset, there is a three-byte pointer initialized in its local memory. This pointer determines where the controller picks up its first command when a start pulse is issued via I/O port EF (hex).

There are actually two of these three-byte values the DJDMA maintains. The first points to where it should start its command sequence. The second points to where it should get its next command in the event that the current one is not a halt command. The user needs to be aware of both of these pointers as he sets up command sequences for the controller to execute.

The second pointer has the same function as the program counter of the main CPU: it always points to the next command that the controller will execute. The first pointer is similar to the value forced into the program counter (PC) of the main CPU when a reset signal is issued. In most cases, a reset signal forces a Ø into the PC. The processor commences to fetch instructions at this value.

The same is true for the DJDMA, except that the value is not zero. Also, unlike the CPU, this initial location can be changed by a sending the proper command to the controller. The initial location that the DJDMA controller begins fetching commands from is 50 (hex). The command that alters this starting location is described in the next section.

#### 2.4. Command Structure

Commands to the DJDMA controller are at least two bytes long. The first byte is always the command code. Parameter lists follow the command byte (if needed) and the command status byte (if needed) comes at the end of the command string. The length of a command string varies with the command. Unless a branch in channel command is issued, commands must be arranged in memory one after the other with no gaps between the end of one command and the beginning of another. Sequences of commands must be terminated with either a controller halt command or a branch in channel command. If a sequence ends with a branch in channel command, another sequence of commands must be present at the location specified in the address parameter list of the branch in channel command.

## 2.5. DJDMA Controller Commands

The Disk Jockey DMA controller recognizes the following commands:

- SET DMA ADDRESS
- READ A SECTOR
- WRITE A SECTOR
- SENSE DRIVE STATUS
- SET INTERRUPT REQUEST
- SET ERROR RETRY COUNT
- READ TRACK
- WRITE TRACK
- OUTPUT SERIAL PORT
- SERIAL INPUT ENABLE/DISABLE
- CONTROLLER HALT
- BRANCH IN CHANNEL
- SET CHANNEL ADDRESS
- SET TRACK SIZE
- SET DRIVE DESELECT/HEAD UNLOAD TIMEOUT
- SET LOGICAL DRIVE
- READ CONTROLLER MEMORY
- WRITE CONTROLLER MEMORY
- BRANCH TO CONTROLLER ROUTINE

The last three commands require great care to use. They are used to format diskettes and will be used to support media formats which are not yet implemented. Improper use of any of the last three commands could produce unpredictable results and may cause the loss of information on write-enabled diskettes in drives connected to the controller. It could also cause the controller to be inoperative until a bus reset is performed.

Morrow Designs will have a separate document (at extra cost) that describes the firmware on the DJDMA controller. This information should be available at the end of first quarter 1982 or early second quarter. Thus, users with special applications will have a way to extend the command structure of the DJDMA controller. However, extended commands will not be supported by Morrow Designs and we cannot stress too strongly that efforts in this direction will require a great deal time and expertise to complete and debug.

# 2.6. Controller Command Specifications

Specifications for each of the controller commands are described in the following sections. In many instances, examples are given to fully illustrate use of the command.

# 2.6.1. SET DMA ADDRESS

Command	code:	23	(hex)
Command	length:	4	bytes
Command	parameter list length:	3	bytes
Command	status list length:	Ø	bytes

The command length is four bytes. The first byte is the command code: 23 (hex). The next three bytes specify a 24-bit address in main memory where data is written to or read from during subsequent disk transfers. This field must be arranged so that the least significant byte of the address directly follows the command byte. The byte of next highest significance follows. The highest order byte of the address is last. The last byte specifies an extended page as defined in the proposed IEEE standard for the S-100 bus and allows memory addressing to be extended to 16 million bytes.

In systems that do not support this new extended addressing, the value of this high order byte is not important. However, it must be present - whether it is used or not. Other commands which have three byte address fields in their parameter list require the same byte significance order as described above. The firmware that processes commands on the DJDMA expects all address fields to be three bytes long - even if only two of the three have effect on the address bus of the system.

The following example is a command that sets the DMA address of the controller to location 80 (hex) - the default disk data buffer of the popular CP/M operating system:

23 80 00 00 (hex).

## 2.6.2. READ SECTOR

Command code: 20 (hex)
Command length: 5 bytes
Command parameter list length: 3 bytes
Command status list length: 1 byte

The three-byte parameter field following the command code consists of

- 1. track
- 2. side/sector
- 3. drive

in that order. The side select is encoded in the high order bit of the sector field and merged together to form the second byte in the parameter list. The third byte determines which of eight possible drives are read. If the system has been booted up from a  $5\ 1/4$  inch drive, drives  $\emptyset$  through 3 specify this; drives 4 through 7 specify 8 inch drives. If the system has been booted from an 8 inch drive, the numbering is reversed with the first four being 8 inch drives and the last four being  $5\ 1/4$  inch. The following example is a command that reads data from sector 3 of track 5 on side 1 of drive  $\emptyset$ :

## 20 05 83 00 00

The last zero is provided so that the controller can fill in the status of the transfer after it has completed the read. Here is a second example that reads sector 2 from track 6 on side Ø of drive 1:

#### 20 06 02 01 00

Again, the last byte is for status reporting and it must be there.

The length of the sector (and consequently a valid range of sector values) depends on what size drive is being addressed and how the media has been formatted. In the media currently supported, the following sector values and data field lengths are relevant:

5 1/4" hard sectored single density:	Ø	_	9	256	bytes
5 1/4" hard sectored double density:	Ø	_	9	512	bytes
8" soft sectored single density:	1	_	26	128	bytes
8" soft sectored double density:	1	_	26	256	bytes
8" soft sectored double density:	1	_	15	512	bytes
8" soft sectored double density:	1	_	8	1Ø24	bytes

The numbers in the above list are all decimal. The sector size, density, and valid range of values for the sector

number are all determined automatically by the controller. The controller can inform the system of these parameters by executing the SENSE DRIVE STATUS command which is taken up below. These details are presented here because it is necessary to know how much space the controller will use when data is read from the disk into main memory. Also, an error occurs if incorrect values are specified for the sector, track, or drive.

All 8 inch drives presently have 77 tracks numbered  $\emptyset$  through 76. This is not the case with 5 1/4 inch drives. Some have 35 tracks numbered  $\emptyset$  through 34, others have 4 $\emptyset$  tracks numbered  $\emptyset$  through 39, and finally, the new double track density 5 1/4 inch drives have 8 $\emptyset$  tracks numbered  $\emptyset$  through 79. The default value for 5 1/4 inch drives on the DJDMA is 4 $\emptyset$ . However, this value can be changed by executing a SET TRACK SIZE command which is discussed below.

The last byte in the read sector command is called the status byte. This byte should be filled with some value other than what the controller might use when it reports status after the command is completed. A Ø is ideal since the controller does not use this value. For that matter, it does not use FF either. Either of these values are handy since they can be tested easily. By testing the status byte, the system can determine when a read command (among others) has completed. Below is a list of status byte codes along with their meanings. All values are in hex.

#### Table 2-1. Status Byte Codes

40 -	normal completion - no errors
8Ø <b>-</b>	improper command code
81 -	illegal disk drive value
82 -	drive not ready
83 -	illegal track value
84 -	unreadable media
85 <b>-</b>	improper sector header - no sync byte
86 -	CRC error in sector header read
87 <b>-</b>	seek error
88-8D -	compare error in sector header scan
8E -	CRC error in data field
8F -	illegal sector value for current media
9Ø <b>-</b>	<pre>media is write protected (writing only)</pre>
91 -	lost data - DMA channel did not respond
92 -	lost command - channel did not respond

The above list is complete and applies to any command that that reports status in its last byte. Not all codes apply to all commands. For example, 90 (hex) never appears as the status reported by the READ SECTOR command.

#### 2.6.3. WRITE SECTOR

Command	code:	21	(hex)
	length:	5	bytes
	parameter list length:	3	bytes
	status list length:	1	byte

The three-byte parameter field and the status byte have the same properties as those in the read sector command. All the items discussed in the read sector command apply to the write sector command with the exception that the write sector command can report a media write protect error (90 hex).

## 2.6.4. SENSE DRIVE STATUS

Command	code:	22	(hex)
Command	length:	6	bytes
Command	parameter list length:	1	byte
	status list length:	4	bytes

The single byte in the parameter list specifies a drive. Legal values range from Ø to 7. The last byte of the status list has codes which were listed above in the READ SECTOR command. The first three bytes of status are peculiar to a specific drive and are detailed below. However, unless the last status byte contains a 40 (hex), the preceding three bytes do not accurately reflect the condition and characteristics of the drive whose status was supposed to be sensed.

If any value other than 40 (hex) is present, nothing can be learned from the first three status bytes. When the final byte contains a 40 (hex), the first three describe characteristics and status concerning the drive specified in the parameter byte of the command.

## Table 2-2. STATUS BYTE 1: Drive Characteristic Byte

Each bit in this byte describes a different characteristic of the drive specified in the parameter field of the command.

- Bit Ø Information internal to the controller.
- Bit 1 If the media is hard-sectored, this bit is a 1. When the media in the drive is soft-sectored this bit will be a Ø.
- Bit 2 If the drive is  $5 \frac{1}{4}$  inch, this bit is a 1. If the drive is 8 inch, the bit is a  $\emptyset$ .
- Bit 3 If the drive has a DC motor with an ON/OFF switch, this bit is a l. If there is no ON/OFF switch, or if the drive motor is AC, this bit is a  $\emptyset$ .
- Bit 4 If the media in the drive is double density, this bit is a l. It is Ø only if the media is single density.
- Bit 5 If this bit is a 1 there is no "drive ready" signal supplied by the drive. For drives with no "ready" signal, the DJDMA firmware tests for the presence of sector/index holes. If the drive has an active "ready" signal, this bit is a Ø.
- Bit 6 If there is no "head load" command line to the drive, the controller assumes that the head(s) are always loaded against the media and this bit is a l. If there is a "head load" command line to the drive, this bit is a Ø.
- Bit 7 If the head(s) are currently loaded against the media, this bit is a 1. If the head(s) are not loaded, this bit is a 0.

## Table 2-3. STATUS BYTE 2: Sector Length Code - 0, 1, 2, or 3

The  $\emptyset$  indicates a sector length of 128 bytes, 1 stands for a length of 256 bytes, 2 means that the length is 512 bytes, and 3 indicates that the sector is 1024 bytes long. These are all decimal numbers.

## Table 2-4. STATUS BYTE 3: Drive Status/Characteristic Byte

There is an input port on the controller which can examine status signals transmitted directly from the selected drive.

The third status byte is a direct image of this port.

- Bit Ø Used internally by the controller and is of no meaning to the system.
- Bit 1 Current status of the serial input line from an RS-232 device which may be attached to connector P3, the serial port of the controller.
- Bit 2 This bit indicates that a double-sided 8 inch drive is currently selected and that double-sided media is present in the drive. This line is not driven by 5 1/4 inch drives; thus, an indirect means must be employed to determine if a 5 1/4 inch drive is double-sided and has double-sided media in it.
- Bit 3 Currently not used.
- Bit 4 This is the index/sector hole indicator. If this bit is a 1, the drive has sensed the presence of either an index hole or a sector hole.
- Bit 5 If this bit is a 1, the head(s) of the drive are at Track Ø. If the head(s) are positioned over some other track, this bit is a Ø.
- Bit 6 This bit is a l if the media in the drive is write protected. A zero indicates that the media is not write protected and disk write commands do not produce "write protect" errors.
- Bit 7 This is the drive ready bit. Most 5 1/4 inch drives have no signal on this line; thus, it is not a good "drive ready" indicator in this case.

All 8 inch drives produce a "ready" signal at this bit. If the current drive is an 8 inch and this bit is 1, the drive is "ready" to accept read, write, or step commands. If it is a Ø, the 8 inch drive is not "ready" and will not respond to commands from the controller.

#### 2.6.5. SET INTERRUPT REQUEST

Command	code:	24 (hex)
Command	length:	2 bytes
Command	parameter list length:	Ø bytes
Command	status list length:	l byte

This command generates an interrupt to the system bus. There is a bus driver on the DJDMA circuit board whose output terminates at a jumper pad near the lower edge of the board (the exact location is described later in the manual). This jumper pad is arranged so that the driver can be connected to the main interrupt line of the system bus (PINT\*) or any one of the eight vectored interrupt lines (VIØ\*, VII\*, ... VI7\*).

The controller is shipped from the factory with the driver uncommitted. If the DJDMA is to generate interrupts to the system, this driver must be connected to one of the nine interrupt lines. If the driver is not connected, the INTER-RUPT REQUEST command causes the controller to pause until another start pulse is issued by the system. However, once an INTERRUPT REQUEST command is executed, the controller is put into a special state where the board responds differently to the start pulse than it usually does.

Normally a start pulse causes the controller to begin fetching commands at the location specified by the most recent channel command word address. When the DJDMA executes an INTERRUPT REQUEST, it activates the interrupt bus driver on the circuit board. It then pauses with this bus driver still active.

Upon receipt of the next start pulse, the controller turns off the bus driver generating the interrupt and fetches the command which immediately follows the interrupt request command. The controller thus treats the first start pulse issued after the interrupt request command has completed as an INTERRUPT ACKNOWLEDGE handshake signal. This is the only circumstance in which a start pulse to the controller does not cause the command pointer to be reset.

The system can test the status byte following the command code to determine when the command has completed. When the command completes, it fills the status byte with a 40 (hex). When the interrupt request bus driver is not connected, an interrupt request command causes the controller to pause until the next start pulse is received, at which time it resumes executing commands where it left off.

#### 2.6.6. SET ERROR RETRY COUNT

Command Code: 28 (hex)
Command length: 2 bytes
Command parameter list length: 1 byte
Command status list length: Ø bytes

This command specifies how many times a sector is read in the event that a CRC error occurs in the data field. At least one read always takes place, so the smallest value that should appear in the parameter byte is a 1. This value can be as high as 255 (decimal). The default value is 10 (decimal).

This command's main purpose is to ensure that the value can be made smaller for diagnostic purposes. It is also useful when a diskette becomes worn and data recovery becomes more difficult. In this case, the value is made larger.

#### 2.6.7. SET LOGICAL DRIVE

Command code: 2E (hex)
Command length: 3 bytes
Command parameter list length: 1 byte
Command status list length: 1 byte

This command allows the user to change the logical numbering assigned to the 8 inch and  $5\ 1/4$  inch drives. The default values assigned the the 8 inch drives are Ø through 3, while the  $5\ 1/4$  inch drives are assigned values 4 through 7.

If a 4 appears in the parameter list of this command, the 5 1/4 inch drives are assigned drive values Ø through 3, while the 8 inch drives have their values changed to 4 through 7. A Ø in the parameter field reverses these values to the original default values. There is no status byte associated with this command and bit-2 in the parameter field is the only part of the byte examined by the command.

The status byte reported by the command reflects the logical value of the first physical 8 inch drive prior to the execution of the SET LOGICAL DRIVE command. If the status is 40 (hex), the previous logical value of the first physical 8 inch drive was 0. If the status is 44 (hex), the old value was 4.

The logical values assigned to the drives are also affected by performing a bootstrap operation which is discussed later.

## 2.6.8. SET HEAD UNLOAD/DRIVE DESELECT TIMEOUT

Command	Code:	2F	(hex)
Command	length:	2	bytes
Command	parameter list length:	1	byte
Command	status list length:	Ø	bytes

In order to conserve power and maximize diskette life, during periods of disk inactivity the controller unloads the drive head(s) and deselects the drive after a certain number of revolutions of the diskette. Normally, the controller waits sixteen revolutions before it deselects a drive. This command allows the user to change this situation. The value in the parameter list determines how many revolutions occur after no disk activity before the head(s) are unloaded and the drive is deselected. A disk transfer operation requires more time if the drive is not selected and so, under certain conditions, it may be desirable to extend the time before a drive is deselected after a transfer occurs. This command makes it possible to affect this situation. The value in the parameter field should be between 1 and 255 (decimal). However, when the heads are loaded for extended periods of time with the motor running, diskette media life is shortened considerably.

## 2.6.9 READ TRACK

Command	code:	29	(hex)
Command	length:	8	bytes
Command	parameter list length:	6	bytes
Command	status list length:	1	byte

This command reads an entire track into main memory starting at the value specified by the most recent SET DMA ADDRESS command. The transfer begins with the first full sector encountered by the controller. Thus, the buffer may not fill from the beginning.

As an example, suppose that the diskette had eight 1024 byte sectors and the first full sector of data encountered was Sector 6. In this case the last 3072 bytes of the buffer would be filled with Sectors 6, 7, and 8. The DJDMA memory pointer would then be reset to the start of the track buffer and Sectors 1 through 5 would be transferred.

The first three bytes of the parameter list specify

- l. track
- 2. side
- 3. drive

in that order. The side bit must appear in the most significant bit of the byte. Thus, the second byte in the parameter list is either  $\emptyset$  or  $8\emptyset$  (hex). The last three bytes of the parameter list form a memory pointer to a sector table.

There must be an entry in this table for each sector on the track.

As an example, if the diskette in the selected drive had 512 byte sectors, there would be fifteen entries and the table length would also be fifteen. This table should be initialized with 0s, 80s (hex), or FFs (hex).

As a sector of the track is read, the controller fills the byte of the table corresponding to the sector with status information concerning that particular sector (assuming the initial entry was  $\emptyset$ ). Thus, the system can determine error information individually, sector by sector.

If the controller encounters an FF (hex) entry in the sector table, it skips that sector which corresponds to the entry.

If a whole section of the table has FFs, the sectors corresponding to this section are not read.

If the controller encounters an entry in the table of  $8\emptyset$  (hex), the READ TRACK command terminates at that point. An example should illustrate these ideas.

Suppose side 1 of track 23 (decimal) is to be read into a track buffer starting at location 00E000 (hex) from drive 2 and that a set DMA address command with this value has already been executed. Suppose also that there are 1024 byte sectors on the diskette and that the sector table is to immediately precede the track buffer in memory. The command to read the track would then appear as follows:

## 29 17 8Ø Ø2 F8 DF ØØ ØØ

The sector table address of ØØDFF8 (hex) has a value of eight less than ØØEØØØ (hex) since there are eight sectors on the track of the diskette. The last byte (indicated with a value of ØØ) is the overall status byte for the command. The status codes are the same as the READ SECTOR COMMAND where they are listed.

#### 2.6.10. WRITE TRACK

Command	Code:	2A (hex)
Command	length:	8 bytes
	parameter list length:	6 bytes
	status list length:	l byte

The write track command is similar to the READ TRACK command. The six bytes of the parameter list are exactly the same and even the sector table entries work the same. Normally, the table has 0s as entries. Sectors that are not to be written (or rewritten) are marked with FFs (hex) while an 80 (hex) causes the command to terminate.

As with the read track command, the starting address of the track buffer is initialized with a SET DMA ADDRESS command.

#### 2.6.11. OUTPUT TO SERIAL PORT

Command code: 2B (hex)
Command length: 3 bytes
Command parameter list length: 1 byte
Command status list length: 1 byte

This command communicates with the output portion of the bit serial port on the DJDMA. The parameter byte is filled with the ASCII value that is to be transmitted to the RS-232 device connected to the port. The status byte should be initialized to either  $\emptyset$  or FF (hex). The command fills the status byte with a  $4\emptyset$  (hex) when all eight data bits and two stop bits have been transmitted.

The speed of this serial port is 9600 baud and cannot be changed. Also, it is vital that the system refrain from sending new start pulses to the controller until this command has completed. Otherwise, transmission of the serial stream is aborted before any or all of the bits have been sent.

The main purpose of the port in this subsystem is to allow a user to boot-up in a system where I/O devices are not defined on the boot diskette. This port is not adequate as a system consul port and will cause the controller to run less efficiently while the port is active (there is no disk activity while the serial port is engaged in data transmission). Input serial data can also be easily lost if the controller is supervising data transfer to or from a disk drive.

The input side of this serial port does not work the same as the output and is discussed in the next command.

## 2.6.12. SERIAL INPUT ENABLE/DISABLE

Command Code: 2C (hex)
Command length: 2 bytes
Command parameter list length: 1 byte
Command status list length: Ø bytes

This command enables or disables input from the bit serial RS-232 port on the controller. Serial input operates in a slightly different manner than serial output. If the input side of the port is enabled, characters received by the port are deposited at location 00003E (hex).

After loading a new character at this location, the controller writes 40 (hex) at location 00003F (hex). This second location serves as a status flag for serial input and should be reset to some other value after reading the character.

In the enable/disable command, the value of the parameter byte determines whether the port is to be enabled or disabled. A Ø in this byte instructs the controller to turn off the port, while a l forces the DJDMA to enable input. At boot-up, input is enabled, but if there is no terminal connected to the board, it is automatically disabled.

## 2.6.13. CONTROLLER HALT

Command	code:	25 (hex)
Command	length:	2 bytes
Command	parameter list length:	Ø bytes
Command	status list length:	l byte

This command is used to halt the DJDMA controller. There are no parameters. The status byte should be initialized to  $\emptyset$  or FF (hex). The controller fills this byte with a  $4\emptyset$  (hex) when the command completes. As mentioned previously, this command resets the command pointer. Hence, the next start pulse causes the controller to begin fetching commands from the channel command word address which has an initial value of  $\emptyset\emptyset\emptyset\emptyset5\emptyset$  (hex). This value can be changed with a command that is described below.

## 2.6.14. BRANCH IN CHANNEL

Command	code:	26 (hex)
Command	length:	4 bytes
Command	parameter list length:	3 bytes
	status list length:	Ø bytes

The three parameter bytes specify a branch address for the controller. This address is the location from where the controller fetches its next command. The address bytes are arranged so that the low order byte immediately follows the command code, the middle order byte is next and the high order byte is last. There is no status code and immediately after execution, the controller picks up the next command from the branch address.

## 2.6.15. SET CHANNEL ADDRESS

Command	code:	27	(hex)
Command	length:	4	bytes
Command	parameter list length:	3	bytes
Command	status list length:	Ø	bytes

The three parameter bytes of this command specify a memory address. After this command has executed, start pulses from the system cause the controller to fetch its first instruction at this address. The order of the bytes is the same as the branch in channel command. There is no status byte associated with this command.

#### 2.6.16. SET TRACK SIZE

Command Code: 2D (hex)
Command length: 4 bytes
Command parameter list length: 2 bytes
Command status list length: 1 byte

This command allows the system to change the number of tracks that the controller assumes are on a disk drive. The first byte in the parameter list describes a drive and should have values between  $\emptyset$  and 7. Other values cause the command to return an error and not change the track value of any drive.

The second byte must contain a hex number which is **one larger** than the largest numerical track on the diskette. For 35 track drives, this value is 35 since the track numbering starts at zero. For the same reason, the value is 40 for 40 track drives, 77 for 77 track drives, and 80 for 80 track drives. (All the numbers used in this paragraph are decimal. They must be changed to hexadecimal when incorporated into the command string.)

It is possible to damage a drive if seeks are performed to tracks which extend beyond the boundaries of the seek mechanism. The controller has no way to determine if a particular value is improper for a given drive. The user must exercise care in executing this command and Morrow Designs takes no responsibility for damage that occurs through its misuse.

## 2.6.17. READ CONTROLLER MEMORY

Command	Code:	ΑØ	(hex)
Command	length:	8	bytes
Command	parameter list length:	7	bytes
Command	status list length:	Ø	bytes

The first three bytes of the parameter list specify a main memory address with bytes in ascending order (just like the other commands that required a three-byte address field.)

The next two bytes specify a count which can have values anywhere between Ø and FFFF (hex). The last two bytes specify an address in the memory of the on-board Z-8ØA microprocessor. This command transfers local memory to main memory which allows the main CPU to read the controller's memory. It is not advisable to read locations 4ØØI (hex), 8ØØI (hex), AØØØ (hex), etc., since this type of reference causes the controller to hang waiting for data from a drive when none is selected. The only way to reliably recover from this fault is to issue a reset to the system. Morrow Designs does not recommend use this command and does not support applications that make use of this command or the two that follow. This command reports no status.

#### 2.6.18. WRITE CONTROLLER MEMORY

Command Code:

Command length:

Command parameter list length:

Command status list length:

Ø bytes

The first three bytes of the parameter list specify a main memory address in ascending order (just like the other commands that required a three-byte address field.)

The next two specify a count that can range between  $\emptyset$  and FFFF (hex).

The last two bytes specify an address in the memory space of the on-board Z-80A microprocessor. This command transfers data from main memory to the memory of the controller. There are only 1024 bytes of RAM on the controller board. This RAM starts at location 1000 (hex). The only locations safe to write in are between 1030 and 127F (hex). Writing in other locations produces unpredictable results and can lead to loss of data on diskettes which are not write protected and are inserted in drives connected to the controller. Morrow Designs does not support the use of this command. This command is used in diskette format programs (included in this manual) but we strongly recommend that it not be used for other purposes). There is no status byte associated with this command.

## 2.6.19. EXECUTE CONTROLLER ROUTINE

Command Code:

Command length:

Command parameter list length:

Command status list length:

A2 (hex)

3+ bytes

2 bytes

0+ bytes

The two bytes in the parameter list specify an address in the memory space of the on-board Z-80A microprocessor. This command forces the on-board processor to branch to and begin executing instructions at this address. As with the previous command, it is extremely dangerous and should not be used by anyone except those well versed with the inner workings of the controller. The status list length is given as 0+ bytes because the length and type of status varies depending on the nature of the routine at the specified address. As with the previous two commands, Morrow Designs does not support use of this command.

#### 2.7. Command Summary

The following tables summarize commands that are both supported and unsupported by the DJDMA.

#### Table 2-5. Supported Commands

- Set DMA (low, med, high)
- Read Sector (track, side/sector, drive, status)
- Write Sector (track, side/sector, drive, status)
- Sense Status (dstatl, dstat2, dstat3, status)
- Set Interrupt Request (status)
- Set Error Retry Count (count)
- Set Logical Drive (drive, type)
- Set Head Unload/Drive Deselect Timeout (revolution count)
- Read Track (track, side, drive, low, med, high, status)
- Write Track (track, side, drive, low, med, high, status)
- Serial Port Output (ASCII byte)
- Serial Input Enable/disable (control byte)
- Controller Halt (status)
- Branch in Channel (low, med, high)
- Set Channel Address (low, med, high)
- Set Track Size (drive, hitrack)

## Table 2-6. Unsupported Commands

- Read CMemory (tlow, tmed, thigh, lcnt, hcnt, slow, shigh)
- Write CMemory (slow, smed, shigh, lcnt, hcnt, tlow, thigh)
- Execute Controller Routine (low, high, ..., ...)

#### 2.8. Status Codes

STATUS CODE

The following table summarizes the DJDMA status codes.

# Table 2-7. Status Code Summary

DESCRIPTION

80 Impro 81 Impro	per Disk Drive Value
82 Disk	Drive Not Ready
83 Impro	per Track Value
84 Unrea	dable Media
85 Impro	per Sector Header - No Sync Byte(s)
86 CRC F	rror in Sector Header Scan
87 Seek	
	re Error in Sector Header Scan
8E CRC E	rror in Data Field
8F Impro	
90 Media	
91 Lost	Data - DMA Channel did not respond
92 Lost	Command - Channel did not respond

## 3. IEEE 696 (S-100) BUS CONSIDERATIONS

The DJDMA controller has been designed to meet the IEEE/696 proposed standard for the S-100 bus and will operate properly in any S-100 mainframe which meets this proposed standard and can accommodate temporary bus masters. In fact, the DJDMA runs in most existing S-100 systems in operation today. However, we cannot guarantee that the controller will operate in a system unless it meets all the specifications contained in the IEEE/696 document.

In transferring data from a floppy disk directly into main memory, the DJDMA assumes that the permanent master in the system will respond to bus requests by the controller fast enough so that data will not be lost. If an 8 inch double density drive is connected to the controller, a byte of data is read or written every 16 microseconds.

The transfer rate for single density 8 inch drives and double density  $5\ 1/4$  inch drives is a byte every 32 microseconds.

Single density 5 1/4 inch drives have a transfer rate of one byte every 64 microseconds. If some device, such as a front panel, holds the READY line of the bus down for extended periods during disk transfers, data is lost and the controller cannot function properly.

Morrow Designs assumes that the user has made the proper determination concerning the ability of his system to respond to bus requests from the DJDMA so that data is not lost during disk transfers. Morrow Designs is not responsible for operation of the controller in systems that cannot respond to bus requests at least as fast as those detailed above for the various types of floppy disk drives.

#### 4. INTERRUPTS

At the lower left area of the DJDMA circuit board, just above the edge connector fingers, is a jumper area designed so users can connect the board's interrupt request bus driver to one of the nine interrupt request lines: VIØ\*, VII\*, VI2\*, VI3\*, VI4\*, VI5\*, VI6\*, VI7\*, or PINT\* (See the component layout for an illustration of this area).

If the system does not use interrupts, there is no need to connect J3 to any of these lines. If J3 is not jumpered, it appears to the system that the controller has entered a pause state when it executes an interrupt request command. All activity stops (just as it does after a halt command). When the next start pulse is sent to the controller, it picks up its next instruction from the memory location immediately following the status byte of the interrupt request command (this is not the same as a halt command).

The DJDMA is shipped from the factory without any jumpering between J3 and the interrupt request lines. If the controller is to generate interrupt requests, the user must determine which of the nine possible connections is appropriate for his system. The DECISION I user reference manuals contain information about how the DJDMA communicates with the interrupt controller on the MULT-I/O and WUNDERBUSS I/O boards, and should serve as an example of how interrupts from the DJDMA could work in other systems.

## 5. I/O CONNECTORS

Refer to the component layout drawing included in this manual for a more complete understanding of the discussion in this section.

There are three I/O connectors at the top of the DJDMA circuit board: Pl, P2, and P3.

P3 is at the top left-hand side of the board and is the connector for the bit serial RS-232 port. It has three pins, numbered 1 through 3 from left to right. Pin-1 is the RS-232 ground signal, pin-2 is the input and pin-3 is the RS-232 output signal.

To the right of P3 is P2. P2 has 34 pins and is used to connect 5 1/4 inch drives to the controller. The pins are arranged in two rows - the odd numbered pins being just above the even numbered ones. The pins are numbered 1 through 33, odd from right to left, and 2 through 34, even from right to left. All the odd numbered pins are connected to ground while the even numbered pins carry information to and from 5 1/4 inch floppy disk drives.

Pl is the right-most connector and has 50 pins. This connector is used to connect 8 inch drives to the controller and has pins arranged in two rows, the same as P2. The upper pins are odd and are numbered 1 through 49, right to left. The lower pins are even and are numbered 2 to 50, right to left. As before, all odd pins are grounds while even pins carry signals between the controller and 8 inch drives.

## 6. JUMPERED SETTINGS

Refer to the component layout drawing included in this manual for a more complete understanding of the discussion in this section.

## 6.1. EPROM Replacement

The jumpered setting at J1 (located in the upper right hand corner of the board) is factory set B to C for a 2732 EPROM. It may be jumpered A to B, effectively replacing it with a 2716 EPROM. But please note that the **factory setting must be maintained** for proper system operation. The optional setting reduces the address space available and is only to be used in special, limited applications.

#### 6.2. Bootstrap Program

J2 (located in the lower mid-section of the board) is jumpered B to C for conditional bootstrap operation. This mode is used for the Decision I and controllers are shipped from the factory with a jumper between these two pins.

J2 is jumpered A to B for non-bootstrap mode in systems which cannot allow a temporary master to hog the bus and intend to boot the DJDMA controller by external means.

## 7. BOOTSTRAP LOAD

The DJDMA performs an automatic bootstrap load at reset or poweron if J2 is jumpered B to C and a shunt jumper is placed between pins 1 and 2 of P3, or if a terminal is connected to P3. In either case, the controller halts the main CPU by taking control of the bus and reads the first 38 (hex) locations in main memory into its own local memory. Next it loads Øs into these first 38 (hex) bytes and places a short, 19 byte (decimal) handshake routine between ØØØØ38 and ØØØØ4A (hex). The bus is then released. When the main CPU executes the first part of the handshake routine, the controller restores the first 38 (hex) locations of main memory to its original state. Next, 8Ø (hex) bytes are loaded between ØØØØ8Ø and ØØØØFF (hex) from the first sector on Track Ø of the disk. Finally, the controller writes a control byte to the handshake routine which causes the main CPU to branch to location ØØØØ8Ø (hex). A listing of the 19-byte handshake routine is given below.

Table 7-1. 19-Byte Handshake Routine

ØØØØ38 ØØØØ3B	21 4A Ø9 36 ØØ	Ø START:	LXI MVI	Н,4A М,Ø
ØØØØ3D	7 <b>E</b>	LOOP:	MOV	A,M
ØØØØ3E	в7		ORA	Α
ØØØØ3F	CA 3D Ø	Ø	JZ	LOOP
000042	FE 40		CPI	4ØH
000044	C2 3D Ø	Ø	JNZ	LOOP
ØØØØ47	C3 8Ø Ø	Ø <sup>.</sup>	JMP	8ØH
ØØØØ4A	FF		DB	ØFFH

The controller will boot from either the first drive connected to the 8 inch port or the first drive connected to the 5 1/4 inch port. The decision as to which port to choose is determined by testing for a "drive ready" signal. The 8 inch port is tested first. The controller will alternately continue to test for "drive ready" indefinitely to allow the user time to insert a diskette. This is evidenced by the indicator lights on the disk drives. They will alternately blink as the controller checks for the ready signal.

## 8. BOOTING THE DJDMA

The following is the proper procedure for booting the DJDMA:

- 1. Open the door of any drive the DJDMA could boot from.
- 2. Insert a bootstrap diskette in the boot drive WITHOUT closing the driver door.
- 3. Depress the RESET switch.
- 4. While the RESET switch is depressed, close the drive door.
- 5. Release the RESET switch.

It is possible that the above procedure will have to be repeated twice depending on the value of location  $\emptyset$ .

If a shunt jumper across pins 2 and 3 of P3 is not in place or if a terminal is not connected to P3, the controller powers itself up in normal "cycle steal" mode and waits for commands from the system.

#### 9. FORMATTING DISKETTES

There are no firmware commands on the DJDMA to format diskettes for two reasons: Formatting is a dangerous operation. If a diskette is in a drive with valuable information written on it, an accidental format command could destroy this data. The controller is also capable of formatting a wide variety of diskettes and the EPROM is not large enough to accommodate both the command processor code and all of the desirable format routines.

For these reasons, the format routines are loaded from main memory using the WRITE CONTROLLER MEMORY command and executed using the EXECUTE CONTROLLER ROUTINE command. A listing of two format programs for IBM soft-sectored 8 inch diskettes and North Star hard-sectored 5 1/4 inch diskettes appears as an appendix to this manual. These programs are also available on diskettes for a modest cost for those who wish to avoid using controller commands not supported in the field.

When a CP/M operating system is shipped with either a lone DJDMA controller or a disk system which includes a DJDMA controller, there are built-in commands on the system diskette which will format both types of diskettes.

## Parts List

Amount	Function	Description
1	PC board	DJDMA
5	Diode	1N914
ì	Transistor	2N39Ø4
6	Transistor	2N39Ø6
•	114515.601	
2	Regulator	+5 volts
1	Regulator	+12 volts
1	Regulator	-12 volts
1	Resistor	1K Ohm 1/4W 5%
2	Resistor	1 Meg Ohm 1/4W 5%
1	Resistor	12K Ohm 1/4W 5%
1	Resistor	1.2K Ohm 1/4W 5%
1	Resistor	1.5K Ohm 1/4W 5%
1	Resistor	18Ø Ohm 1/4W 5%
2	Resistor	27K Ohm 1/4W 5%
4	Resistor	33Ø Ohm 1/4W 5%
11	Resistor	3.3K Ohm 1/4W 5%
1	Resistor	39Ø Ohm 1/4W 5%
3	Resistor	4.7K Ohm 1/4W 5%
1	Resistor	47K Ohm 1/4W 5%
1	Resistor	2.0K Ohm 1/4W 1%
1	Resistor	20.0K Ohm 1/4W 1%
1	Resistor	28.ØK Ohm 1/4W 1%
. 1	SIP	180K 1/8W 5% (10-pin)
î	SIP	3.3K 1/8W 5% (8-pin
<del>-</del>		7 cm cc (c p2m
1	Inductor	4.7uh
1	Capacitor	.001mf ceramic disk
13	Capacitor	·luf mono cap
1	Capacitor	.Øl mylar cap
1	Capacitor	33pf silver/mica
2	Capacitor	47pf silver/mica
2	Capacitor	100pf silver/mica
1	Capacitor	1200pf silver/mica
1	Capacitor	620 pf silver/mica
8	Capacitor	luf dip. tant.
1	Crystal	4 MHz
•	-	
1	PCB Header	SIN RT> NHD 3
1	PCB Header	DIN RT> HD 34
1	PCB Header	DIN RT> HD 5Ø
2	Slide Jumpers	
	<del>-</del>	
2	Screws	632 X 5/16 Pan Phil

# Parts List, Cont.

2	Hex Nuts	632
2 2	Heat Sinks Heat Sinks	Low Profile 3 Fin Slimline 5 prong
1 13 12 2 15 1 1	IC Socket IC Sockets IC Sockets IC Sockets IC Sockets IC Socket IC Socket IC Socket	Low Profile (8-pin) Low Profile (14-pin) Low Profile (16-pin) Low Profile (18-pin) Low Profile (20-pin) Low Profile (24-pin) Low Profile (28-pin) Low Profile (40-pin)
1	IC	1458
2	IC	2114-3 RAM
1	IC	74Ø4 74Ø6
1 1 1 1 2 1 1 3 1 2 1 1 4 4 4 1 1 1 3	IC I	74LSØ2 74LSØ4 74LSØ8 74LS1Ø 74LS138 74LS139 74LS153 74LS221 74LS273 74LS279 74LS279 74LS299 74LS373 74LS374 74LS38 74LS393 74LS75
1 1	IC IC	81LS95 81LS96
1 1 5	IC IC IC	PAL FPLA PROM

## Subject Index

```
BRANCH IN CHANNEL, 17
Board compatibility, 1
CONTROLLER HALT, 17
CP/M data buffer, 6
Command Pointer reset, 17
Command parameter lists, 5
Command status byte, 5
Controller
   DMA channel, 1
   microprocessor, 1
   supervision of data transfer, 1
Cycle steal mode, 24
DJDMA self boot capability,
DMA communication with main memory,
Dangers of formatting diskettes, 24
Data recovery, 13
               21
Data transfer,
Drive values,
EXECUTE CONTROLLER ROUTINE, 19
Extended addressing, 6
TEEE standards and board compatibilty, 1
Intelligent I/O channel, 1
Interrupt request lines, 12
Jumpering interrupt request lines, 22
Listing of DJDMA Controller Commands, 5
Listing of status byte codes, 8
Listing of valid sector values, 7
```

```
Master
  permanent, 1, 4
   temporary, 1, 4
OUTPUT TO SERIAL PORT, 16
Permanent master, 1, 4
Port enable and terminal connection, 17
Power-up or reset pointer, 4
Primitive I/O port - DJDMA, 4
Program Counter, 4
READ CONTROLLER MEMORY, 18
READ SECTOR, 7
READ TRACK, 14
Sector transfer sample, 14
SENSE DRIVE STATUS, 9
SERIAL INPUT ENABLE/DISABLE, 16
SET CHANNEL ADDRESS, 17
SET DMA ADDRESS,
                 6
SET ERROR RETRY COUNT, 13
SET HEAD UNLOAD/DRIVE DESELECT TIMEOUT, 14
SET INTERRUPT REQUEST, 12
SET LOGICAL DRIVE, 13
SET TRACK SIZE, 18
Serial port communication, 16
Start command, 3
Status flag for serial input, 16
Stealing bus cycles, 1
Stop command, 3
Temporary master, 1, 4
Track numbering, 8
```

 $\underline{\underline{\mathbf{U}}}$ Undefined I/O devices, 16

WRITE CONTROLLER MEMORY, 19
WRITE SECTOR, 9
WRITE TRACK, 15

 $\frac{\mathbf{Z}}{\mathbf{Z}-80\mathbf{A}}$  - memory transfer, 19

SOFTWARE LISTING

CALL

JΡ

LD

CP

JΡ

LD

LCMD

82H

Z,\$+6

Z.PROCED

HL, RMESSG

HL, WMESSG

; execute the command

;drive not ready message

;test for drive not ready

;drive not ready error code

;drive must be write protected

;zero => no error

ØØ86'

ØØ89'

ØØ8C'

ØØ8F'

0091'

ØØ94'

CD ØØFB'

CA ØØA8'

21 Ø29A'

CA ØØ97'

21 Ø2D6'

FE 82

0897   CD 011E   CALL   OUTH	DJDMA/FOR	RMAT.ASM	12-18-81	MACRO-8	30 3.36 17-Mar-8	Ø PAGE 1-2
889A   CD   812A   CALL   INPUT	ØØ97'	CD ØllE'		CALL	OUTM	sand the message
8890. DA 801B*  9890. DA 801B*  9890. DA 801B*  9880. SE 81  AND  1	ØØ9A'					
88.8   56.91   AND   1	ØØ9D'					
98A2   CA   9888   JP   Z,START   zero > start the program over   98A5   CA   9879   JP   LOADC   right and othe command over   right and othe command   right and othe comman	ØØAØ'				•	
98A5. C3 9879. JP LOADC. 190 back and do the command over 190 back for and the command over 190 back for and the command and execute address 190 back for and the command and execute address 190 back for and the command and execute address 190 back for and the command and execute address 190 back for and the command and execute address 190 back for and the command and execute address 190 back for and the command and execute address 190 back for and the command and execute address 190 back for and the command 200 back for and 200 back for and 200	ØØA2'					
88A8   21   3327				-		
80AB   CD   911E			PROCED.			
888   31   1856			I KOCED.			Calliage return and line reed
8981   3A 932A   DD						routput the string
888   87					•	adjusced execution address of format
8885   CA 88C2   JP						stagt for double density
8088   21 9147						
808BB   86 8A					· · · · · · · · · · · · · · · · · · ·	alord double density format sermed
808B'   CD   90FB'   CALL   LCMD						
BOCG   21   1159					· · · · · · · · · · · · · · · · · · ·	
80C3   22   9167   LD						
90C6   21   1938						
98(99   22   9161   CONTUE: LD   LD   CONTUE: LD   CONT						
BOCC   3E 2A			CONTUE			
## START   GALL   OUTPUT   GALL   OUTPUT   GAT			CONTUE:			
### ### ### ### ### ### ### ### ### ##					•	; send a star for a track done
80D4   86 86						
0006   CD   0007B   CALL   CCMD   COMD   COMMAND   COM						
### ### ### ### ### ### ### ### ### ##						
## ## ## ## ## ## ## ## ## ## ## ## ##						
### ### ### ### ### ### ### ### ### ##						
### START   GOTTM   GO			PMDEMM.			
### START   190 format another disk   96E4   C3   9080   FMTRCK   LD   HL, DOTCMD   10 format a track command   96E6   LD   B, 6   10 format a track command   10 format   10 form			ENDINI:			; send iinai message
### ### ### ### ### ### ### ### ### ##						. ma farmat anathum 31 st
### ### ### ### ### #### ### ### ### #			PMMDOV.			
## STATE OF BOTH STATES OF			PHIRCR:			
ØØEF'         CA ØØCC'         JP         Z,CONTUE+3         ;loop back for more tracks           ØØF2'         21 Ø29A'         LD         HL,RMESSG         ;drive has become not ready           ØØF5'         CD ØUIE'         CALL         OUTM         ;stop the formatting           ØØF8'         C3 ØØDE'         LCMD:         LD         DE,50H         ;start of command sequence           ØØFF'         12         LD         (DE),A         ;load into command area           ØØFF'         13         INC         DE         Inc         HL         ;advance the pointers           ØØFF'         13         INC         DE         DEC         B         ;advance the pointers           ØØFF'         13         INC         DE         ;advance the pointers         DEC         DEC         B         ;advance the pointers           ØØFF'         13         INC         DEC         DEC         BE         ;atart the controller         ;pointer for s					•	
00F2'         21 029A'         LD         HL, RNESSG         ;drive has become not ready           00F8'         CD 011E'         CALL         OUTM         ;stop the formatting           00F8'         11 0050         LCMD:         LD         DE,50H         ;start of command sequence           00FF'         7E         LD         A,M         ;get command data           00FF'         12         LD         (DE),A         ;load into command area           0100'         23         INC         HL         ;advance the pointers           0101'         13         INC         DE         BE           0102'         05         DEC         B         ;test for transfer done           0108'         C2         00FE'         JP         NZ,LCMD+3         ;test for transfer done           0108'         DEC         B         ;test for transfer done           0109'         IA         LD         A,(DE)         ;test for transfer done           0109'         IA         LD         A,(DE)         ;test for command string done           0108'         CA 0109'         JP         Z,ECMD+3         ;test for command string done           0110'         E40'         CP         40H <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td></t<>						
00F5'         CD 011E'         CALL OUTM         , stop the formatting           00F8'         C3 00DE'         JP ENDFMT         ; stop the formatting           00FB'         11 0050         LCMD:         LD DE,50H         ; start of command sequence           00FF'         12 LD A,M         ; jet command data           00FF'         12 LD (DE),A         ; load into command area           0100'         23 INC HL ; advance the pointers           0101'         13 DEC         B           0102'         05 DEC         B           0103'         C2 00FE'         JP NZ, LCMD+3         ; test for transfer done           0106'         D3 EF         ECMD:         OUT (0EFH),A         ; start the controller           0108'         1B         DEC DE         ; pointer for status byte of halt cmd           0109'         1A         LD A,(DE)         ; test for command string done           010A'         B7         OR A         ; test for command string done           010E'         3A 0053         LD A,(53H)         ; status byte for execute command           0111'         FE 40         CP 40H         ; test for no error           0114'         21 015C'         OUTPUT: LD HL, SOCMD+1         ; data byte of serial output command strin						
ØØF8'         C3 ØØDE'         JP         ENDEMT         ; stop the formatting           ØØFB'         11 ØØ5Ø         LCMD:         LD         DE,5ØH         ; start of command sequence           ØØFE'         7E         LD         A,M         ; get command data           ØØFF'         12         LD         (DE),A         ; load into command area           Ø1Ø0'         23         INC         HL         ; advance the pointers           Ø1Ø1'         13         INC         DE           Ø1Ø2'         Ø5         DEC         B           Ø1Ø3'         C2 ØØFE'         JP         NZ, LCMD+3         ; test for transfer done           Ø1Ø6'         D3 EF         ECMD:         OUT         (ØEFH),A         ; start the controller           Ø1Ø8'         1B         DEC         DE         ; pointer for status byte of halt cmd           Ø1Ø8'         1A         OR         A         ; test for command string done           Ø1Ø8'         CA         Ø1Ø9'         JP         Z, ECMD+3         ; status byte for execute command           Ø111'         FE         4Ø         CP         4ØH         ; test for no error           Ø113'         C9         CP         4ØH						drive has become not ready
MOFB						aton the formatting
## April 12				O.F	ENDIFII	scop the formatting
## April			LCMD:	LD	DE,50H	;start of command sequence
		. —		LD	A, M	
0101'   13				LD	(DE),A	;load into command area
### DEC B   DEC DE   DEC DEC DE   DEC DEC DE   DEC DEC DE   DEC				INC	HL	;advance the pointers
Ø1Ø3'         C2 ØØFE'         JP         NZ,LCMD+3         ;test for transfer done           Ø1Ø6'         D3 EF         ECMD:         OUT         (ØEFH),A         ;start the controller           Ø1Ø8'         1B         DEC         DE         ;pointer for status byte of halt cmd           Ø1Ø9'         1A         LD         A,(DE)         ;test for command string done           Ø1Ø8'         CA Ø1Ø9'         JP         Z,ECMD+3         ;status byte for execute command           Ø1ØE'         3A ØØ53         LD         A,(53H)         ;status byte for execute command           Ø111'         FE 4Ø         CP         4ØH         ;test for no error           Ø113'         C9         RET         OUTPUT:         LD         HL,SOCMD+1         ;data byte of serial output command           Ø117'         Ø6 Ø5         LD         B,5         ;serial output command string length           Ø11A'         2B         DEC         HL         ;back up to pointer				INC	DE	
### ### ### ### #### #### ############				DEC	В	
### ### ##############################	0103'	C2 ØØFE'		JP	NZ,LCMD+3	;test for transfer done
## DEC DE			ECMD:	OUT	(ØEFH),A	start the controller
### ### ### ### ### ### ### ### ### ##				DEC		
### ### ### ### ### ### ### ### ### ##				LD	A, (DE)	
010B'       CA 0109'       JP       Z,ECMD+3         010E'       3A 0053       LD       A,(53H)       ;status byte for execute command         0111'       FE 40       CP       40H       ;test for no error         0113'       C9       RET       ;test for no error         0114'       21 015C'       OUTPUT: LD       HL,SOCMD+1       ;data byte of serial output command         0117'       06 05       LD       B,5       ;serial output command string length         0119'       77       LD       M,A       ;store the data         011A'       2B       DEC       HL       ;back up to pointer				OR	A	test for command string done
Ø111'       FE 40'       CP 40H       ;test for no error         Ø113'       C9       RET       ;test for no error         Ø114'       21 Ø15C'       OUTPUT: LD HL, SOCMD+1       ;data byte of serial output command         Ø117'       Ø6 Ø5       LD B,5       ;serial output command string length         Ø119'       77       LD M,A       ;store the data         Ø11A'       2B       DEC HL       ;back up to pointer		CA Ø1Ø9'		JP	Z,ECMD+3	· · · · · · · · · · · · · · · · · · ·
Ø111'       FE 40       CP 40H       ;test for no error         Ø113'       C9       RET       ;test for no error         Ø114'       21 Ø15C'       OUTPUT: LD HL, SOCMD+1       ;data byte of serial output command         Ø117'       Ø6 Ø5       LD B,5       ;serial output command string length         Ø119'       77       LD M,A       ;store the data         Ø11A'       2B       DEC HL       ;back up to pointer				LD	A,(53H)	status byte for execute command
Ø114'       21 Ø15C'       OUTPUT: LD       HL,SOCMD+1       ;data byte of serial output command         Ø117'       Ø6 Ø5       LD       B,5       ;serial output command string length         Ø119'       77       LD       M,A       ;store the data         Ø11A'       2B       DEC       HL       ;back up to pointer				CP	4ØH	
Ø117'       Ø6 Ø5       LD       B,5       ;serial output command string length         Ø119'       77       LD       M,A       ;store the data         Ø11A'       2B       DEC       HL       ;back up to pointer	Ø113'	C9		RET		
0117' 06 05 LD B,5 ;serial output command string length 0119' 77 LD M,A ;store the data 011A' 2B DEC HL ;back up to pointer			OUTPUT:	LD	HL, SOCMD+1	data byte of serial output command
### ### ### ##########################				LD		
011A' 2B DEC HL ; back up to pointer				LD		store the data
				DEC		
	Ø11B'	C3 ØØFB'		JP	LCMD	

DJDMA/FORMAT.ASM	12-18-81	MACRO-80 3.36 17	/-Mar-80 PAGE 1-3
011E' 7E 011F' B7 0120' C8 0121' E5 0122' CD 0114' 0125' E1 0126' 23 0127' C3 011E'	OUTM:	LD A,M OR A RET Z PUSH HL CALL OUTPUT POP HL INC HL JP OUTM	;get current byte of message ;test for end of message ;return at end of message ;save the character pointer ;output the character ;recover the character pointer ;advance the character pointer ;go get the next character
Ø12A'       21       ØØ3F         Ø12D'       3E       40         Ø12F'       96         Ø13Ø'       C2       Ø12D'         Ø133'       77         Ø134'       2B         Ø135'       7E         Ø136'       F5         Ø137'       CD       Ø114'         Ø13A'       F1         Ø13B'       E6       7F         Ø13D'       FE       3Ø         Ø13F'       D8         Ø140'       FE       34         Ø142'       3F         Ø143'       D8         Ø144'       E6       Ø3         Ø146'       C9	INPUT:	LD HL, 3FH LD A, 40H SUB M JP NZ, INPUT+: LD M, A DEC HL LD A, M PUSH AF CALL OUTPUT POP AF AND 7FH CP 30H RET C CP 34H CCF RET C AND 3 RET	<pre>;serial input status byte ;test value for status ;test for character ready ;zero =&gt; new character ready ;zero out the status byte ;back up pointer to the character ;pickup the character ;save the data ;echo the data ;turn it into ASCII ;test for smaller than zero ;test for larger than three  ;change ASCII to binary</pre>

DJDMA/FOR	MAT.ASM	12-18-81	MACRO-86	Ø 3.36	17-Mar-80	PAGE	1-4
0147' 0148' 014A' 014B' 014D' 014F' 0150'	A1 Ø32B' Ø0 Ø131 1Ø3Ø 25	LDDCMD:	DB DW DB DB DB	ØA1H DOUBLE Ø SINGLE- 1Ø3ØH 25H	DOUBLE	;main m ;byte c ;contro ;contro	controller memory command nemory address pointer count pller memory address pointer pller halt command command status byte
Ø151' Ø152' Ø154' Ø155' Ø157' Ø159' Ø15A'	A1 045C' 00 0112 1030 25	LSDCMD:		ØA1H SINGLE Ø ECODE-S 1030H 25H	INGLE	, nait c	Ommand status byte
Ø15B' Ø15C' Ø15D' Ø15E' Ø15F'	2B ØØ ØØ 25 ØØ	SOCMD:	DB DB DB DB DB	2BH Ø Ø 25H Ø		;output ;output ;contro	character to controller cmd data character command status ller halt command command status byte
Ø160' Ø161' Ø163' Ø164' Ø165'	A2 1030 00 25 00	DOT CMD :	DB DW DB DB DB	ØA2H 1Ø3ØH Ø 25H Ø		; format	
Ø166' Ø167' Ø16A' Ø16B'	A2 113A ØØ 25 ØØ	ATCMD:	DB DW DB DB DB	ØA2H SDADVT Ø 25H Ø		; advanc	e the track value address
Ø16C' Ø16D' Ø16E'	1B 1Ø Ø9	STABLE:	DB DB DB PAGE	1BH 1ØH 9		;15 sec	etors per track (256 bytes) etors per track (512 bytes) ors per track (1024 bytes)

```
Ø16F'
                               SMESSG: DW
                                                CRLFS
        ØDØA
        49 42 4D 2Ø
Ø171'
                                                "IBM Compatable 8 inch Format Program"
                                        DB
Ø175'
        43 6F 6D 7Ø
Ø179'
        61 74 61 62
Ø17D'
        6C 65 2Ø 38
Ø181'
        2Ø 69 6E 63
Ø185'
        68 2Ø 46 6F
Ø189'
        72 6D 61 74
Ø18D'
        2Ø 5Ø 72 6F
Ø191'
        67 72 61 6D
Ø195'
        ØDØA
                                        DW
                                                CRLFS
Ø197'
        53 65 6C 65
                                        DB
                                                "Select a Drive ( Ø, 1, 2, or 3 ): "
Ø19B'
        63 74 20 61
Ø19F'
        20 44 72 69
Ø1A3'
        76 65 20 28
Ø1A7'
        2Ø 3Ø 2C 2Ø
ØlAB'
        31 2C 2Ø 32
ØlAF'
        2C 2Ø 6F 72
Ø1B3'
        20 33 20 29
Ø1B7'
        3A 2Ø
Ø1B9'
                                        DB
Ø1BA'
                               BMESSG: DW
                                                CRLFS
        ØDØA
Ø1BC'
        49 6D 7Ø 72
                                        DB
                                                 "Improper input - returning to start of program"
Ølcø'
        6F 7Ø 65 72
Ø1C4'
        20 69 6E 70
Ø1C8'
        75 74 2Ø 2D
Ø1CC'
        20 72 65 74
Ø1DØ'
        75 72 6E 69
Ø1D4'
        6E 67 2Ø 74
Ø1D8'
        6F 2Ø 73 74
Ø1DC'
        61 72 74 20
Ø1EØ'
        6F 66 2Ø 7Ø
ØlE4'
        72 6F 67 72
Ø1E8'
        61 6D
Ø1EA'
        ØDØA
                                        DW
                                                CRLFS
ØlEC'
        ØØ
                                        DB
ØlED'
        ØDØA
                               DMESSG: DW
                                                CRLFS
ØlEF'
        53 65 6C 65
                                                 "Select double density ( 1 ) or single density ( 0 ): "
                                        DB
        63 74 20 64
Ø1F3'
Ø1F7'
        6F 75 62 6C
Ø1FB'
        65 20 64 65
Ø1FF'
        6E 73 69 74
Ø2Ø3'
        79 20 28 20
Ø2Ø7'
        31 20 29 20
Ø2ØB'
        6F 72 2Ø 73
Ø2ØF'
        69 6E 67 6C
Ø213'
        65 20 64 65
Ø217'
        6E 73 69 74
Ø21B'
        79 20 28 20
        3Ø 2Ø 29 3A
Ø21F'
Ø223'
        2Ø
Ø224'
                                                Ø
        ØØ
                                        DB
Ø225'
        ØDØA
                               LMESSG: DW
                                                 CRLFS
                                                 "Select the byte length of a sector ( \emptyset=256, 1=512, 2=1\emptyset24 ): "
Ø227'
        53 65 6C 65
Ø22B'
        63 74 20 74
Ø22F'
        68 65 20 62
        79 74 65 20
Ø233'
```

```
DJDMA/FORMAT.ASM
                         12-18-81
                                          MACRO-8Ø 3.36 17-Mar-8Ø
                                                                            PAGE
                                                                                    1-6
 Ø237'
          6C 65 6E 67
 Ø23B'
          74 68 20 6F
 Ø23F'
          66 20 61 20
 Ø243'
          73 65 63 74
 Ø247'
          6F 72 2Ø 28
 Ø24B'
          2Ø 3Ø 3D 32
 Ø24F'
          35 36 2C 2Ø
 Ø253'
          31 3D 35 31
 Ø257'
          32 2C 2Ø 32
 Ø25B'
          3D 31 3Ø 32
 Ø25F'
          34 2Ø 29 3A
 Ø263'
          20
 Ø264'
          ØØ
                                          DB
 Ø265'
          ØDØA
                                 HMESSG: DW
                                                  CRLFS
 Ø267'
          53 65 6C 65
                                          DB
                                                   "Select single (\emptyset) or double (1) sided media:"
 Ø26B'
          63 74 20 73
 Ø26F'
          69 6E 67 6C
 Ø273'
          65 2Ø 28 2Ø
 Ø277'
          30 20 29 20
 Ø27B'
          6F 72 2Ø 64
 Ø27F'
          6F 75 62 6C
 Ø283'
          65 20 28 20
 Ø287'
          31 20 29 20
 Ø28B'
          73 69 64 65
 Ø28F'
          64 2Ø 6D 65
 Ø293'
          64 69 61 20
 Ø297'
          3A 2Ø
 Ø299'
                                          DB
                                                  Ø
  Ø29A'
          ØDØA
                                 RMESSG: DW
                                                  CRLFS
 Ø29C'
          44 72 69 76
                                          DB
                                                   "Drive not ready - restart program? ( Ø ) or cycle ( 1 ): "
 Ø2AØ'
          65 2Ø 6E 6F
 Ø2A4'
          74 20 72 65
 Ø2A8'
          61 64 79 20
 Ø2AC'
          2D 2Ø 72 65
 Ø2BØ'
          73 74 61 72
 Ø2B4'
          74 20 70 72
 Ø2B8'
          6F 67 72 61
 Ø2BC'
          6D 3F 2Ø 28
 Ø2CØ'
          20 30 20 29
 Ø2C4'
          20 6F 72 20
 Ø2C8'
          63 79 63 6C
 Ø2CC'
          65 20 28 20
 Ø2DØ'
          31 2Ø 29 3A
 Ø2D4'
          2Ø
 Ø2D5'
          ØØ
                                          DB
                                                  Ø
 Ø2D6'
          ØDØA
                                 WMESSG: DW
 Ø2D8'
          57 72 69 74
                                          DB
                                                   "Write protected - restart program? (\emptyset) or cycle (1): "
 Ø2DC'
          65 20 70 72
 Ø2EØ'
          6F 74 65 63
 Ø2E4'
          74 65 64 20
 Ø2E8'
          2D 2Ø 72 65
 Ø2EC'
          73 74 61 72
 Ø2FØ'
          74 20 70 72
 Ø2F4'
          6F 67 72 61
 Ø2F8'
          6D 3F 2Ø 28
 Ø2FC'
          20 30 20 29
 Ø3ØØ'
          2Ø 6F 72 2Ø
 Ø3Ø4'
          63 79 63 6C
 Ø3Ø8'
          65 20 28 20
```

DJDMA/FOR	MAT.ASM	12-18-81	MACRO-80	3.36	17-Mar-8Ø	PAGE	1-7
030C' 0310' 0311' 0312' 0314' 0318' 031C' 0320'	31 20 29 3A 20 00 0D0A 46 6F 72 6D 61 74 74 69 6E 67 20 66 69 6E 69 73 68 65 64	FMESSG:	DW	Ø CRLFS "Formatt	ing finished"		
Ø327' Ø329'	ØDØA ØØ	CRLF:		CRLFS Ø			
Ø32A'	ØØ	DENSTY:		Ø			

Ø32B'		DOUBLE	EQU	Ş	
1030	01 4000	_	·PHASE	1030H	
1030	21 4003 CB 7E	DDFMT:	LD	HL, STATUS	
1035	3E 82	\	BIT	7,M	check that the drive is ready
1037	C8	NREXIT:		A,82H	drive not ready error code
1037	CB 76		RET	Z	error exit
103A	3E 9Ø		BIT	6,M	test for write protected;
103A	CØ		LD	A, 9ØH	;write protected error code
103C	DD 36 ØB ØØ		RET	NZ	error exit
1041	3A 10C4		LD	(IX+ØBH),Ø	reset index counter;
1044	FD BE Ø1		LD	A, (DTRCK)	get the new track value
1047	F5		CP	(IY+1)	compare with current track
1048	C4 ØØA3		PUSH	AF	; save the track
1Ø4B	21 4001		CALL LD	NZ, SEEK	;move the head(s) if needed
104E	11 4007		LD	HL, DISKD	pointer to disk shift register
1051	F1		POP	DE, CONTRL	;pointer to control port
1052	FE 2B		CP	AF	recover the tack
1054	3E Ø4		LD	2BH	compare with track 43
1056	38 Ø2		JR	A, 4 C, LOADPC	;no write precompensation
1058	3E 14		LD		carry => track is less than 43
105A	32 1081	LOADPC:		A, 14H	;write precompensation bit set
1Ø5D	9F	HOADPC:	SBC	(PRECMP),A A,A	setup the write precompensation byte
1Ø5E	F6 FE		OR	ØFEH	push carry bit throughout accumulator
1060	FD A6 Ø2		AND		;low current bit now set
1063	F6 Ø2		OR	(IY+2) 2	merge with drive pattern
1065	FD 77 Ø2		LD	(IY+2),A	;select side Ø
1068	F6 ØC		OR	ØCH	restore drive pattern; turn off step command
1Ø6A	32 4005		LD	(4005H),A	;update the drive register
106D	Ø6 5Ø		LD	B,50H	;preamble length
1Ø6F	3A 4ØØ3	DDLBL1:		A, (STATUS)	breampre renden
1072	E6 1Ø		AND	INDEX	;look for index pulse
1074	2Ø F9		JR	NZ, DDLBL1	;wait for no index pulse present
1076	3A 4ØØ3	DDLBL2:		A, (STATUS)	, wate for no index pulse present
1079	E6 1Ø		AND	INDEX	
1Ø7B	28 F9		JR	Z,DDLBL2	;wait for leading edge of new indes pulse
1Ø7D	3E 9Ø		LD	A, 90H	;control byte - normal write/no CRC
1Ø7F	12		LD	(DE),A	;initialize control port
1080	3E ØØ		LD	A, Ø	/inicialize control port
1081		PRECMP	EOU	\$-1	;write precompensation & controller start
1082	32 4006		LD	(4006H),A	;start the controller
1085	36 4E	DDLBL3:		M, 4EH	,
1Ø87	10 FC		DJNZ	DDLBL3	;write the preamble
1Ø89	06 0C		LD	B,ØCH	;zero preamble length
108B	36 ØØ	DDLBL4:	LD	M,Ø	, and produced acting an
108D	10 FC		DJNZ	DDLBL4	;write the zero preamble
1Ø8F	3E 8Ø		LD	А, 80Н	control byte for 16 bit write
1091	12		LD	(DE),A	; change mode
1092	36 52		LD	M,52H	;first half of C2
1094	36 24		LD	M,24H	;second half of C2
1096	36 52		LD	м,52Н	;another C2
1098	36 24		LD	M,24H	
1Ø9A	36 52		LD	м,52Н	the third C2
109C	3E 9Ø		LD	А, 90Н	control byte 8 bit write
109E	12		LD	(DE),A	; change mode
109F	36 24		LD	M,24H	finish the sync bytes
10A1	36 FC		LD	M,ØFCH	;index mark

DJDMA/FORMAT.ASM 12-18-81 MACRO-80 3.	36 17-Mar	-8Ø P	PAGE	1-9
---------------------------------------	-----------	-------	------	-----

1ØA3	Ø6 32		LD	в,32Н	postamble length;
1ØA5	36 4E	DDLBL5:	LD	M,4EH	
1ØA7	10 FC		DJNZ	DDLBL5	;write the postamble
1ØA9	Ø6 ØC	DMLOOP:	LD	B,ØCH	zero preamble length;
1ØAB	36 ØØ	DDLBL6:		M,Ø	•
1ØAD	10 FC	DDDDEG.	DJNZ	DDLBL6	;write the preamble
10AD	3E 81		LD	A, 81H	;16 bit write mode w/CRC
1ØB1	12		LD	(DE),A	; change mode
1ØB2	36 44		LD	M, 44H	; first half of Al
			LD	•	second half of Al
1ØB4	36 89			M,89H	;second Al
1ØB6	36 44		LD	M,44H	, second AI
1ØB8	36 89		LD	м,89Н	.15.1.4.3.31
10BA	36 44		LD	м, 44н	third Al
1ØBC	3E 91		LD	A, 91H	;8 bit write mode w/CRC
1ØBE	12		LD	(DE),A	; change mode
1ØBF	36 89		LD	м,89н	finish sync bytes;
1ØC1	36 FE		LD	M,ØFEH	sector header ID byte;
1ØC3	36 ØØ		LD	M,Ø	;write the track number
1ØC4		DTRCK	EQU	\$ <b>-</b> 1	
1ØC5	36 ØØ		LD	M,Ø	;write the side
1ØC6		DSIDE	EQU	\$ <b>-</b> 1	
1ØC7	36 Ø1		LĎ	M,1	;write the sector number
1ØC8		DSECT	EQU	\$ <b>-</b> 1	·
1ØC9	36 Ø1		LD	M,1	;sector length code
10CA	50 51	DLCODE	EQU	\$ <b>-</b> 1	• • • • • • • • • • • • • • • • • • • •
1ØCB	3E A1	220022	LD	A, ØAlH	;mode to write CRC bytes
1ØCD	12		LD	(DE),A	; change mode
10CE	77		LD	M,A	, change mode
			LD	•	;write the CRC bytes
10CF	77			M,A	
10D0	3E 9Ø		LD	A, 9ØH	reset CRC generator
1ØD2	12		LD	(DE),A	; change mode
1ØD3	Ø6 16	_	LD	B,16H	;4E postamble length
1ØD5	36 4E	DDLBL7:		M,4EH	
· 1ØD7	10 FC		DJNZ	DDLBL7	;write the postamble
1ØD9	Ø6 ØC		LD	B,ØCH	data field preamble;
1ØDB	36 ØØ	DDLBL8:	LD	M,Ø	
1ØDD	10 FC		DJNZ	DDLBL8	;write the preamble
1ØDF	3E 81		LD	A,81H	;16 bit write w/CRC
1ØE1	12		LD	(DE),A	;change mode
1ØE2	36 44		LD	M,44H	first half of Al;
1ØE4	36 89		LD	м, 89н	;second half of Al
1ØE6	36 44		LD	M,44H	;second Al
1ØE8	36 89		LD	м, 89н	• *
1ØEA	36 44		LD	M,44H	third Al
1ØEC	3E 91		LD	A, 91H	;8 bit write w/CRC
	12		LD	(DE),A	; change mode
1ØEE					; finish the 3 sync bytes
1ØEF	36 89		LD	м, 89н	data header ID byte
1ØF1	36 FB		LD	M,ØFBH	
1ØF3	Ø6 4Ø		LD	B,40H	sector length divided by four
10F4		DSIZE	EQU	\$-1	
1ØF5	36 E5	DDLBL9:		M,ØE5H	empty sector data byte
1ØF7	36 E5		LD	M,ØE5H	
1ØF9	36 E5		LD	M,ØE5H	
1ØFB	36 E5		LD	M,ØE5H	;write four fill bytes
1ØFD	10 F6		DJNZ	DDLBL9	test for data field write done;
1ØFF	3E A1		LD	A,ØAlH	;CRC control byte
1101	12		LD	(DE),A	; change mode
1102	77		LD	M, A	write the CRC bytes
				•	•

DJDMA/FOR	MAT.ASM	12-18-81	MACRO-8	Ø 3.36 1	17-Mar-8	8Ø PAGE	1-10	
1103	77		T.D.	w 2				
1104	3E 9Ø		LD LD	М,А А,90Н		. A	ana .	
1106	12		LD	•		turn off the	CRC generator	
1107	3A 1ØC8		LD	(DE),A		; change mode	•	
11ØA	3C		INC	A, (DSECT) A	,	;get the secto	r number	
11ØB	FE 1B		CP	A 1BH				
11ØC	, , , ,	DLAST	EQU	S-1		;test for last	sector +1	
11ØD	36 4E	DIAGI	LD	M,4EH		.finct but of		
11ØF	20 02		JR	NZ,\$+4		; first byte of	ectors written	
1111	3E Ø1		LD	A,1		; zero -> arr s	ectors written	
1113	32 1ØC8		LD	(DSECT),	n.	Aundata the se	atan numban	
1116	Ø6 35		LD	B, 35H		;update the se ;postamble len	ctor number	
1118	36 4E	DDLBLA:		M, 4EH		Spongrampie ien	gth less one	
111A	10 FC		DJNZ	DDLBLA		;write the pos	+ ambl o	
111C	2Ø 8B		JR	NZ, DMLOOF	Þ	,wire the pos	campre	
111E	36 4E		LD	M, 4EH	-	;first fill by	te	
1120	Ø6 ØØ		LD	B,Ø		;double sided		
1121		DDSBIT	EQU	\$ <b>-</b> 1		,		
1122	3A 1ØC6		LD	A, (DSIDE)	)			
1125	A8		XOR	В		; conditionally	switch the side by	vte
1126	32 1ØC6		LD	(DSIDE),	A	;update the si	de byte	•
1129	36 4E		LD	M,4EH		;second fill b		
112B	Ø6 4F		LD	B,4FH		;preamble leng	th less one	
112D	Ø8		EX	AF,AF'			le sided status	
112E	36 4E	DLBLB:	LD	M,4EH		;write a fill	byte	
1130	3A 4003		LD	A, (STATUS	5)			
1133	E6 10		AND	INDEX		;wait for the	index pulse	
1135 1137	28 F7		JR	Z,DLBLB				
1137	Ø8 28 ØF		EX	AF,AF'			ouble sided status	
1138 113A	FD 7E Ø2		JR	Z,DDLBLC		;zero => track		
113A 113D	F6 ØC		LD	A, (IY+2)		drive pattern	_	
113E	E6 FD		OR	ØCH		turn off the	step command	
1141	32 4005		AND	ØFDH	_	change read/w	rite heads	
1144	36 4E		LD LD	(4005H),	4	;update the co	mmand register	
1146	C3 1Ø85		JP	M,4EH DDLBL3		;first preamble		
1149	36 4E	DDLBLC:		M,4EH		; format the ot		
114B	36 4E	bellete.	LD	M,4EH		<pre>;trailing fill ;trailing fill</pre>		
114D	36 4E		LD	M,4EH		trailing fill;		
114F	AF		XOR	A A		training iiii	byce	
1150	12		LD	(DE),A		;turn off the	write aste	
1151	3E Ø6		LD	A, 6		, carn orr che	write gate	
1153	32 4006		LD	(4006H),A	4	turn off the	controller	
1156	3E 4Ø		LD	A, 4ØH		;status code		
1158	C9		RET	•		,		
1159	3A 1ØC4	DDADVT:	LD	A, (DTRCK)	)	;get the curre	nt track value	
115C	3C		INC	A		;increment	varac	
115D	32 1ØC4		LD	(DTRCK),A	A	; restore the ne	ew value	
1160	C9		RET			;return with c	urrent track value	
			.DEPHASE	E				
			PAGE					

1932   CD #89A6   CALL   SORIUE   select the new drive   1935   CD #89A6   CALL   SORIUE   select the new drive   1935   CD #89A6   CALL   SORIUE   select the new drive   1935   CD #89A6   CALL   SORIUE   select the drive pattern   1939   F6 #F	Ø45C'			EQU	\$ 1030H	
1035   CF   CF   CALL   SDRIVE   reselect the new drive   1035   CF   CF   CF   CF   CF   CF   CF   C	1030	3 F 66		.PHASE	" · ·	second byte filled with proper drive number
RET   NZ						
1836 FD 78 82   LD						•
1839   76   8F						
1938   32 4865						
1835   21 80808						
1041   28						
1042   7C						· •
1843   B5	1042	7C			A, H	
1046   DD   77 8B   BT   CALL   HOME   A   Frest the index counter   Calibrate the head(s)     104C   CB   6E   BT   5,M   Frest the head(s)     104C   CB   6E   BT   5,M   Frest the head(s)     1056   CI   40803   SDRDY1   LD   HI, STATUS     1055   3E   82   SDRDY1   LD   A, 82H   Frest for the drive ready     1055   3E   82   SDRDY1   LD   A, 92H   Frest for the drive ready     1055   CB   CB   CB   CB   CB   CB     1055   CC   CB   CB   CB     1056   CC   CB   CB     1057   CC   CB   CB     1056   CC   CB   CB     1056   CC   CB   CB     1057   CC   CB   CB     1056   CC   CB   CB     1056   CC   CB   CB     1057   CC   CB   CB     1057   CC   CB   CB     1058   CC   CB   CB     1059   CC   CB   CB     1050   CC	1043	В5		OR		
1049   CD @08A0	1044	20 FB		JR	NZ, SDWAIT	
104C   CB   6E   BTT   5,M   5, m	1046	DD 77 ØB		LD	(IX+ØBH),A	reset the index counter;
104E   28 85   JR   Z_SNREXT   LD   LD   LD   LD   LD   LD   LD   L	1049	CD ØØAØ	SDTRKØ:	CALL	HOME	;calibrate the head(s)
1656   21 4093   SDRDY: LD   HL,STATUS     1053   3E 82   SDRDY: LD   A,82H   drive not ready code     1055   3E 82   SDRDY: LD   A,82H   drive not ready code     1057   C8	104C	CB 6E		BIT	5,M	test for track zero
1653	1Ø4E	28 Ø5	*	JR	Z,SNREXT	
1655   3E 82   SNREXT: LD   A,82H   drive not ready code     1658   CB 76   BIT   6,M   write protect bit     1658   CB 76   BIT   6,M   write protect bit     1650   DD 36 8B 88   LD   A,99H   get the new track     1651   A 1695   LD   A,82H   get the new track     1652   CG   CP   (IY+1)   get the new track     1664   FD BE 01   CP   (IY+1)   get the new track     1665   C1 4001   LD   HL,DISKD   get the new track     1665   C1 4001   LD   HL,DISKD   get the new track     1665   C1 4007   LD   DE,CONTRL   get the new track     1676   C2 8   LD   B,28H   greamble length     1677   26 F 9   JR   XZ,SDLBL1   greamble length     1677   26 F 9   JR   XZ,SDLBL1   greamble length     1677   26 F 9   JR   XZ,SDLBL1   gwait for no index pulse     1678   3E 40   BE 1   LD   A,99H   greamble deposite a turn on write gate     1683   3E 40   BE 1   LD   A,44H   greamble     1685   3E 80   LD   A,99H   greamble length     1686   3E 80   LD   A,99H   greamble length     1687   A 1698   A 16	1050	21 4003	SDRDY:	LD	HL, STATUS	
1857   C8				BIT	7,M	
1058   CB 76			SNREXT:	LD	A,82H	
185						· · · · · · · · · · · · · · · · · · ·
165C					· ·	
105D   DD 36 08 08   LD   (IX+0BH),0   ;reset the index counter   1061   3A 10B6   LD   A, (STRCK)   ;get the new track   1064   FD BE 01   CP   (IY+1)   ;compare with current track   1067   C4 00A3   CALL   NZ, SEEK   ;do track seek if necessary   106A   21 4001   LD   HL, DISKD   ;controller data register   ;controller   ;preamble   length   ;preamble   length   ;preamble   length   ;preamble   ;clar the cronidata pulse   ;preamble   ;pre					•	;write protect error code
1061   3A 10B6						
No.   No.						•
1067						
106A						
1070					•	
1070						taran da arang
1072 3A 4003 SDLBL1: LD A, (STATUS) 1075 E6 10 AND INDEX 1077 20 F9 JR NZ, SDLBL1 ;wait for no index pulse 1079 3A 4003 SDLBL2: LD A, (STATUS) 1070 E6 10 AND INDEX 1071 E8 10 AND INDEX 1072 28 F9 JR Z, SDLBL2 ;wait for leading edge of new index pulse 1080 3E 90 LD A, 90H ;clear the CRC register & turn on write gate 1081 12 LD (DE), A ;change modes 1082 12 LD A, 44H ;single density & start bit 1085 32 4006 LD (4006H), A ;start the controller 1088 36 FF SDLBL3: LD M, 0FFH 1080 3E 80 LD A, 80H ;16 bit write mode 1080 3E 80 LD A, 80H ;16 bit write mode 1080 12 LD B, 0CH ;zero preamble length 1091 36 AA SDLBL4: LD M, 0AAH ;half a zero cell 1093 10 FC LD B, 0CH ;zero preamble 1095 36 F7 LD M, 0FFH ;first half of FC 1097 3E 90 LD A, 90H ;8 bit write mode 1099 12 LD A, 90H ;8 bit write mode 1090 12 LD M, 7AH ;second half of FC 1090 06 1A LD B, 1AH ;postamble length 1091 36 FF SDLBL5: LD M, 0FFH 1092 36 FF SDLBL5: LD M, 0FFH 1093 10 FC LD B, 1AH ;postamble length					•	
1075						;predmbre length
1077						
1079   3A 4003   3A 4003   AND   INDEX     107C						wait for no index nulse
107C   E6   10						; wait for no index purse
107E   28 F9						
1080   3E 90						writ for loading edge of new index nulse
1082   12						
1083   3E   44						
1085   32 4006						
1088       36 FF       SDLBL3: LD       M,0FFH         108A       10 FC       DJNZ       SDLBL3       ;write the preamble         108C       3E 80       LD       A,80H       ;16 bit write mode         108E       12       LD       (DE),A       ;change modes         108F       06 0C       LD       B,0CH       ;zero preamble length         1091       36 AA       SDLBL4: LD       M,0AAH       ;half a zero cell         1093       10 FC       DJNZ       SDLBL4       ;write the zero preamble         1095       36 F7       LD       M,0F7H       ;first half of FC         1097       3E 90       LD       A,90H       ;8 bit write mode         1099       12       LD       M,0F7H       ;change modes         1090       10 FC       LD       M,7AH       ;second half of FC         1090       06 IA       LD       M,0FFH       ;postamble length         1090       36 FF       SDLBL5: LD       M,0FFH         10A0       10 FC       DJNZ       SDLBL5       ;write the postamble						
108A       10 FC       DJNZ       SDLBL3       ;write the preamble         108C       3E 80       LD       A,80H       ;16 bit write mode         108E       12       LD       (DE),A       ;change modes         108F       06 0C       LD       B,0CH       ;zero preamble length         1091       36 AA       SDLBL4: LD       M,0AAH       ;half a zero cell         1093       10 FC       DJNZ       SDLBL4       ;write the zero preamble         1095       36 F7       LD       M,0F7H       ;first half of FC         1097       3E 90       LD       A,90H       ;8 bit write mode         1099       12       LD       M,0F7H       ;change modes         109A       36 7A       LD       M,7AH       ;second half of FC         109C       06 1A       LD       B,1AH       ;postamble length         109E       36 FF       SDLBL5: LD       M,0FFH         10A0       10 FC       DJNZ       SDLBL5       ;write the postamble						700020 00 0002022
108C       3E 80       LD       A,80H       ;16 bit write mode         108E       12       LD       (DE),A       ;change modes         108F       06 0C       LD       B,0CH       ;zero preamble length         1091       36 AA       SDLBL4: LD       M,0AAH       ;half a zero cell         1093       10 FC       DJNZ       SDLBL4       ;write the zero preamble         1095       36 F7       LD       M,0F7H       ;first half of FC         1097       3E 90       LD       A,90H       ;8 bit write mode         1099       12       LD       (DE),A       ;change modes         109A       36 7A       LD       M,7AH       ;second half of FC         109C       06 1A       LD       B,1AH       ;postamble length         109E       36 FF       SDLBL5: LD       M,0FFH         10A0       10 FC       DJNZ       SDLBL5       ;write the postamble						write the preamble
108E       12       LD       (DE),A       ; change modes         108F       06 0C       LD       B,0CH       ; zero preamble length         1091       36 AA       SDLBL4: LD       M,0AAH       ; half a zero cell         1093       10 FC       DJNZ       SDLBL4       ; write the zero preamble         1095       36 F7       LD       M,0F7H       ; first half of FC         1097       3E 90       LD       A,90H       ;8 bit write mode         1099       12       LD       (DE),A       ; change modes         109A       36 7A       LD       M,7AH       ; second half of FC         109C       06 1A       LD       B,1AH       ; postamble length         109E       36 FF       SDLBL5: LD       M,0FFH         10A0       10 FC       DJNZ       SDLBL5       ; write the postamble						
108F       06 0C       LD       B,0CH       ;zero preamble length         1091       36 AA       SDLBL4: LD       M,0AAH       ;half a zero cell         1093       10 FC       DJNZ       SDLBL4       ;write the zero preamble         1095       36 F7       LD       M,0F7H       ;first half of FC         1097       3E 90       LD       A,90H       ;8 bit write mode         1099       12       LD       (DE),A       ;change modes         109A       36 7A       LD       M,7AH       ;second half of FC         109C       06 1A       LD       B,1AH       ;postamble length         109E       36 FF       SDLBL5: LD       M,0FFH         10A0       10 FC       DJNZ       SDLBL5       ;write the postamble						· ·
1091       36 AA       SDLBL4: LD       M,0AAH       ;half a zero cell         1093       10 FC       DJNZ       SDLBL4       ;write the zero preamble         1095       36 F7       LD       M,0F7H       ;first half of FC         1097       3E 90       LD       A,90H       ;8 bit write mode         1099       12       LD       (DE),A       ;change modes         109A       36 7A       LD       M,7AH       ;second half of FC         109C       06 1A       LD       B,1AH       ;postamble length         109E       36 FF       SDLBL5: LD       M,0FFH         10A0       10 FC       DJNZ       SDLBL5       ;write the postamble						
1093       10 FC       DJNZ       SDLBL4       ;write the zero preamble         1095       36 F7       LD       M,0F7H       ;first half of FC         1097       3E 90       LD       A,90H       ;8 bit write mode         1099       12       LD       (DE),A       ;change modes         109A       36 7A       LD       M,7AH       ;second half of FC         109C       06 1A       LD       B,1AH       ;postamble length         109E       36 FF       SDLBL5: LD       M,0FFH         10A0       10 FC       DJNZ       SDLBL5       ;write the postamble			SDLBL4:			
1097       3E 90       LD       A,90H       ;8 bit write mode         1099       12       LD       (DE),A       ;change modes         109A       36 7A       LD       M,7AH       ;second half of FC         109C       06 1A       LD       B,1AH       ;postamble length         109E       36 FF       SDLBL5: LD       M,0FFH         10A0       10 FC       DJNZ       SDLBL5       ;write the postamble	1093	10 FC		DJNZ	•	;write the zero preamble
1097       3E 90       LD       A,90H       ;8 bit write mode         1099       12       LD       (DE),A       ;change modes         109A       36 7A       LD       M,7AH       ;second half of FC         109C       06 1A       LD       B,1AH       ;postamble length         109E       36 FF       SDLBL5: LD       M,0FFH         10A0       10 FC       DJNZ       SDLBL5       ;write the postamble				LD		
1099       12       LD       (DE),A       ; change modes         109A       36 7A       LD       M,7AH       ; second half of FC         109C       06 1A       LD       B,1AH       ; postamble length         109E       36 FF       SDLBL5: LD       M,0FFH         10AØ       10 FC       DJNZ       SDLBL5       ; write the postamble		3E 9Ø		LD		;8 bit write mode
109C06 1ALDB,1AH; postamble length109E36 FFSDLBL5: LDM,0FFH10A010 FCDJNZSDLBL5; write the postamble		12				
109C06 1ALDB,1AH; postamble length109E36 FFSDLBL5: LDM,0FFH10A010 FCDJNZSDLBL5; write the postamble	1Ø9A	36 7A		LD	M,7AH	;second half of FC
109E36 FFSDLBL5: LDM,0FFH10A010 FCDJNZSDLBL5;write the postamble	1Ø9C	Ø6 1A		LD	•	;postamble length
10A0 10 FC DJNZ SDLBL5 ;write the postamble	1Ø9E		SDLBL5:	LD		
10A2 3E 80 SMLOOP: LD A,80H ;16 bit write mode	10A0	10 FC		DJNZ	SDLBL5	;write the postamble
	10A2	3E 8Ø	SMLOOP:	LD	А,80Н	;16 bit write mode

DJDMA/FORMAT.ASM	12-18-81	MACRO-80 3.36	17-Mar-80

10A4	12		LD	(DE),A	; change modes
1ØA5	Ø6 ØC		LD	в, ØСН	sector header preamble length
1ØA7	36 AA	SDLBL6:		M,ØAAH	;half a zero cell
10A9	10 FC		DJNZ	SDLBL6	;write the preamble
10AB	3E 81		LD	A, 81H	;enable CRC & 16 bit write
1ØAD	12		LD	(DE),A	; change modes
1ØAE	36 F5		LD	M,ØF5H	; first half of FE
1ØBØ	3E 91		LD	A, 91H	;enable CRC & 8 bit write
1ØB2	12		LD	(DE),A	; change modes
1ØB3	36 7E		LD	M. 7EH	;second half of FE
1ØB5	36 ØØ		LD	M,Ø	;write the track
1ØB6		STRCK	EQU	\$-1	/WIICE the track
1ØB7	36 ØØ		LD	M,Ø	;write the side byte
1ØB8		SSIDE	EOU	S-1	/walle die blue byte
1ØB9	36 Øl		LD	M, Ī	;write the sector number
1ØBA		SSECT	EQU	\$-1	'write the sector humber
1ØBB	36 ØØ		LD	M.Ø	;write the sector length code
1ØBD	3E A1		LD	A,ØA1H	/write the sector rength code
1ØBF	12		LD	(DE),A	; change modes
10C0	77		LD	M,A	, change modes
1ØC1	77		LD	M, A	;write the CRC bytes
1ØC2	3E 9Ø		LD	А, 90Н	reset the CRC
1ØC4	12		LD	(DE),A	; change modes
1ØC5	Ø6 ØB		LD	B,ØBH	sector header postamble length
1ØC7	36 FF	SDLBL7:	LD	M.ØFFH	Appendix medder boatampie lendth
1ØC9	10 FC		DJNZ	SDLBL7	;write the postamble
1ØCB	3E 8Ø		LD	A. 8ØH	;16 bit write mode
1ØCD	12		LD	(DE),A	; change modes
1ØCE	Ø6 ØC		LD	B,ØCH	data field preamble length;
1ØDØ	36 AA	SDLBL8:	LD	M.ØAAH	;half a zero cell
1ØD2	10 FC		DJNZ	SDLBL8	;write the preamble
1ØD4	3E 81		LD	A, 81H	;enable CRC & 16 bit write
1ØD6	12		LD	(DE),A	; change modes
1ØD7	36 F5		LD	M,ØF5H	;first half of FB
1ØD9	3E 91		LD	A, 91H	;8 bit write
1ØDB	12		LD	(DE),A	; change modes
1ØDC	36 6F		LD	M,6FH	second half of FB
1ØDE	Ø6 8Ø		LD	В, 80Н	;sector data field length
10E0	36 E5	SDLBL9:	LD	M,ØE5H	, record data ricia rengen
1ØE2	10 FC		DJNZ	SDLBL9	write the data field
1ØE4	3E A1		LD	A,ØA1H	, will die data lield
1ØE6	12		LD	(DE),A	;change modes
1ØE7	77		LD	M,A	, on any o modes
1ØE8	77		LD	M,A	;write the CRC bytes
1ØE9	3E 9Ø		LD	А, 90Н	reset the CRC
1ØEB	12		LD	(DE),A	; change modes
1ØEC	3A 1ØBA		LD	A, (SSECT)	get the current sector
1ØEF	3C		INC	A	;advance
1ØFØ	FE 1B		CP	1BH	;compare with 27
1ØF2	36 FF		LD	M,ØFFH	;first postamble byte
1ØF4	2Ø Ø2		JR	NZ,\$+4	;zero => all sectors written
1ØF6	3E Ø1		LD	A, 1	, and doctors written
1ØF8	32 10BA		LD	(SSECT), A	;update the sector
1ØFB	Ø6 1A		LD	B,1AH	postamble length less one
1ØFD	36 FF	SDLBLA:	LD	M,ØFFH	Transact rondon room one
1ØFF	10 FC		DJNZ	SDLBLA	;write the postamble
1101	20 9F		JR	NZ, SMLOOP	test for more sectors to format
1103	36 FF		LD	M,ØFFH	;first fill byte
11Ø5	Ø6 ØØ		LD	B,Ø	;side bit
				• -	,

PAGE

1-12

1106		SDSBIT	EQU	\$ <b>-</b> 1	
1107	3A 1ØB8		LD	A, (SSIDE)	get the current side;
110A	AB		XOR	В	conditionally switch side bits
11ØB	32 1ØB8		LD	(SSIDE),A	;update the side byte
11ØE	36 FF		LD	M,ØFFH	;write second fill byte
1110	Ø6 19		LD	В,19Н	preamble length less one
1112	Ø8		EX	AF,AF'	; save the double sided status
1113	36 FF	SDLBLB:	LD	M,ØFFH	;write a fill byte
1115	3A 4ØØ3		LD	A, (STATUS)	
1118	E6 10		AND	INDEX	
111A	28 F7		JR	Z,SDLBLB	;wait for the index hole
111C	Ø8		EX	AF,AF'	recover the double sided status
111D	28 ØF		JR	z,SDLBLC	;zero => single sided
111F	FD 7E Ø2		LD	A,(IY+2)	get the drive pattern
. 1122	F6 ØC		OR	ØCH	turn off the step command;
1124	E6 FD		AND	ØFDH	turn on head one
1126	32 4005		LD	(4005H),A	;update drive control register
1129	36 FF		LD	M,ØFFH	;write first preamble byte
112B	C3 1Ø88		JP	SDLBL3	go format the other side
112E	36 FF	SDLBLC:		M,ØFFH	trailing byte;
113Ø	AF		XOR	A	
1131	12		LD	(DE),A	turn off write gate;
1132	3E Ø6		LD	A, 6	
1134	32 4006		LD	(4006H),A	turn off the controller;
1137	3E 4Ø		LD	A,4ØH	;status code
1139	C9		RET		
113A	3A 1ØB6	SDADVT:		A, (STRCK)	get the current track
113D	3C		INC	Α	;advance track value
113E	32 1ØB6		LD	(STRCK),A	;update the track value
1141	C9		RET		return with track value;
			.DEPHA		
Ø56E'		ECODE	EQU	\$	

END

MACRO-80 3.36 17-Mar-80

DJDMA/FORMAT.ASM

12-18-81

1-13

PAGE

```
ØØØØ'
        31 Ø4A2'
                                        LD
                                                 SP, ECODE+30H
                                START:
ØØØ3'
                                         LD
                                                 HL, 1030H
        21 1030
0006'
        22 Ø177'
                                         LD
                                                 (DOTCMD+1),HL
ØØØ9'
                                         LD
        3E 2Ø
                                                 A,2ØH
ØØØB'
        32 Ø4Ø4'
                                         LD
                                                  (DATA-NSFMT+FORMAT), A
                                                  (CPDATA-NSFMT+FORMAT), A
ØØØE'
        32 Ø4Ø6
                                         LD
ØØ11'
                                         XOR
        AF
                                                 Α
ØØ12'
                                                 (TRACK-NSFMT+FORMAT), A
        32 Ø47Ø'
                                         LD
ØØ15'
        21 Ø18C'
                                         LD
                                                 HL, SMESSG
ØØ18'
        CD Ø13E'
                                         CALL
                                                 OUTM
001B'
                                         CALL
                                                 INPUT
        CD Ø14A'
ØØ1E'
                                         JΡ
                                                 NC, DATAOK
        D2 ØØ2A'
ØØ21'
        21 Ø1E2'
                                DEXIT: LD
                                                 HL, BMESSG
ØØ24'
                                         CALL
        CD Ø13E'
                                                 OUTM
0027'
        C3 ØØØØ'
                                         JΡ
                                                 START
ØØ2A'
        32 Ø385'
                                DATAOK: LD
                                                 (FORMAT+1),A
ØØ2D'
        21 Ø24D'
                                         LD
                                                 HL, LMESSG
ØØ3Ø'
        CD Ø13E'
                                         CALL
                                                 OUTM
ØØ33'
        CD Ø14A'
                                         CALL
                                                 INPUT
ØØ36'
        DA ØØ21'
                                         JР
                                                 C, DEXIT
ØØ39'
        FE Ø3
                                         CP
ØØ3B'
        CA ØØ21'
                                         JΡ
                                                 Z.DEXIT
ØØ3E'
        16 ØØ
                                         LD
                                                 D.Ø
ØØ4Ø'
        5F
                                         LD
                                                 E,A
ØØ41'
        21 Ø182'
                                         LD
                                                 HL, STABLE
ØØ44'
        19
                                         ADD
                                                 HL, DE
ØØ45'
        7E
                                         LD
                                                 A,M
ØØ46'
        32 Ø3DE'
                                         LD
                                                  (STRACK-NSFMT+FORMAT), A
0049'
        D5
                                         PUSH
                                                 DE
004A'
        21 Ø215'
                                         LD
                                                 HL, DMESSG
ØØ4D'
        CD Ø13E'
                                         CALL
                                                 OUTM
0050
        CD Ø14A'
                                         CALL
                                                 INPUT
ØØ53'
        D1
                                         POP
                                                 DE
ØØ54'
        DA ØØ21'
                                         JΡ
                                                 C, DEXIT
ØØ57'
        E6 Ø1
                                         AND
                                                 1
ØØ59'
        Ø6 51
                                         LD
                                                 B, Ø51H
ØØ5B'
        CA ØØ65'
                                         JΡ
                                                 Z, STOREO
ØØ5E'
        F5
                                                 AF
                                         PUSH
ØØ5F'
        ØF
                                         RRCA
ØØ6Ø'
        83
                                         ADD
                                                 A, E
ØØ61'
        5F
                                         LD
                                                  E,A
ØØ62'
        F1
                                         POP
                                                 AF
ØØ63'
        Ø6 D1
                                         LD
                                                  B,ØDlH
ØØ65'
        32 Ø3D7'
                                STOREO: LD
                                                  (DEN1-NSFMT+FORMAT), A
ØØ68'
                                         LD
        78
ØØ69'
        32 Ø41Ø'
                                         LD
                                                  (DEN2-NSFMT+FORMAT), A
ØØ6C'
                                         PUSH
        D5
                                                 DΕ
ØØ6D'
        21 Ø2BF'
                                         LD
                                                 HL, HMESSG
ØØ7Ø'
        CD Ø13E'
                                         CALL
                                                  OUTM
ØØ73'
        CD Ø14A'
                                         CALL
                                                  INPUT
                                                 DE
ØØ76'
        D1
                                         POP
ØØ77'
        DA ØØ21'
                                         JΡ
                                                 C, DEXIT
ØØ7A'
        E6 Ø1
                                         AND
ØØ7C'
        32 Ø45Ø'
                                         LD
                                                  (DFLAG-NSFMT+FORMAT), A
ØØ7F'
        CA ØØ86'
                                         JΡ
                                                  Z, DATAC
ØØ82'
        Ø7
                                         RLCA
ØØ83'
        Ø7
                                         RLCA
```

```
ØØ84'
         83
                                          ADD
                                                   A,E
ØØ85'
         5F
                                          LD
                                                   E,A
ØØ86'
         D5
                                 DATAC:
                                          PUSH
                                                   DΕ
ØØ87'
                                          LD
         21 Ø282'
                                                   HL, NMESSG
ØØ8A'
         CD Ø13E'
                                          CALL
                                                   OUTM
ØØ8D'
         CD Ø14A'
                                          CALL
                                                   INPUT
ØØ9Ø'
                                          POP
                                                   DE
ØØ91'
         DA ØØ21'
                                                   C, DEXIT
                                          JΡ
ØØ94'
         E6 Ø1
                                          AND
0096'
         CA ØØAE'
                                          JΡ
                                                   Z.LOADC
ØØ99'
                                          LD
                                                   A.E
ØØ9A'
         E6 8Ø
                                          AND
                                                   8ØH
ØØ9C'
         3E 1Ø
                                          LD
                                                   A, 10H
ØØ9E'
         CA ØØA6'
                                          JΡ
                                                   Z, STORED
00A1'
         21 Ø105'
                                          LD
                                                   HL, TYPE-80H
00A4'
                                          ADD
         19
                                                   HL, DE
ØØA5'
         7E
                                          LD
                                                   A,M
ØØA6'
         32 Ø4Ø6'
                                 STORED: LD
                                                   (CPDATA-NSFMT+FORMAT), A
ØØA9'
         3E E5
                                          LD
                                                   A,ØE5H
ØØAB'
         32 Ø4Ø4'
                                          LD
                                                   (DATA-NSFMT+FORMAT), A
ØØAE'
         21 Ø167'
                                 LOADC:
                                         LD
                                                   HL, LFDCMD
ØØB1'
         Ø6 ØA
                                          LD
                                                   B, ØAH
ØØB3'
         CD Ø11B'
                                          CALL
                                                   LCMD
ØØB6'
         21 Ø176'
                                          LD
                                                   HL, DOTCMD
ØØB9'
         Ø6 Ø6
                                          LD
                                                   B,6
ØØBB'
                                          CALL
         CD Ø11B'
                                                   LCMD
ØØBE'
         CA ØØDD'
                                          JΡ
                                                   Z, PROCED
ØØC1'
         21 Ø2F4'
                                          LD
                                                   HL, RMESSG
ØØC4'
                                          CP
                                                   82H
         FE 82
ØØC6'
         CA ØØCC'
                                          JΡ
                                                   Z, $+6
ØØC9'
         21 Ø33Ø'
                                                   HL, WMESSG
                                          LD
         CD Ø13E'
ØØCC'
                                          CALL
                                                   OUTM
ØØCF'
         CD Ø14A'
                                          CALL
                                                   INPUT
ØØD2'
         DA ØØ21'
                                          JP
                                                   C, DEXIT
ØØD5'
         E6 Ø1
                                          AND
                                                   1
ØØD7'
         CA ØØØØ'
                                          JΡ
                                                   Z, START
ØØDA'
         C3 ØØAE'
                                          JΡ
                                                   LOADC
ØØDD'
         21 Ø381'
                                 PROCED: LD
                                                   HL, CRLF
ØØEØ'
         CD Ø13E'
                                          CALL
                                                   OUTM
ØØE3'
         21 1Ø4F
                                          LD
                                                   HL, ENTRY
ØØE6'
         22 Ø177'
                                          LD
                                                   (DOTCMD+1),HL
ØØE9'
                                                   À, "*"
         3E 2A
                                 CONTUE: LD
ØØEB'
         CD Ø134'
                                          CALL
                                                   OUTPUT
ØØEE'
         21 Ø17C'
                                          LD
                                                   HL, ATCMD
ØØF1'
         Ø6 Ø6
                                          LD
                                                   B,6
ØØF3'
         CD Ø11B'
                                          CALL
                                                   LCMD
ØØF6'
         47
                                          LD
                                                   B, A
ØØF7'
         3A Ø3DE'
                                          LD
                                                   A, (STRACK-NSFMT+FORMAT)
ØØFA'
         B8
                                          CP
ØØFB'
         C2 Ø1Ø7'
                                          JΡ
                                                   NZ, FMTRCK
ØØFE'
         21 Ø36C'
                                 ENDFMT: LD
                                                   HL, FMESSG
0101'
         CD Ø13E'
                                          CALL
                                                   OUTM
Ø1Ø4'
         C3 ØØØØ'
                                          JΡ
                                                   START
Ø1Ø7'
         21 Ø176'
                                 FMTRCK: LD
                                                   HL, DOTCMD
Ø1ØA'
         Ø6 Ø6
                                          LD
                                                   B, 6
Ø1ØC'
         CD Ø11B'
                                          CALL
                                                   LCMD
Ø10F'
         CA ØØE9'
                                          JΡ
                                                   Z, CONTUE
Ø112'
         21 Ø2F4'
                                          LD
                                                   HL, RMESSG
Ø115'
         CD Ø13E'
                                          CALL
                                                   OUTM
```

1	Ø118'	C3	ØØFE'		JP	ENDFMT
	011B'	11	ØØ5Ø	LCMD:	LD	DE,5ØH
			0030	TCMD:		•
	Ø11E'	7E			LD	A, M
	011F'	12			LD	(DE),A
	<b>0120'</b>	23			INC	HL
1	Ø121'	13			INC	DE
1	Ø122'	Ø5			DEC	В
•	Ø123'	C2	ØllE'		JP	NZ, LCMD+3
1	Ø126'	D3	EF	ECMD:	OUT	(ØEFH),A
1	Ø128'	1B			DEC	DE
	Ø129'	1A			LD	A, (DE)
	012A'	B7			OR	A, (DE)
	012B'		Ø129'		JP	
	012E'		ØØ53			Z, ECMD+3
	0131'		40		LD	A, (53H)
			40		CP	40H
,	<b>0133</b> '	C9			RET	
1	Ø134'	21	Ø172'	OUTPUT:	LD	HL, SOCMD+1
	Ø137'	ø6		OUIFUI.	LD	B, 5
	Ø139'	77	23			•
					LD	M, A
	Ø13A'	2B	a		DEC	HL
,	Ø13B'	C3	Ø11B'		JP	LCMD
4	013E'	7E		OUTM:	LD	A,M
	013F'	B7			OR	A
	0140'	C8			RET	Z
	0141'	E5			PUSH	HL
	0142'		Ø134'			
	0142 0145'	E1	0134		CALL	OUTPUT
					POP	HL
	0146'	23			INC	HL
,	ð147'	С3	Ø13E'		JP	OUTM
4	014A'	21	ØØ3F	INPUT:	LD	HL,3FH
	014D'		40	-111 01 1	LD	A, 40H
	014F'	96	••		SUB	M 4011
	014r 0150'		Ø14D'			
			かてより		JP	NZ, INPUT+3
	Ø153'	77			LD	M, A
	Ø154'	2B			DEC	HL
	Ø155'	7E			LD	A,M
	Ø156'	F5			PUSH	AF
	Ø157'		Ø134'		CALL	OUTPUT
1	Ø15A'	Fl			POP	AF
1	Ø15B'	E6	7 <b>F</b>		AND	7FH
1	Ø15D'	FE	3Ø		CP	3ØH
	Ø15F'	D8			RET	C
	0160'		34		CP	34H
	Ø162'	3F			CCF	J-711
	Ø163'	D8				0
			a a		RET	C
	0164'		Ø3		ΑŅD	3
1	0166'	C9			RET	
					PAGE	

0167'	A1	LFDCMD:	DB	ØA1H
0168'	Ø384'		DW	FORMAT
016A'	ØØ		DB	Ø
016B'	ØØEE		DW	ECODE-FORMAT
016D'	1030		DW	1030H
016F'	25		DB	25H
0170'	ØØ		DB	Ø
Ø171' Ø172' Ø173' Ø174' Ø175'	2B ØØ ØØ 25 ØØ	SOCMD:	DB DB DB DB	2BH Ø Ø 25H Ø
Ø176'	A2	DOT CMD:	DB	ØA2H
Ø177'	1030		DW	1030H
Ø179'	00		DB	Ø
Ø17A'	25		DB	25H
Ø17B'	00		DB	Ø
Ø17C'	A2	ATCMD:	DB	ØA2H
Ø17D'	1114		DW	ADVTRK
Ø17F'	00		DB	Ø
Ø18Ø'	25		DB	25H
Ø181'	00		DB	Ø
Ø182'	23	STABLE:	DB	35
Ø183'	28		DB	4Ø
Ø184'	5Ø		DB	8Ø
Ø185' Ø186' Ø187' Ø188' Ø189' Ø18A' Ø18B'	90 A0 C0 00 F0 D0 E0	TYPE:	DB DB DB DB DB DB DB DB PAGE	90H 0A0H 0C0H 0 0F0H 0D0H 0E0H

Ø18C'	ØDØA	SMESSG:	DW	CRLFS
Ø18E'	4E 6F 72 74		DB	"North Star Compatable 5 1/4 inch Format Program"
Ø192'	68 20 53 74			
Ø196'	61 72 20 43			
Ø19A'	6F 6D 7Ø 61			
Ø19E'	74 61 62 6C			
Ø1A2'	65 20 35 20			
Ø1A6'	31 2F 34 2Ø			
Ølaa'	69 6E 63 68			
Ø1AE'	20 46 6F 72			
Ø1B2'	6D 61 74 2Ø			
Ø1B6'	5Ø 72 6F 67			
Ø1BA'	72 61 6D			
Ø1BD'	ØDØA		DW	CRLFS
Ø1BF'	53 65 6C 65		DB	"Select a Drive ( 0, 1, 2, or 3 ): "
Ø1C3'	63 74 20 61			
Ø1C7'	20 44 72 69			
Ø1CB'	76 65 20 28			
Ø1CF'	20 30 2C 20			
. @1D3,	31 2C 2Ø 32			
Ø1D7'	2C 2Ø 6F 72			
Ø1DB'	20 33 20 29			
Ø1DF'	3A 2Ø			
Ølel'	00		DB	Ø
Ø1E2'	ØDØA	BMESSG:	DW	CRLFS
Ø1E4'	49 6D 7Ø 72		DB	"Improper input - returning to start of program"
Ø1E8'	6F 7Ø 65 72			
Ølec'	20 69 6E 70			
01F0'	75 74 20 2D			
Ø1F4'	20 72 65 74			
Ø1F8'	75 72 6E 69			
Ø1FC'	6E 67 2Ø 74			·
0200'	6F 2Ø 73 74			
0204	61 72 74 20			
0208	6F 66 2Ø 7Ø			
Ø2ØC'	72 6F 67 72			
Ø21Ø'	61 6D			
0212'	ØDØA		DW	CRLFS
0214	00		DB	0
Ø215'	ØDØA	DMESSG:		CRLFS
Ø217'	53 65 6C 65		DB	"Select double density ( l ) or single density ( $\emptyset$ ): "
Ø21B'	63 74 20 64			
Ø21F'	6F 75 62 6C			
0223'	65 20 64 65			
Ø227'	6E 73 69 74			
Ø22B'	79 20 28 20			
Ø22F'	31 20 29 20			
Ø233'	6F 72 2Ø 73			
Ø237'	69 6E 67 6C			
Ø23B'	65 20 64 65			
Ø23F'	6E 73 69 74			
Ø243 '	79 20 28 20			
Ø247'	3Ø 2Ø 29 3A			
Ø24B'	20			
Ø24C'	00		DB	Ø
Ø24D'	ØDØA	LMESSG:		CRLFS
Ø24F'	53 65 6C 65		DB	"Select the number of tracks ( $\emptyset=35$ , $1=4\emptyset$ , $2=8\emptyset$ ): "

```
Ø253'
        63 74 20 74
Ø257'
        68 65 2Ø 6E
Ø25B'
        75 6D 62 65
Ø25F'
        72 2Ø 6F 66
Ø263'
        20 74 72 61
Ø267'
        63 6B 73 2Ø
Ø26B'
        28 2Ø 3Ø 3D
Ø26F'
        33 35 2C 2Ø
Ø273'
        31 3D 34 3Ø
Ø277'
        2C 2Ø 32 3D
Ø27B'
        38 30 20 29
Ø27F'
        3A 2Ø
Ø281'
        ØØ
                                        DB
Ø282'
        ØDØA
                               NMESSG: DW
                                                CRLFS
Ø284'
        53 65 6C 65
                                        DB
                                                 "Select North Star ( \emptyset ) or CP/M ( 1 ) data compatibility: "
Ø288'
        63 74 2Ø 4E
Ø28C'
        6F 72 74 68
Ø29Ø'
        20 53 74 61
Ø294'
        72 20 28 20
Ø298'
        30 20 29 20
Ø29C'
        6F 72 2Ø 43
Ø2AØ'
        5Ø 2F 4D 2Ø
Ø2A4'
        28 20 31 20
Ø2A8'
        29 20 64 61
Ø2AC'
        74 61 20 63
Ø2BØ'
        6F 6D 7Ø 61
Ø2B4'
        74 69 62 69
Ø2B8'
        6C 69 74 79
Ø2BC'
        3A 2Ø
Ø2BE'
        ØØ
                                        DB
Ø2BF'
        ØDØA
                               HMESSG: DW
                                                CRLFS
Ø2C1'
        53 65 6C 65
                                        DB
                                                "Select single (\emptyset) or double (1) sided media:"
Ø2C5'
        63 74 20 73
Ø2C9'
        69 6E 67 6C
Ø2CD'
        65 20 28 20
Ø2D1'
        30 20 29 20
Ø2D5'
        6F 72 2Ø 64
Ø2D9'
        6F 75 62 6C
Ø2DD'
        65 20 28 20
Ø2E1'
        31 20 29 20
Ø2E5'
        73 69 64 65
Ø2E9'
        64 2Ø 6D 65
Ø2ED'
        64 69 61 20
Ø2F1'
        3A 2Ø
Ø2F3'
                                        DB
        ØDØA
Ø2F4'
                               RMESSG: DW
                                                CRLFS
Ø2F6'
        44 72 69 76
                                        DB
                                                "Drive not ready - restart program? (0) or cycle (1): "
Ø2FA'
        65 2Ø 6E 6F
Ø2FE'
        74 20 72 65
Ø3Ø2'
        61 64 79 20
Ø3Ø6'
        2D 2Ø 72 65
Ø3ØA'
        73 74 61 72
Ø3ØE'
        74 20 70 72
Ø312'
        6F 67 72 61
Ø316'
        6D 3F 2Ø 28
Ø31A'
        20 30 20 29
Ø31E'
        2Ø 6F 72 2Ø
Ø322'
        63 79 63 6C
Ø326'
        65 20 28 20
```

PAGE 1-7

```
Ø32A'
        31 2Ø 29 3A
Ø32E'
        20
Ø32F'
        ØØ
                                        DB
                                                Ø
Ø33Ø'
        ØDØA
                               WMESSG: DW
                                                CRLFS
Ø332'
                                                "Write protected - restart program? (\emptyset) or cycle (1): "
        57 72 69 74
                                        DB
Ø336'
        65 20 70 72
Ø33A'
        6F 74 65 63
Ø33E'
        74 65 64 20
Ø342'
        2D 2Ø 72 65
Ø346'
        73 74 61 72
Ø34A'
        74 20 70 72
Ø34E'
        6F 67 72 61
Ø352'
        6D 3F 2Ø 28
Ø356'
        20 30 20 29
Ø35A'
        20 6F 72 20
Ø35E'
        63 79 63 6C
Ø362'
        65 20 28 20
Ø366'
        31 2Ø 29 3A
Ø36A'
        20
Ø36B'
        ØØ
                                        DB
Ø36C'
        ØDØA
                               FMESSG: DW
                                                CRLFS
Ø36E'
        46 6F 72 6D
                                                "Formatting finished"
                                        DB
Ø372'
        61 74 74 69
Ø376'
        6E 67 2Ø 66
Ø37A'
        69 6E 69 73
Ø37E'
        68 65 64
Ø381'
        ØDØA
                               CRLF:
                                        DW
                                                CRLFS
Ø383'
         ØØ
                                        DB
                                                Ø
                                        PAGE
```

G2041				_
Ø384'		FORMAT	EQU	\$
1030	20 44		.PHASE	1030H
1030	3E 00 CD 00A6	NSFMT:	LD	A,0
1035	CØ ØØAG		CALL	SDRIVE
			RET	NZ
1036	DD 36 ØB ØØ		LD	(IX+ØBH),Ø
103A	FD 7E Ø2		LD	A, (IY+2)
103D	F6 ØE		OR	ØEH
103F	32 4004		LD	(4004H),A
1042 1045	CD ØØA9		CALL	HSYNC
	3E 82	NREXIT:		A,82H
1047	C8		RET	Z
1048	CD ØØAØ	TRACKØ:		HOME
104B	CB 6E		BIT	5,M
104D	28 F6		JR	Z,NREXIT
104F	DD 36 ØB ØØ	ENTRY:	LD	(IX+ØBH),Ø
1053	3A 111C		LD	A, (TRACK)
1056	FD BE Ø1		CP	(IY+1)
1059	C4 ØØA3		CALL	NZ, SEEK
105C	3A 4ØØ3		LD	A, (4003H)
1Ø5F	E6 4Ø		AND	40H
1061	3E 9Ø .		LD	A, 90H
1063	CØ		RET	NZ
1064	DD 36 ØA 8Ø		LD	(IX+ØAH),8ØH
1068	CD ØØA9	WSECTØ:	CALL	HSYNC
106B	28 D8		JR	Z, NREXIT
106D	AF		XOR	A
106E	DD BE ØA		CP	(IX+ØAH)
1071	2Ø F5		JR	NZ, WSECTØ
1073	3E 9Ø		LD	A, 90H
1075	32 4007		LD	(CONTRL),A
1078	21 4001		LD	HL, DISKD
1Ø7B	ØE ØØ		LD	C,Ø
1Ø7D	DD 71 Ø9		LD	•
1080	Ø6 11		LD	(IX+9),C
1082	3E ØØ			B,11H
1083	31, 90	DENT	LD	A, Ø
1084	1F	DEN1	EQU	\$ <b>-</b> 1
1085	3E 64		RRA	
1087	30 ØF		LD	A, 64H
1089	3E 18		JR	NC, CSTART
108A	3E 16		LD	A,18H
108A 108B	1 70	STRACK	EQU	\$ <b>-</b> 1
108C	1F		RRA	
	C6 Ø5		ADD	A,5
108E	FD BE Ø1		CP	(IY+1)
1091 1092	9F		SBC	A, A
	E6 10		AND	1ØH
1094	F6 24		OR	24H
1096	Ø6 2Ø		LD	B,20H
1Ø98	32 4006	CSTART:	LD	(4006H),A
1Ø9B	36 ØØ	ZEROW:	LD	M,Ø
109D	E3		EX	(SP),HL
1Ø9E	E3		EX	(SP),HL
109F	10 FA		DJNZ	ZEROW
1ØA1	3A 1Ø83		LD	A, (DEN1)
10A4	В7		OR	A


DJDMA/FORMAT.ASM 5 INCH 12-20-81

PAGE

```
10A5
        28 Ø4
                                        JR
                                                 Z,LASTS
10A7
        36 FB
                                                M, ØFBH
                                        LD
1ØA9
                                        EX
                                                 (SP),HL
        E3
10AA
        E3
                                        EΧ
                                                 (SP),HL
1ØAB
        36 FB
                                        LD
                                                 M,ØFBH
                                LASTS:
1ØAD
        Ø6 5C
                                        LD
                                                 B,5CH
1ØAF
                                                 E, 2ØH
        1E 2Ø
                                        LD
10B0
                                DATA
                                        EQU
                                                 $-1
10B1
        16 20
                                        LD
                                                 D, 20H
1ØB2
                                CPDATA
                                        EQU
                                                 $-1
1ØB3
        AF
                                        XOR
                                                 Α
1ØB4
        E3
                                D1LOOP: EX
                                                 (SP),HL
10B5
        E3
                                        EX
                                                 (SP),HL
10B6
        73
                                        LD
                                                 M,E
1ØB7
        AB
                                        XOR
                                                 E
1ØB8
        Ø7
                                        RLCA
1ØB9
        10 F9
                                        DJNZ
                                                 D1LOOP
10BB
        Ø6 51
                                        LD
                                                 B,51H
1ØBC
                                DEN2
                                        EQU
                                                 Ş-1
1ØBD
        E3
                                        EX
                                                 (SP),HL
10BE
        E3
                                        EX
                                                 (SP),HL
10BF
        72
                                        LD
                                                 M,D
10C0
        AA
                                        XOR
                                                 D
10C1
        Ø7
                                        RLCA
1ØC2
        Ø8
                                        ΕX
                                                 AF, AF'
1ØC3
        7B
                                        LD
                                                 A, E
10C4
        32 1ØB2
                                        LD
                                                 (CPDATA), A
1ØC7
        Ø8
                                        EX
                                                 AF, AF
1ØC8
        E3
                                        EX
                                                 (SP),HL
1ØC9
        E3
                                        EX
                                                 (SP),HL
10CA
        73
                                        LD
                                                 M,E
1ØCB
        AB
                                        XOR
                                                 E
1ØCC
        Ø7
                                        RLCA
10CD
        E3
                                D2LOOP: EX
                                                 (SP),HL
10CE
        E3
                                        EΧ
                                                 (SP),HL
10CF
        73
                                        LD
                                                 M,E
1ØDØ
        AB
                                        XOR
                                                 E
1ØD1
        Ø7
                                        RLCA
1ØD2
        E3
                                        EX
                                                 (SP),HL
1ØD3
        E3
                                        EX
                                                 (SP),HL
1ØD4
        73
                                        LD
                                                 M,E
1ØD5
        AB
                                        XOR
                                                 E
1ØD6
        Ø7
                                        RLCA
1ØD7
        10 F4
                                        DJNZ
                                                 D2LOOP
1ØD9
        E3
                                        EΧ
                                                 (SP),HL
10DA
        E3
                                        EΧ
                                                 (SP),HL
1ØDB
        77
                                        LD
                                                 M,A
1ØDC
        3A 1Ø83
                                        LD
                                                 A, (DEN1)
10DF
        В7
                                        OR
                                                 Α
1ØEØ
        Ø6 11
                                        LD
                                                 B,11H
1ØE2
        28 Ø2
                                        JR
                                                 Z, $+4
1ØE4
        Ø6 2Ø
                                        LD
                                                 B,2ØH
1ØE6
        E3
                                ILOOP:
                                        EX
                                                 (SP),HL
1ØE7
        E3
                                        EΧ
                                                 (SP),HL
10E8
        73
                                        LD
                                                 M,E
1ØE9
        3A 4ØØ3
                                                 A, (STATUS)
                                        LD
1ØEC
        E6 10
                                        AND
                                                 INDEX
1ØEE
        28 F6
                                        JR
                                                 Z, ILOOP
1ØFØ
        ØC
                                        INC
                                                 С
```

Component Layout/Schematic

COMPONENT LAYOUT/SCHEMATIC



Disk Jockey / DMA Component Layout

