# MULT/IO I/O Controller Technical Manual Revision 4

**April 1982** 



## MULT/IO Technical Manual

## Revision 4

## March 1982

## Table of Contents

l.	INTRODUCTION	1
2.	MULT/IO ARCHITECTURE	2 3 4 5 5 7
	2.3.3. BANK SELECTION	8 9 9
	3.1. CONFIGURING SERIAL CONNECTORS 3.2. PROGRAMMING THE 8250 3.2.1. BAUD RATE 3.3. INITIALIZATION 3.3.1. SAMPLE SERIAL I/O ROUTINES 3.4. SERIAL DEVICE INTERRUPTS 3.4.1. ACE INTERRUPT PROGRAMMING	11 14 14 15 16 18
4.	4.1. PARALLEL PORT DESCRIPTION	20 20 22 23 23
5.	5.1. 199Ø ARCHICTECTURE 5.1.1. THE CLOCK PORT 5.1.2. CLOCK COMMANDS 5.1.3. PROGRAMMING THE CLOCK: INTIALIZATION 5.1.4. PROGRAMMING THE 199Ø CLOCK: SETTING THE TIME. 5.1.5. PROGRAMMING THE 199Ø: READING THE TIME. 5.1.6. FORMAT OF THE 199Ø TIME 5.1.7. CALENDAR CLOCK IDIOSYNCRACIES 5.1.8. TIMING CONSTRAINTS 5.1.9. THE TIMED INTERRUPT GENERATOR 5.1.10. CLEARING CLOCK INTERRUPTS	24 24 25 25 26 27 27 28 29 29 29 29

## Table of Contents, Cont.

6.	INTER	RRUPT SYSTEMS 36
		INTERRUPT REQUIREMENTS
	6.2.	PROGRAMMABLE INTERRUPT CONTROLLER (PIC) 31
		6.2.1. PIC INTERRUPT VECTORS
	6.3.	PRIORITY MODES OF THE PIC
	••••	6.3.1. POLLED MODE
		6.3.2. NESTED MODE
		6.3.3. FULLY NESTED MODE
		6.3.4. ROTATING PRIORITY - MODE A
		6.3.5. ROTATING PRIORITY - MODE B
		6.3.6. SPECIAL MASK MODE
	6.4.	PIC STATUS REGISTERS
	0.4.	6.4.1. INTERRUPT MASK REGISTER (IMR)
		6.4.2. IN-SERVICE REGISTER (ISR)
		6.4.3. INTERRUPT REQUEST REGISTER (IRR)
	6.5.	OTHER PROGRAMMABLE FEATURES
	0.5.	6.5.1. TRIGGERED MODES
		6.5.2. BUFFERED MODE
		6.5.3. CALL ADDRESS INTERVAL (ADI)
		6.5.4. MICRO-PROCESSOR MODE
		CASCADING PIC'S
	6.6.	6.6.1. MASTER/SLAVE MODE
	c 7	AUTOMATIC END OF INTERRUPT MODE
	6.7.	AUTOMATIC END OF INTERRUPT MODE
7.	PROG	RAMMING THE 8259-A PIC
	7.1.	
		7.1.1. INITIALIZATION CONTROL WORDS 1 AND 2 39
		7.1.2. INITIALIZATION CONTROL WORD 3 (ICW3) 4
		7.1.3. INITIALIZATION CONTROL WORD 4 (ICW4) 43
	7.2.	OPERATION CONTROL REGISTERS 43
		7.2.1. OPERATION CONTROL WORD 1 (OCW1)
		7.2.2. OPERATION CONTROL WORD 2 (OCW2)
		7.2.3. OPERATION CONTROL WORD 3 (OCW3)
	7.3.	SERVICE ROUTINE REQUIREMENTS 4!
8.	CONF	IGURING THE MULT/IO FOR THE PIC 4
	8.1.	PIC IN POLLED MODE 4
	8.2.	
	8.3.	PIC AS SLAVE 4
		8.3.1. CASCADE CABLE

## <u>List of Figures</u>

3-1: 3-2:	P1-P3 CONNECTOR PINOUT	12 12
4-1:	DAISY PORT P4 CONNECTOR PINOUTS	22
5-1: 5-2:	TIME FORMAT EXAMPLE	27 28
8-2:	JUMPER AREAS J4 AND J5	47 48 49
	<u>List of Tables</u>	
2-2: 2-3: 2-4: 2-5: 2-6: 2-7:	GROUP SELECT PORT BASE+7	3 4 4 6 6 7 8
3-2: 3-3: 3-4: 3-5:	ACE I/O GROUP DESCRIPTION	11 13 14 15
	DAISY PORT SIGNALS AND I/O MAP	21
5-1: 5-2:	1990 CALENDAR/CLOCK I/O MAP	25 25
6-1:	MULT/IO CONNECTIONS TO THE PIC INTERRUPT REQUEST LINES.	32
7-2: 7-3: 7-4: 7-5: 7-6: 7-7:	EXAMPLE OF JUMP TABLES FOR SERVICE ROUTINES  INITIALIZATION CONTROL WORD 1  INITIALIZATION CONTROL WORD 2  INITIALIZATION CONTROL WORD 3  INITIALIZATION CONTROL WORD 4 (ICW4)  OPERATION CONTROL WORD 2  OCW2 COMMANDS (BITS 5 - 7)	40 41 41 42 42 44
7-8:	OPERATION CONTROL WORD 3 (OCW3)	45

## 1. INTRODUCTION

The MULT/IO is a general purpose S-100 utility card that combines all the board level features needed to form the heart of a powerful interrupt driven, real time, multi-user system. Included on the board are:

Three 8250 programmable ACE serial devices (Asynchronous Communications Equipment) for communicating with RS-232 terminals or printers;

An 8259-A programmable interrupt controller (PIC) capable of resolving 8 levels of maskable, prioritized interrupts and of issuing 8080/8085/Z-80 CALL instructions as response for each level;

A CMOS real time clock/calender able to cause interrupts at software selectable intervals and with provision for battery back-up;

Three parallel ports (one input and two output) configured to plug directly into the ribbon cable connector of a parallel Diablo type 'Daisy Wheel' printer;

2 Kbyte of 2716 EPROM and 2 Kbyte of high speed static RAM--both RAM and EPROM being bank selectable AND able to respond to all 24 S-100 address lines as defined in IEEE spec 696;

A power-on-jump option which allows 8 bytes of code to be executed from on-board EPROM during system power-on or reset.

The serial, parallel, clock and PIC devices on the MULT/IO are all I/O mapped— that is, they are accessed through switch selectable I/O port addresses. These devices may be programmed to request service from the PIC based on a rich selection of status conditions. The 8259-A PIC can in turn issue to the CPU up to eight maskable, prioritized interrupt service routine call vectors. As the sole system I/O card, one MULT/IO board can be configured to support three terminals and a 'Daisy Wheel' printer while furnishing a real time, interrupt driven environment with all interrupt service routines optionally residing in on-board bank select RAM and EPROM. Alternatively, up to four MULT/IO cards may be combined to accommodate as many as twelve terminals with full interrupt support.

The on-board 8259-A interrupt controller may be jumpered to monitor any three vectored interrupt lines (S-100 bus lines 4-11) and can assert either the generalized interrupt request line (S-100 bus line 73) or any vectored interrupt line. Thus interrupts generated from off-board devices may be routed to the MULT/IO PIC using the vectored interrupt lines (Master Mode), or the MULT/IO PIC can send its interrupt requests over the vectored interrupt lines to some other interrupt controller (Slave Mode).

## 2. MULT/IO ARCHITECTURE

All devices on the MULT/IO, including RAM and EPROM, are associated with some S-100 I/O port. In all, almost 30 distinct I/O registers are used to control the many device functions available on the board. Yet the MULT/IO takes up only 8 I/O port addresses. To understand how so many registers can be accessed through so few ports, it is useful to think of the port addressing scheme of the MULT/IO as 'bank-select I/O'. This is analogous to conventional bank-select memory schemes. Specifically, banks of registers are allowed to share the same block of consecutive I/O addresses while a dedicated I/O port is used to enable one bank and at the same time to disable all other similarly accessed banks.

The MULT/IO is divided into 4 I/O banks, called **groups**, with each group occupying the same 7 I/O port addresses. Three of these groups are used for the serial ports. The other group addresses the parallel ports, the clock, memory bank select and the interrupt controller (PIC).

Each group is accessed through ports BASE to BASE+6. Port address BASE+7 is the GROUP SELECT port, and is used to establish which of the four I/O groups will be active at any given time. By outputting the correct bit pattern to the GROUP SELECT port, the user enables the corresponding group for all subsequent I/O operations directed to ports between BASE and BASE+6. To enable a different group the user must output a different bit pattern to GROUP SELECT port BASE+7. While this port selection technique is extremely efficient in conserving I/O space, it does impose on the user the responsibility of keeping track of which I/O group is currently active.

#### 2.1. GROUP SELECT PORT BASE+7

The Group Select port is a write-only register. Its functions do not vary with the selection of different groups. Besides being the Group Select port, it also controls bank select of on-board memory, enables the interrupt controller and parallel ports, and the printer restore bit. Thus, whenever a different group is selected, care must be taken not to change the bits that control the other functions of the Group Select port.

Since this port is write-only, the last value output to this port must be kept in a location in memory that is known to all the software that needs to change the group select. Also, any interrupt routine that changes the currently selected group must restore it before exiting the service routine.

#### 2.1.1. FUNCTIONS OF THE GROUP SELECT PORT

The following table outlines the bit assignment for the Group Select Port:

Table 2-1: GI	ROUP SELECT PORT BASE+7
Data Bit	Function
Ø	This bit, and the next bit, control which
1	group is selected.
2	Memory Bank Select
3	Enable interrupt controller
4	Control printer restore (pin 13 of P4)
5	Enable parallel port output lines
6	Not used
7	Not used

The uses of bits 2-5 are described later in this manual.

The actual group assignments are determined by bits Ø and 1. Each group is selected by reading the current Group Select Data from memory, modifying bits Ø and 1, outputting the byte to the Group Select port and saving the data in memory. In the program examples used in this manual, the memory location for saving the current Group Select Data is called SELDAT.

The actual groups selected by bits  $\emptyset$  and 1 are defined in the table that follows:

Table 2-2: GROUP SELECT BITS					
BitØ	Bitl	Group	Group Description		
Ø	Ø	Ø	Parallel Ports, 1990 Clock, 8259-A PIC		
Ø	1	1	Serial port l		
1	Ø	2	Serial port 2		
1	1	3	Serial port 3		

As an example of using the GROUP SELECT port, suppose that we want the I/O space taken up by the MULT/IO to extend from 80H to 87H, and that we wish first to read ACE serial device #2 and subsequently to read "DAISY PORT" 0. In order to read the data received buffer of the second ACE serial device (serial device number 2), the user must first output SELDAT with a 1 in bit 1 and a zero in bit 0 to GROUP SELECT port 87H (to insure that I/O GROUP 2 is selected), and then input the desired data from port 80H (assuming the serial device has been properly initialized).

To read the parallel 'Daisy' port, we would first switch to I/O GROUP Ø by outputting SELDAT with zeros in both bits Ø and 1 to port 87H, and then input the desired data from port 8ØH. The important thing to note here is that the function of I/O port 8ØH in our example changes from a serial device data register to a parallel device status register depending on the last byte that we output to the GROUP SELECT port. It is important not to change data bits 2-5 when outputting group select data to port BASE+7.

#### GROUP SELECT PORT

## 2.1.2. GROUP PORT ASSIGNMENTS

Thispage contains a general map of the port assignments within the groups. Specific details, such as control bit assignments, are described in detail in the sections that describe each device.

Table 2-3: GROUP Ø

	INPUT	OUTPUT
BASE BASE+1 BASE+2 BASE+3 BASE+4 BASE+5 BASE+6	DAISYØ IN not used CLOCK IN not used 8259-A AØ=Ø REGISTER 8259-A AØ=1 REGISTER not used	DAISYØ OUT DAISY1 OUT CLOCK OUT not used 8259-A AØ=Ø REGISTER 8259-A AØ=1 REGISTER not used

Table 2-4: GROUPS 1, 2, & 3 (8250 ACE Serial I/O Ports)

	INPUT	OUTPUT
BASE BASE+1 BASE+2 BASE+3 BASE+4 BASE+5 BASE+6	RECEIVE BUFFER/LSB BAUD INTERRUPT ENABLE/MSB BAUD INTERRUPT IDENTIFY LINE CONTROL REGISTER MODEM CONTROL REGISTER LINE STATUS REGISTER MODEM STATUS REGISTER	TRANSMIT BUFFER/LSB BAUD INTERRUPT ENABLE/MSB BAUD not used LINE CONTROL REGISTER MODEM CONTROL REGISTER not used not used

NOTE: AN OUTPUT TO BASE+7 WILL ALWAYS ASSIGN AN I/O GROUP BUT HAS NO FUNCTION WITHIN ANY GIVEN I/O GROUP.

#### BASE PORT ADDRESS

## 2.2. SELECTING I/O PORT ADDRESS

The base address of the MULT/IO ports is selected using Switch 7B. This switch is set to match the upper 5 bits of the port address (A3-A7). The BASE port can be located at any 8 byte boundary, starting at port Ø and ending at port F8H. The relationship between switch number and address bit is illustrated below:

(ر م	SWITCH 7	В	
numbe	er	address bit	t
~ 2		A7	
3		A6	.01
√ <b>4</b>		A5	484
√ <b>5</b>		A4	
6		A3	

Setting a switch ON matches a zero, and OFF matches a 1. For example, with all switches OFF, the MULT/IO will occupy I/O addresses F8H to FFH; with all switches ON it would occupy ports Ø through 7.

#### 2.3. RAM AND EPROM-- GENERAL

The MULT/IO is equipped to handle four kilobytes of high speed static RAM or four kilobytes of 2716 EPROM or a combination of each. This memory occupies two sockets at 5D and 6D on the board. The left hand socket, 5D, is called RØ, and is assigned the first 2K of address space, and the one to the right of it, 6D, is called Rl and is assigned the last 2K of the four kilobyte region.

This memory always functions as bank select memory (see Bank Selection), and is addressed as a 4K unit.

No wait state is generated when accessing MULT/IO memory, which is capable of running solid at up to 6 megahertz. There is no provision for generating wait states as a user option. If special uses require wait states, a Programmable Logic Array would have to be special ordered from Morrow Designs.

## 2.3.1. ADDRESSING RAM AND EPROM

The MULT/IO memory may be addressed to any 4K boundary in the 64K address region, or in the 16 megabyte address region of the full IEEE 696 specifications. To select an address, in either region, the higher four bits of the 16 bit address are selected by setting the switches of 3-6 of 10B. The additional 8 bits of extended addressing are covered in the next section.

Table 2-5: MEMORY ADDRESSING Switch Bank 10B

Address Bit	Switch #
A15	3 %
A14	<b>4</b> 569
A13	<b>5</b> 46
A12	6



 $ON = \emptyset$  and OFF = 1

EXAMPLE: To set RAM to begin at C000H, switches 3 and 4 should be placed in the "OFF" position, and switches 5 and 6 should be placed in the "ON" position. This will cause RAM to occupy address space from C000H to CFFFH. The memory at R0 will range from C000H to C7FFH, and the memory at R1 will begin at C800H and end at CFFFH.

The following table gives all of the 16 possible settings of the RAM/EPROM address switch at 10B and the corresponding beginning and ending addresses of on-board RAM and EPROM.

Table 2-6: ADDRESS SETTINGS (in first 64K block)

A15	A14	A13	A12	RØ R1			
1ØB-3	1ØB-4	10B-5	10B-6	BEGIN	END	BEGIN	END
ON	ON	ON	ON	ØØØØ	Ø7FF	Ø8ØØ	ØFFF
ON	ON	ON	OFF	1000	17FF	1800	lFFF
ON	ON	OFF	ON	2000	27FF	2800	2FFF
ON	ON	OFF	OFF	3ØØØ	37FF	38ØØ	3FFF
				·			
ON	OFF	ON	ON	4000	47FF	4800	4FFF
ON	OFF	ON	OFF	5000	57FF	58ØØ	5FFF
ON	OFF	OFF	ON	6000	67FF	68ØØ	6FFF
ON	OFF	OFF	OFF	7000	77FF	78ØØ	7FFF
					·		
OFF	ON	ON	ON	8000	87FF	88ØØ	8FFF
OFF	ON	ON	OFF	9000	97FF	98ØØ	9FFF
OFF	ON	OFF	ON	AØØØ	A7FF	A8ØØ	AFFF
OFF	ON	OFF	OFF	вøøø	B7FF	B8ØØ	BFFF
OFF	OFF	ON	ON	CØØØ	C7FF	C8ØØ	CFFF
OFF	OFF	ON	OFF	DØØØ	D7FF	D8ØØ	DFFF
OFF	OFF	OFF	ON	EØØØ	E7FF	E8ØØ	EFFF
OFF	OFF	OFF	OFF	FØØØ	F7FF	F8ØØ	FFFF

If only the lower 16 address lines are used (for a 64K address space), the extended addressing feature must be disabled. This is done by setting switch 1 of 10B to the ON position and removing the IC (25LS2521) at location 3D (next to the extended address switch at 2D) from its socket.

## 2.3.2. EXTENDED ADDRESSING

Extended addressing as applied to S-100 memory devices is simply the ability of memory to decode more than 16 address bits in order to become selected. The 4K block of RAM/EPROM on the MULT/IO may be switched to decode 24 rather than 16 address lines—the extra 8 address lines are defined by IEEE specification 696. This extended addressing feature allows the RAM/EPROM on the MULT/IO to occupy any even 4K block within a 16 Megabyte address space.

To enable this extra decoding circuitry, switch 1 of DIP switch 10B must be placed in the OFF position. Since many CPU boards currently in use do not generate address lines Al6 - A23, many users will wish to disable the extended addressing circuitry of the MULT/IO. This is done simply by setting switch 1 of DIP switch 10B to the ON position. It is recommended that when running the board in non-extended mode the IC at location 3D (25LS2521) be removed from its socket.

With extended addressing enabled (switch 1 of 1B OFF), the DIP switch at location 2D determines the 64K segment wherein the 4K of on-board RAM/EPROM will reside. The following table illustrates the switch settings of DIP switch 2D and their corresponding extended address bits. The S-100 bus pin numbers assigned by the IEEE specification 696 to these extended address bits are given in parentheses.

Table 2-7: EXTENDED ADDRESSING DIP Switches 2D and 10B

Extended Address Bit	S-100 Bus Pin #	DIP Switch 2D Switch #
A23 A22 A21 A2Ø A19 A18 A17 A16	(16) (17) (15) (59) (61) (62) (63) (64)	1 2 3 4 5 6 7 8

DIP Switch 10B-1
must be OFF to enable extended addressing
extended addressing
and ON to disable with chip 3D removed
with chip 3D removed

 $ON = \emptyset$ OFF = 1

Example: To set RAM/EPROM to begin at 80C000H, set switch 1 of 10B OFF to enable extended addressing, set the lower 16 bits (the C000 part of this address) on DIP switch 10B as per the instructions on the previous page, and set switch 1 of DIP switch 2D OFF, and switches 2 - 8 ON. Set in this way, on-board EPROM/RAM will respond to all memory accesses from 80C000H to 80CFFFH. When so addressed, RAM/EPROM will NOT respond to memory accesses to the area from 00C000H to 00CFFFH, and so would in effect be permanently disabled in any system incapable of generating extended addresses.

#### BASE PORT ADDRESS

#### 2.3.3. BANK SELECTION

The RAM/EPROM block on the MULT/IO is bank select memory—that is, an I/O instruction can cause the memory block to become enabled or disabled. Bit 2 of port BASE+7, the Group Select Port, controls the bank select. The effect of outputting a zero or one in this bit position is to turn on or off the RAM/EPROM. The choice of which value to use (one or zero) is dependent on the way the board is set to respond after RESET/ or POJ/.

Switch 10B-2 allows the user to determine whether MULT/IO RAM/EPROM will be selected or not after system power-up or reset. The setting of this switch also determines whether data bit 2 will be active high or active low when an output instruction is directed to port BASE+7. If Switch 10B-2 is in the ON position, then the MULT/IO RAM/EPROM bank will be enabled upon system power-up or reset, and data bit 2 will have to be low or '0' for Group Select port BASE+7 to enable memory, and high or '1' to disable. If Switch 10B-2 is OFF, the MULT/IO RAM/EPROM bank will be disabled upon system power-up or reset, and will not be accessible until an output is made to port BASE+7 with data bit 2 a '1' or high. The following table reiterates this:

	Condition of RAM/EPROM	Bank	Bank
	after RESET/ or POJ/	Select	Deselect
on	enabled	Ø	l
off√	disabled	1	Ø

Table 2-8: BANK SELECT AND SWITCH 10B-2

The bank select value is output along with the Select Data to port BASE+7 to enable MULT/IO memory. The bank deselect value disables memory.

When disabled by bank de-selection, MULT/IO RAM/EPROM will 'disappear' from the bus, and so will not interfere with other system memory occupying an identical address. Therefore other bank select memory boards may be swapped in and out of memory along with MULT/IO RAM/EPROM. Of course, memory cards which are to be swapped in and out along with MULT/IO RAM/EPROM must themselves be capable of being disabled through some software mechanism.

EXAMPLE: To show how the MULT/IO memory would be enabled after a RESET/, when it was disabled because Switch 10B-2 was OFF, a 1 in bit 2 (100B or 4H) is output to the Group Select Port, and the new value of Select Data is saved.

bank:	lda seldat	recall old group select data;
	ori 4	set bank select bit high:
	sta seldat	; save the modified select data
	out base+7	;send to group select port
	ret	only bank select has changed

#### CAUTION!

The Group select Port, BASE+7, is a write-only port with multiple functions. Whenever any bit is changed, the appropriate bit in SELDAT should be set or cleared and saved. The example above shows how this may be done.

#### 2.3.4. PHANTOM

SWITCH 1 of 10B is the Phantom enable switch. When placed in the VOFF position, the MULT/IO will ignore bus pin 67, or "Phantom". In the ON position, this switch causes the RAM/EPROM section of the MULT/IO board to become disabled and logically removed from the system bus whenever bus pin 67 is at a low logic state. When pin 67 becomes high, MULT/IO memory will be enabled if it was previously bank selected.

Certain systems rely on the Phantom line to temporarily disable RAM memory in order to execute from ROM a special system start-up routine. Once this routine is executed, the ROM holding the routine vanishes and the Phantom line returns high to allow RAM memory to be accessed. MULT/IO memory is compatible with such a scheme.

The PHANTOM/ line is also used during interrupt acknowledge sequences. While the 8259-A PIC is placing the low and high bytes of the vector address on the bus, PHANTOM/ can be made true to disable memory. This is because during the first cycle of interrupt acknowledge Z-80's assert INTA/ which disables memory boards. However, during the next two cycles, the Z-80 will not assert INTA/. The MULT/IO board can be configured to assert PHANTOM/ during these two cycles. Please refer to the section on configuring the MULT/IO for the PIC.

## 2.3.5. POWER ON JUMP

Switch 10B-7 controls the power-on jump circuitry of the MULT/IO. When placed in the ON position, this switch will cause the MULT/IO to force the host processor to execute the last 8 instructions of a MULT/IO EPROM.

To use the Power on Jump feature, there must be at least one EPROM in either RØ or Rl, the two MULT/IO memory sockets. Switch 10B-2 must be ON, so that the memory is enabled on RESET/ (see Bank Select above). Then, Switch 10B-8 must be set tochoose which of the two memories, RØ or Rl, will be read. Setting 10B-8 ON selects RØ, and turning it OFF selects Rl (the memory chip at 6D, on the right).

When the MULT/IO power on jump is used, the last 8 bytes of an EPROM will be read. Typically, the last three bytes will be a jump instruction to the user's bootstrap routine.

## BASE PORT ADDRESS

NOTE: In order to use the power on jump, all four of these conditions must be met:

There must be an EPROM on the MULT/IO with instructions in the last eight bytes;

This EPROM must be selected by using switch 10B-8;

The MULT/IO memory must be enabled on RESET/, that is Switch 10B-2 must be ON;

The power on jump switch 10B-7 must be ON.

## 3. SERIAL PORTS

The MULT/IO has three 8250 programmable Asynchronous Communications Elements (ACE's) which can be connected to RS-232 devices via three 26 pin ribbon cable connectors. Each ACE has an I/O group dedicated to it-- namely, GROUPS 1, 2 and 3. The ACE's are completely programmable and must be initialized in software before they can be used. Initialization includes setting the baud rate, word length, parity, number of stop bits, and interrupt conditions.

All three ACE's are configured as Data Communications Equipment (DCE) from the factory, and so may be connected with standard RS-232 CRT terminals and printers. All may be re-strapped to be used as Data Terminal Equipment (DTE) if they need to be connected to modems or other computers.

Each ACE can be programmed to generate an interrupt in response to up to ten conditions (e.g., data available, transmitter buffer empty, etc.). The interrupt is sent directly to the MULT/IO PIC which can in turn pass it on to the host CPU. The interrupt handling routine can then interrogate the interrupt status register of the ACE responsible for generating the interrupt, and is thus able to determine the precise cause of the interrupt.

The following chart describes the ACE devices on the MULT/IO, including the location of the  $825\emptyset$  on the circuit board, the location of the 26 pin ribbon cable connector associated with each ACE, the I/O GROUP controlling each ACE, and the interrupt level assigned to each device by the 8259-A PIC.

Table 3-1: ACE I/O GROUP DESCRIPTION

	I/O	26-pin	Board	Interrupt
	GROUP #	connector	location	Level
ACE # 1	1	P1	2C	3
ACE # 2	2	P2	2B	4
ACE # 3	3	P3	2A	5

Pl is the connector on the top left corner of the board; P2 and P3 are the next two connectors to the right of P1.

#### 3.1. CONFIGURING SERIAL CONNECTORS

The pins on ribbon cable connectors P1-P3 are numbered so that the first 25 pins correspond exactly to the numbering of a standard DB-25 connector (i.e., first row left to right, 1 to 13, second row left to right, 14 to 25). This makes it a simple matter to attach each ACE to a serial device-- cables with flat ribbon cable connectors at one end and DB-25 connectors on the other are available off the shelf from many vendors.

Figure 3-1: P1-P3 Connector Pinout

back

14 15 16 17 18 18 20 21 22 23 24 25 26

left

1 2 3 4 5 6 7 8 9 10 11 12 13


Top View

front


Directly below each 26 pin connector is an array of 7 pairs of jumper headers labeled Jl, J2, and J3. They are used to configure Pl through P3 as modem (factory strapped) or as terminal. Six slip-on connectors are used to supply the standard arrangements of pin assignments. Other non-standard assignments may be made using wire-wrap. The figures that follow show the two normal configurations of Jl, J2 and J3.

Figure 3-2: SERIAL CONFIGURATION JUMPERS

Serial Port as modem (Data Communication Equipment), standard



Serial Port as terminal (Data Terminal Equipment)




The two serial configurations represent the opposite ends of a connecting cable: transmit data from one end goes to receive data at the other end, and request to send is connected with clear to send, etc. Normally, computers are configured as modems (for connection with terminals). In order to tie two computers together, you would configure a serial port on one computer as a terminal. This correctly transposes all the handshaking and transmit/receive lines.

All of the active lines on the 26 pin connectors, with the exception of pins 1 and 7 which are tied to ground, are brought to the jumpers. In the same way, the transmit/receive and control pins of the 8250 ACE are brought to the jumpers. This allows the easy interchange of signals when configuring each 8250 as terminal or modem. The illustrations on the previous page show the standard configurations of these jumpers. The following table describes the connections of pins to the jumper.

26 pin connector Pl, P2 or P3	Jl, J2 or J3 jumper pins	pin c	of 825 2B	Ø ACE 2A	signal or DCE name
2 8	A v B C	11 *	11 *	11 *	RXD sout DCD
6	D E F	33 32	33	33 **	dtr DTR rts
3	G H√ I	10	10	10	RTS sin TXD
* 2Ø	J K L	38. 37	38 37	38 37	rlsd DSR dsr
4	M N	36	36	36	CTS cts

Table 3-2: ACE JUMPER CONNECTIONS

Here is an illustration of Jl configured as a modem (as it comes from the factory):



<sup>\*</sup> These pins are hardwired together.

<sup>\*\*</sup> RS-232 line 4 (request to send) is implemented only on ACE #1 and 2, NOT on ACE # 3. Also, Ring Indicator, RS-232 pin 22, is not implemented. Though this function has a dedicated line on the 8250 ACE and has its own status bit in the Modem Status Register, the 8250 RI pin (31) is tied high on the MULT/IO, and so sampling it would be meaningless.

#### 3.2. PROGRAMMING THE 8250

Any 8250 ACE device on the MULT/IO can be accessed only if its I/O GROUP is currently selected. Once a 1, 2 or 3 has been output to GROUP SELECT port BASE+7, ACE device number 1, 2 or 3 can then be accessed. Each ACE contains internal 8 bit registers which occupy the first 7 I/O ports of the MULT/IO I/O space—that is, ports BASE to BASE+6. The list below identifies all the internal registers of the 8250 and the I/O port address assigned to those registers by the MULT/IO.

It should be noted that the first two ports, BASE and BASE+1 have dual use. When the ACE is initialized, it is necessary to specify the baud rates. This is done by first setting up the LINE CONTROL REGISTER (BASE+3) with bit 7 set to 1. This makes the first two 8250 registers the low and high byte of the baud rate divider. After outputting the divider to these two registers, the line control word is again output to BASE+3 with bit 7 reset (to 0). This switches the first two registers to their normal use. Baud rates are described in the following section.

I/O PORT OPERATION		bit 7 of BASE+3	825Ø ACE Register
BASE	Write	Ø	Transmitter Buffer
BASE	Read	Ø	Receive buffer
BASE	Read/Write	1	Baud rate divisor - low byte
BASE+1	Read/Write	Ø	Interrupt enable mask
BASE+1	Read/Write	1	Baud rate divisor - high byte
BASE+2	Read	x	Interrupt ID register
BASE+3	Read/Write	x	Line Control Register
BASE+4	Read/Write	x	MODEM Control Register
BASE+5	Read/Write	x	Line Status Register
BASE+6	Read/Write	x	MODEM Status Register

Table 3-3: REGISTERS OF THE 8250 ACE

For a complete description of these registers, refer to the data manual on the 8250. x means "don't care".

NOTE: Auxiliary OUT1 and OUT2 are not available in MODEM control register; also, bits 2 and 6 of MODEM status register, Ring Indicator, are meaningless.

#### 3.2.1. BAUD RATE

The 8250's on the MULT/IO have been hard wired so that the baud rate for data coming in is the same as for data going out. The crystal used to provide the reference frequency for the three ACE devices on the MULT/IO is 1.8432 MHz. The data sheets give a broad sample of the divisors which must go into the Divisor Latch in order to generate the most common baud rates, and generally any baud rate may be generated from DC (a zero in the divisor

latch-- this will inhibit all data transmission) up to 56,000 baud. The formula for determining the divisor constant to produce a given baud rate is:

### DIVISOR = 1.8432 M/(BAUD RATE X 16)

Although in most applications the user will simply look up the baud rate divisor in the data sheet table, there are instances when 'odd ball' baud rates may be useful— if, for example, an ACE is being used solely to generate interrupts at timed intervals based on the Transmitter Holding Register Empty interrupt (see Serial Device Interrupts).

The following is a list of divisor latch constants for standard baud rates. The baud rate is given in decimal, followed by the divisor in decimal. The next two values are the hex numbers actually output to BASE and BASE+1, when bit 7 of BASE+3 is a 1.

Baud Rate (Decimal)	Divisor	Low Byte	High Byte
	(Decimal)	(Hex)	(Hex)
75	1536	Ø	6
110	1Ø47	17	4
150	768	Ø	3
300	384	8Ø	1
600	192	CØ	Ø
1200	96	6Ø	Ø
2400 4800 9600 19200 38400 56000	48 24 12 6 3 2	3Ø 18 C 6 3	Ø Ø Ø Ø Ø

Table 3-4: DIVISOR LATCH CONSTANTS FOR STANDARD BAUD RATES

## 3.3. INITIALIZATION

Though the reset pin (MR) of each 8250 will be asserted during power-on or reset, no assumptions should be made about the contents of any 8250 register unless that register has been initialized. Keep in mind that an on-board ACE cannot be accessed, far less initialized, unless its I/O group is selected. Furthermore, the Line Control, Modem Control, Interrupt Enable and Divisor Registers will normally have to be initialized before any data can be transferred to or from an 8250.

The following three software routines are brief samples of how a MULT/IO ACE device could be driven in a CP/M\* type environment. All these routines adhere to CP/M\* I/O protocol. The INIT

<sup>\*</sup> CP/M is a trademark of Digital Research.

routine sets up ACE # 1 to run at 9600 baud with an 8 bit word, no parity and 2 stop bits. The Interrupt Enable Register will be set to generate no interrupts, and the Modem Control Register will be ignored. This initialization would be appropriate for most RS-232 CRT terminals in a non-interrupt driven environment. Assume that the MULT/IO I/O has been set to begin at 48H. The cluster of assembler directives (equ's) at the beginning of these routines establish constants which hold for all 3 specimen routines. The comments included with these routines may be used as a general flow analysis of ACE programming.

## 3.3.1. SAMPLE SERIAL I/O ROUTINES

groupl	equ	1	; code for first ACE (attached to J1)
base	equ	48h	;base I/O address set by SW-8C
grpctl	equ	base+7	;board group control port
ăll	equ	base	;ACE baud rate divisor (1sb)
dlm	equ		;ACE baud rate divisor (msb)
ier	equ	base+l	;ACE interrupt enable register
lcr	equ	base+3	;ACE line control register
lsr	equ	base+5	;ACE line status register
rbr	equ	base	;ACE receiver buffer register
thr	equ	base	;ACE transmitter holding register
dlab	equ	8Øh	divisor latch access bit;
thre	equ	2Øh	;line status register THRE bit
dr	equ	1	;line status register DR bit
baudl	equ	12	;divisor latch low byte 9600 baud
baudh	equ	Ø	;divisor latch high byte 9600 baud
wlsØ	equ	1	;word length select bit Ø 8 bit word
wlsl	equ	2	;word length select bit 1 8 bit word
stb	equ	4	;stop bit count 2 stop bits
imask	equ	Ø	;interrupt mask disable all
;	-		

## SAMPLE SERIAL I/O ROUTINES

```
; The following routine initializes the ACE as described above
                a, groupl ; set up desired I/O group
init:
        mvi
                grpctl ;select first serial device
        out
                         ; next set up format and set dlab
                a,dlab+wlsØ+wlsl+stb
        mvi
                         ; base reg is now lsb baud rate reg
        out
                a, baudl ; low byte of baud rate constant
        mvi
                         ; into low baud rate register
        out
                a, baudh ; high byte of baud rate constant
        mvi
                         ; into high baud rate register
        out
                         ; set up format and clear dlab
        mvi
                a,wlØ+wll+stb
                         ; into line control register
        out
                lcr
                         ;zero register a
        xra
                a
                         ; clear data available flag in line status
        out
                lsr
                a, imask ; interrupt mask set up
        mvi
                         ;base+1 now interrupt mask- not baud
        out
                         ; end of initialization routine
        ret
The following routine will return in the accumulator any new
;character typed to ACE # 1
                a, groupl
conin:
        mvi
                         ; put a 1 into MULT/IO GROUP SELECT port
                grpctl
        out
                         ; make sure dlab is cleared
                a,wlsØ+wlsl+stb
        mvi
                         ; make base port the ACE data register
        out
                lcr
coninl: in
                lsr
                         ; get line status register
                         ; any new data from terminal?
        ani
                dr
                coninl
                         ; if no then keep waiting
        jz
                         ; get data
                rbr
        in
                 7fh
                         strip off bit 7 of input character
        ani
                         return with data in accumulator
        ret
;
;The following routine will output the character in Register C
;to ACE # 1
conout:
         mvi
                 a, groupl
                         ;put a l into MULT/IO GROUP SELECT port
                 grpctl
         out
                         ; make sure dlab is low
                a,wlsØ+wlsl+stb
         mvi
                         ; make base port the ACE data register
         out
                 lcr
                         ; get line status
conoutl: in
                 lsr
         ani
                 thre
                         ; is ACE ready to transmit?
                 conoutl ; if not then keep waiting
         jΖ
                         ;transfer data from reg c to reg a
         mov
                 a,c
                         ;output character typed from terminal
                 thr
         out
                         ; return to calling program
         ret
```

#### SAMPLE SERIAL I/O ROUTINES

; The following routine will return an FF in the Register A if ACE ; device # 1 has received a new character (i.e., DR is set in the ; ACE line status register). Otherwise, return a  $\emptyset$ .

```
status:
         mvi
                a, groupl
                grpctl ;put a l into MULT/IO GROUP SELECT port
         out
         in
                lsr
                         ; get line status
         ani
                        ; check DR bit
                dr
                         ;return if reg a is zero-- no character
         rz
                a,0ffh ;ff into reg a since character is ready
         mvi
         ret
```

In the above examples, it should be noted that the GROUP SELECT port is re-initialized at the beginning of every routine. This is done to insure against inadvertently sending serial I/O instructions to the clock, parallel ports or interrupt controller of the MULT/IO.

In this example please note that before accessing the ACE data register, the format word is sent again to the Line Control Register. This is done so that port BASE of GROUP I will be interpreted as a data port rather than as a divisor port. This guards against a situation such as losing access to the console device due to writing of the Divisor Latch (from a monitor or front panel, for example) without subsequently clearing bit 7 of BASE+3, DLAB. This precaution may be unnecessary in most non-developement systems.

## 3.4. SERIAL DEVICE INTERRUPTS

The three 8250 ACE devices on the MULT/IO each have a dedicated interrupt request line on the 8259 PIC. The chart below desribes the PIC interrupt level assigned to each ACE:

Serial Device	PIC Interrupt Request Line
ACE # 1 (I/O Group 1)	IR3
ACE # 2 (I/O Group 2)	IR4
ACE # 3 (I/O Group 3)	IR5

Table 3-5: ACE INTERRUPT ASSIGNMENTS ON 8259 PIC

#### SERIAL DEVICE INTERRUPTS

#### 3.4.1. ACE INTERRUPT PROGRAMMING

As explained in the data sheet on the 8250, each ACE device can be programmed to generate an interrupt on any of four general conditions. These conditions are, in order of descending priority: Receiver Line Status, Received Data Available, Transmitter Holding Register Empty, and Modem Status. The Received Data Available and the Transmitter Holding Register Empty interrupts can be identified directly from the Interrupt ID Register of the source ACE.

The remaining two interrupts must use the Interrupt ID Register to point to either the Receiver Line Status Register or the Modem Status Register. These two registers each have four interrupt flags which can be read to identify the source of an ACE generated interrupt. (The third interrupt of the Modem Status Register— The Trailing Edge of Ring Indicator, or TERI— is not usefully supported by the MULT/IO, since the Ring Indicator line of each ACE is tied to +5V.)

Because the 8250 prioritizes its interrupts, the Interrupt ID Register will 'freeze' the highest priority interrupt pending by ignoring all further interrupts until the previous interrupt has been serviced. For detailed information of the interrupt structure of the 8250 see the data sheets.

When using the 8250's ACE devices on the MULT/IO to generate interrupts, it is advisable to set the 8259-A PIC to operate in level mode, rather than edge mode. In edge mode, it is possible under certain circumstances for an ACE generated interrupt to be 'lost'-- that is, to go unrecognized. The 8250 produces one low going edge for each interrupt produced. If the 8259-A PIC is currently servicing a different 8250 interrupt, it will miss the edge and be unable to detect that the line is now low. Using level mode avoids this.

## 4. PARALLEL DAISY-WHEEL PRINTER PORT

The MULT/IO contains parallel I/O ports configured to accommodate a standard DIABLO type daisy wheel R/O printer. These ports are brought out to the 50 pin ribbon cable connector at P4 for easy attachment to a Diablo style printer. The pin assignments of P4 correspond exactly to those of an internal Diablo 50 conductor flat cable connector, so simply tying the Diablo to the MULT/IO via a ribbon cable with female sockets at either end is the only hardware requirement for interfacing the two devices.

Altogether, two latched output ports (plus an extra latched output bit) and one transparent input port are used to communicate with the Daisy Wheel printer. Of course, these ports may be used with practically any parallel device (e.g., a Centronics style printer or a keyboard) provided that the I/O lines are properly routed from the MULT/IO connector at P4 to the target device. This additional cabling burden is standard in parallel I/O interfacing, and so should not be considered as a major disadvantage by those using the DAISY PORT with a non-Diablo parallel device.

#### 4.1. PARALLEL PORT DESCRIPTION

The MULT/IO DAISY PORT occupies I/O ports BASE and BASE+1, both within I/O GROUP Ø. Bit 5 of the Group Select Port (BASE+7) enables the output ports. A single input line (BASE+Ø bit 5, or the Print Wheel Ready line when interfacing with a Daisy Wheel printer) is, after going to the DAISY PORT, inverted and then brought to IRQ 6 of the 8259-A interrupt controller, and so can be used to generate an interrupt whenever it goes to a low logic state.

BASE+7 bit 5 enables all DAISY PORT output lines. If this bit is low, all output lines controlled by I/O ports BASE and BASE+1 will remain in a high impedance state regardless of other software commands.

The eight input lines brought to DAISY PORT BASE are also pulled up to +5V through 180 Ohms (nominal), and so may be used with open-collector devices. These eight input lines are inverted by an input buffer, and so if left unconnected will appear to software to be low.

The parallel ports have no special facility for generating a strobe on output or latching a strobe on input. All data lines operate as levels, so strobes must be generated in software.

The following page depicts the parallel lines available on the MULT/IO, including the I/O port and bit number controlling each line and the function assigned to each line on a standard parallel Diablo type interface. Remember that these functions have no inherent meaning to the MULT/IO, which simply sees so many latches, and so do not preclude interfacing the MULT/IO with parallel devices other than Daisy Wheel printers.

#### PARALLEL PORT

Table 4-1: DAISY PORT SIGNALS AND I/O MAP

I/O GROUP Ø

		1/0 GROOT	
I/O Port			Diablo Function
Input BASE  (these 8   input lines   pulled up   to +5V by   @18Ø Ohms   & inverted)	Ø 1 2 3 4 5 6 7	4 3 5 34 26 27 * 12 28	End of Ribbon (-) Paper Out (-) Cover Open (-) Paper Feed Ready (-) Carriage Ready (-) Print Wheel Ready (-) Check (-) Printer Ready (-)
Output BASE	ø 1	46 1	Data Bit 9 (256) (-) Data Bit 10 (512) (-)
	2 3 4 5 6 7	9 10 15 17 21 23	Data Bit 11 (1024) (-) Data Bit 12 (2048) (-) Paper Feed Strobe (-) Carriage Strobe (-) Print Wheel Strobe (-) Ribbon lift (-)
Output BASE+1	Ø 1 2 3 4 5 6 7	37 36 39 33 40 42 43	Data Bit 1 (1) (-) Data Bit 2 (2) (-) Data Bit 3 (4) (-) Data Bit 4 (8) (-) Data Bit 5 (16) (-) Data Bit 6 (32) (-) Data Bit 7 (64) (-) Data Bit 8 (128) (-)
Output BASE+7	4	13	Restore (-)

\*In addition to being associated with bit 5 of Input Port Base, pin number 27 of P4 (the Diablo Print Wheel Ready line) is also connected through an inverter to Interrupt Request line 6 (pin 24) of the 8259-A PIC. Thus this line may be used to generate an interrupt whenever any external device brings it low (e.g., when the print wheel is ready).

The following lines on MULT/IO connector P4 are tied to ground as prescribed by the Diablo Interface:

2, 8, 11, 14, 16, 18, 20, 22, 25, 30, 31, 32, 35, 38, 41, 44, 47.

Line 24, defined by Diablo as Select (-), is also grounded.

Line 48 of MULT/IO connector P4 is defined by Diablo as +5V (Reference Out). This line is not used by the MULT I/O.

Unimplemented (left floating) are lines 6, 7, 29, and 50.

Figure 4-1: DAISY PORT P4 CONNECTOR PINOUTS

#### 4.2. PROGRAMMING THE DAISY PORT

As with all I/O devices on the MULT/IO, the user must be careful, when accessing the DAISY PORT, to initialize the correct I/O group— in this case, GROUP Ø. Once the proper I/O Group has been selected, all data output from the CPU to the parallel ports is latched. By latched is meant that the data output to a parallel port will appear on the appropriate pins on the P4 connector, and will remain there until either different data is output to the port in question or until Driver Enable (bit 5 of Select Group Port BASE+7) is brought low. When this occurs, all 17 parallel output pins of connector P4 will enter a high impedance state.

The 8 input lines of the DAISY PORT are available to the CPU through an inverter, so that when an input instruction is directed at DAISY PORT Ø, the CPU will read the complement of whatever data is on the appropriate lines of connector P4 at the time the input instruction is executed. There is no provision for strobing data into the parallel input buffer for later examination after the data to be read has gone away.

The MULT/IO DAISY PORT inverts its input lines but does NOT invert its output lines. Daisy Wheel printers use negative logic, so that a low signal is taken as active. Thus to assert, or make active, any output line when talking to a Daisy Wheel printer, the software must put the line low. Input lines from a Daisy Wheel printer, on the other hand, are inverted in hardware, and so will appear to software to be active high.

#### PARALLEL PORT

## 4.2.1. GENERATING AN OUTPUT STROBE

To generate an output strobe off any of the parallel output ports on the MULT/IO, it is necessary to use a software mask. This means that the line to be strobed must be output three times in succession, changing state each time, while the data lines associated with the same port must be allowed to remain unchanged. For example, to output a strobe going high-low-high on bit 7 of port BASE without changing the other 7 bits being output from that port, the following routine could be used:

```
; get old select data
lda
     seldat
               ;select group Ø, w/o modifying other bit
ani
    ØFCh
             ; save new select data
     seldat
sta
               ;original data into register A
mvi
     a,c
               ;preserve data but bring bit 7 high
ori
     8Øh
               ;output data with bit 7 high
out
    base
             ;preserve data but bring bit 7 low
     Ø7fh
ani
               ;output data with bit 7 low
     base
out
              ;preserve data but bring bit 7 high
     8Øh
ori
              ;output data with bit 7 high
out
     base
ret
```

This routine would be appropriate for Centronics style printers expecting a strobe in data bit 7.

#### Caution!

Remember that the Group Select Port, BASE+7, has other functions besides selecting the current group. As described in this section, bringing bit 5 low disables the parallel output ports. Bank select, Interrupt Enable and printer Restore are also controlled by this port. Please read the appropriate sections of this manual.

## 4.2.2. THE DAISY PORT AND INTERRUPTS

The Print Wheel Ready status line of the DAISY port (P4 connector pin 27, BASE input port bit 5) is brought through an inverter to Interrupt Request line 6 of the 8259-A PIC. The PIC can therefore generate an interrupt whenever this line goes to an active (i.e. logic low) state. To take full advantage of this interrupt option when interfacing with a Daisy Wheel printer, and to exploit the Diablo printer's ability to buffer motion commands, printer driver software should be written so that the Print Wheel Strobe (P4 pin 21, BASE output port bit 6) is not activated until all carriage positioning commands have first been sent to the printer. Print after space will execute significantly faster than space after print. When the Print Wheel Ready line goes active the printer should be able to accept another motion-then-print sequence.

A sample Diablo printer driver for the MULT/IO can be found in the Appendix of this manual.

## 5. REAL TIME CLOCK: THE 1990

The 1990 CMOS crystal-controlled calendar/clock chip at location at 15D supports a real-time environment by providing two functions:

- 1) a calendar clock accessible from software able to run on battery backup when the system is shut down;
- 2) a timed interrupt generator capable of providing real-time interval interrupts with three software programmable lengths.

The clock uses 6 bits of port BASE+2 for control and entering time. The time can also be read through this port. Inputting this port resets the timed pulse interrupt latch, which is connected to the lowest priority interrupt on the 8259 PIC.

#### 5.1. 1990 ARCHICTECTURE

The 1990 Calendar/Clock chip maintains the time in an internal register. This register is loaded or read by sending a command to the chip which transfers the time information between the internal register and a shift register. The shift register is used to set or read the time, a bit at a time.

The time is stored as in Binary Coded Decimal (BCD) format. That is, each digit is represented as a 4 bit (one nibble) decimal digit between  $\emptyset$  and 9. The exception to this is the month nibble, which is stored as a hex digit between  $\emptyset$  and 11.

The clock automatically increments the minutes, every 60 seconds, hours every 60 minutes and days every 24 hours. Saturday, day 6, is followed by Sunday, day 0. The hours are maintained in 24 hour notation (0 hour to 2300 hours), and months are incremented after 31 days. Since every month is 31 days for the clock chip, software must be used to correct for shorter months.

Setting the time is done by shifting in 40 bits of information, using the Clk pin as a strobe, and then issuing a command to load the shift register into the internal register, using the STB bit as a strobe. Reading the time operates in reverse order. The section on programming the 1990 gives more exact details. Also, there is a software example in the back of this manual.

#### 5.1.1. THE CLOCK PORT

Seven pins of the 1990 Calendar/Clock chip are connected to port BASE+2. One output bit is for data, two are for strobes and three are for control of the chip. Only one input bit is available, for reading the time. Reading and writing the clock is done by an internal shift register. The section on programming the 1990 explains accessing the clock.

The charts that follow give a description of the correspondance between 1990 pin and data bits in the Clock Port, the meanings of the pins and the various control codes.

I/O Port BASE+2 1990 Pin # 1990 Function BASE+2 Data Bit & Mnemonic Ø 9 Data out Output of shift register INPUT Input to shift register OUTPUT Ø 6 Data in Strobe for shift register 1 8 Clk Command bit 0 2 3 CØ to Command bit 1 3 2 C1 Command bit 2 1990 4 1 C2 Strobe for command 5 4 Stb

Table 5-1: 1990 CALENDAR/CLOCK I/O MAP

#### 5.1.2. CLOCK COMMANDS

The 1990 clock has two sets of commands: the first, with C2 set to a 0, controls the shift register; the second, with C2 set to 1, sets the timed pulse or test mode. The table which follows describes the possible commands:

Function	C2	Cl	CØ	·
Shift register hold Enable shift register Load clock from shift reg. Load shift reg. from clock	Ø Ø Ø	Ø Ø 1	Ø 1 Ø 1	Control Shift Register
TP = 64 Hz. TP = 256 Hz. TP = 2048 Hz. Test Mode (32 Hz.)	1 1 1	Ø Ø 1 1	Ø 1 Ø 1	Set Timed Pulse

Table 5-2: CLOCK COMMANDS

Commands to the 1990 must be strobed in, that is, the Stb pin, bit 5 of the clock port, must be changed from a zero to a one and back to a zero while the command remains unchanged. The transition of the Stb bit from high to low actually latches the command into the clock chip.

#### 5.1.3. PROGRAMMING THE CLOCK: INTIALIZATION

When power is first applied to the clock chip, it goes into test mode. If a battery backup is used, it should remain in the last command mode issued. Before any shift register commands can be issued, one of the three timed pulse intervals (TP) must be selected. In fact, whenever Test Mode is entered, a TP interval must be selected before the clock will accept any shift register commands.

NOTE: The 1990 Calendar/Clock chip always generates Timed Pulses. This is connected to IRQ 7, and will generate an interrupt unless it is masked in the 8250 PIC, or interrupts are disabled.

To select a Timed Pulse interval, the three command bits are output with the strobe bit low, then high, then low again. The clock chip uses the low going edge of the strobe (Stb) to latch the command. To set the clock for 64 Hz. Timed Pulse interval, the following sequence should be followed:

Set the Stb, C0 and Cl bits to 0, and the C2 bit to a 1 and output to BASE+2 of group 0;

Set the Stb bit to a 1, and output the command again, with the other bits unchanged;

Set the Stb bit to a  $\emptyset$  without changing the other bits and output it.

Once this has been done, the clock will accept shift register commands. Shift register commands are read by the clock in the same manner, that is, each command is issued with the Stb bit low, then high, and then low again.

## 5.1.4. PROGRAMMING THE 1990 CLOCK: SETTING THE TIME

The 1990 time is set by giving it a shift register command, shifting in 40 bits of time and date, and issueing the load clock from shift register command. Bits are shifted into the shift register in a manner similar to strobing in the commands. Each data bit is output to the clock port with the Clk bit first set to 0, then to 1, and back to 0. Just as in the command sequence, it uses the Clk bit, bit 1 of BASE+2 (group 0), to latch each data bit on the high going edge of Clk. When all 40 bits have been strobed in, the load clock from shift register command is strobed in using Stb.

The sequence for shifting bits is:

Strobe in shift register command;

Output first data bit with Clk set to 0;

Output first data bit with Clk set to 1;

Output next data bit with Clk set to  $\emptyset$ ;

Output same data bit with Clk set to 1;

Repeat the two previous steps until all 40 bits are shifted;

Output the last data bit with Clk set to 0;

Strobe in the load-clock-from-shift-register command.

When setting or reading the clock, it is suggested that interrupts are disabled.

## 5.1.5. PROGRAMMING THE 1990: READING THE TIME

The time is read from the 1990 in much the same manner that it was set: the load shift register from clock command is strobed in; the shift register command is strobed in; the Clk bit is brought low, high, low to strobe the shift register; and the data bit is read on bit 0 of the clock port. One point should be noted: the first data bit is available before the shift register has been shifted and can be read immediately. This sequence is outlined below:

Strobe in load shift register from clock command;

Output Clk bit set to 0;

Strobe in shift register command;

Input data bit in bit  $\emptyset$  of port BASE+2 Group  $\emptyset$ ;

Output Clk bit set to 1;

Output Clk bit set to 0;

Repeat previous three steps until 40 bits have been read.

The format of the data bits shifted out of or into the shift register is described in the next section.

## 5.1.6. FORMAT OF THE 1990 TIME

The 1990 Clock/Calendar chip stores the time as 40 bits in a FIFO shift register. FIFO means that the first bit shifted in is the first bit shifted out. In the case of the 1990, the least significant bit (LSB) of the seconds units is shifted in first, and the most significant bit (MSB) of the month is shifted in last. In reading the clock, the same order is maintained, the first bit out being the LSB of the seconds units.

The format of the time is in BCD digits. For example, Thursday, the 29 of October, 1:08::50 P.M. is represented by:

## Figure 5-1: TIME FORMAT EXAMPLE

Time	OCT	THUR	29		1:		Ø8::		5Ø	P.1	м.
Decimal	9	4	2	9	1	3	Ø	8	5	Ø	
BCD MS		Ø1ØØ	ØØ1Ø	1001	ØØØ1	ØØ11	ØØØØ	1000	Ø1Ø1	ØØØØ LSB	

There are several things to note in the format. First, the months November and December are entered as hex digits Ah and Bh. The first day of the week is Sunday (coded as Ø), and the last is Saturday (coded as 6). The clock keeps the hours in 24 hour notation: 1 o'clock is 1300 hours and 11 o'clock is stored as 23.

The following figure goes into more precise detail the format of the internal clock of the 1990:

Figure 5-2: 1990 INTERNAL CLOCK FORMAT

NAME	MONTH	DAY	DATE/TENS	DATE/UNITS
BIT # Shift IN->	40 37	36 33		28 25
BCD	1001	Ø 1 Ø Ø	Ø Ø 1 Ø	1 Ø Ø 1
Example:	October	Thursday	2	9
NAME	HOUR/TENS	HOUR/UNITS	MINS/TENS	MINS/UNITS
BIT #	24 21	20 17	16 13	12 9
BCD	Ø Ø Ø 1	Ø Ø 1 1	ø ø ø ø	1000
Example:	1	3 :	Ø	8
NAME	SECS/TENS	SECS/UNITS		M
BIT #	8 5	4 1	-> Shift OUT	
BCD	Ø 1 Ø 1	Ø Ø Ø Ø	-> BHILL OUT	
Example:	5	Ø		

Sunday =  $\emptyset$  January =  $\emptyset$  1: $\emptyset\emptyset$  PM = 13 Monday = 1 February = 1 2: $\emptyset\emptyset$  PM = 14 ... Saturday =  $\emptyset$  December = 11 12: $\emptyset\emptyset$  PM =  $\emptyset\emptyset$ 

When setting the time, bit 1, the LSB of the seconds/units, would be shifted in first, (a  $\emptyset$  in this case), and bit  $4\emptyset$ , the MSB of the month, a 1, would be shifted in last. When reading the time, bit 1 would come out first ( $\emptyset$ ), bit  $4\emptyset$  last (1 in this example).

#### 5.1.7. CALENDAR CLOCK IDIOSYNCRACIES

Once the 40 bit shift register of the 1990 has been set with the desired date and time, and loaded into the internal register, it automatically increments the time and date for later references. Note, however, that the 1990 considers all months to have 31 days, so September, April, June and November -- and of course February -- require a special update at the end of each month to keep the calendar current. The end of the year also requires a special update. After New Year's Eve, the clock wakes up quite confused about what day it is, and should be reloaded.

#### 5.1.8. TIMING CONSTRAINTS

The 1990 is not capable of reading or writing serial data fast enough to keep up with the CPU unless the Clk and Stb bits are prolonged for about 40 micro-seconds. The software routines descibed above accomplish this.

## 5.1.9. THE TIMED INTERRUPT GENERATOR

In addition to being a calendar/clock, the 1990 is capable of generating interrupts at timed intervals. The interrupts generated by the 1990 are routed to Interrupt Request number 7 of the 8259-A PIC. In order for these interrupts to be received properly, the PIC must be set to operate in the level, rather than the edge, mode. The 1990 continously generates timed pulses, so it is important to mask out these interrupts if they are not desired. Three intervals are available:

- 1) Once every .488 milliseconds, or 2048 interrupts per second
- 2) Once every 3.9 milliseconds, or 256 interrupts per second
- 3) Once every 15.0 milliseconds, or 64 interrupts per second.

Please refer to the section on Clock Commands for setting the Timed Pulse intervals.

## 5.1.10. CLEARING CLOCK INTERRUPTS

Any input instruction directed at I/O port BASE+2 of group Ø clears the interrupt request generated by the 1990. This action does not involve the 1990 clock chip, but clears the flip-flop throughwhich the 1990 TP output is latched and converted to a constant level before reaching the 8259-A PIC. The data obtained from this instruction should be ignored.

#### 5.1.11. BATTERY BACKUP

Provision has been made for battery backup to the real time clock. By providing 3 volts to the 1990, the clock will continue running for approximately the shelf life of the battery. The 1990 is a CMOS device which draws very little current. It also should be protected from voltages higher than 3.3 volts.

If a nickel-cadmium battery is used, it can be trickle recharged by installing a resister (18 kohm suggested). The trace to the left of the 1990 should be cut, and the resistor installed.

The header at P6 (located at D14) is used to supply backup power to the 1990. The middle pin is for +3 volts, and the two side pins are connected to ground.

Please refer to the 1990 specifications for more information on battery backup details.

## 6. INTERRUPT SYSTEMS

Microcomputer systems in general are required to communicate with peripheral devices such as printers, CRT terminals and various types of parallel devices. There are classically two ways of approaching the way a CPU may service these devices - polled and interrupt.

In a polled mode, every device in the system is periodically querried about its service requirements. When a device requires servicing (for example, a person has just typed a charactor on a CRT terminal), the CPU stops polling all other devices until it has finished servicing the user's request. Often times, a device must be serviced within a critical time period, or data is lost. Serial data from a modem would be an example of this: if a charactor is not read before the next charactor is received, it is lost.

From a system viewpoint, the CPU should handle these requests as quckly as possible. The total system throughput is a function of the number of devices on the system, the length of time to poll each device and service each device request. The operating system is continually polling the devices searching for activity, even in the midst of other tasks. This reduces the time available for actual computation.

There is a direct analogy here to hardware design: this type of operation is said to synchronous. This means that the CPU may branch to a device service routine only after it has determined through polling that it is necessary to do so. The timing is then dependent on the program controlling the CPU, rather on the timing of the device that requires servicing.

There is another problem with this approach. This lies in the lack of priority setting. In a polled system, each device has equal status, which is unfortunate because in a real environment some devices require faster, more frequent servicing than others. Polling high priority devices more frequently is one solution, but this burdens I/O subroutines with complex algorithms.

An interrupt-driven system is much different in its implementation. Although requiring more hardware and more difficult to design software, the system has none of the problems associated with polled systems. With correct hardware, the devices are all prioritized according to their service requirements and the CPU is free to handle other tasks until a device requires service.

The I/O devices in this system interrupt the CPU only when they require something from the host processor. This type of system is more analogous to an asynchronous hardware design - one where events can occur at random intervals not related to the CPU's operations. Its randomness corresponds nicely with the relative randomness of device requirements tied into the system and allows maximum response to these peripherals.

## PROGRAMMABLE INTERRUPT CONTROLLER

## 6.1. INTERRUPT REQUIREMENTS

8080 and Z-80 microprocessors monitor one control line, PINT/, and expect a particular sequence of events to follow a request on PINT/. This involves informing the CPU what section of memory contains the code for the interrupt service routine.

When the processor receives the PINT/ signal, it completes its current instruction, then issues a signal called INTA/. INTA/ is the interrupt acknowledge signal. When it is asserted, the CPU expects to receive its next instruction from the interrupting device. The CPU's Program Counter is not incremented during INTA/. Asserting INTA/ will also usually disable memory so that the address lines will be ignored by most memory boards.

At this point, a device may generate any instruction it wishes and the host CPU will execute it. Two instructions most probably will be asked of the CPU in such a case - a Restart or a Call. These are logical choices because both of them predictably alter the current flow of instructions by changing the Program Counter to a particular address, and saving the old Program Counter by pushing it on the stack. A Restart instruction is limited to eight locations in memory, and may interfere with other software that uses the Restart locations. This leaves us with the Call instruction.

There are some differences between the Z-80 and the 8080 in their response to PINT/. The 8080 will generate, through an intermediate device, interrupt acknowledge for the next three memory reads. The Z-80 only issues one. This difference is resolved by integrated logic on the MULT/IO board, which issues address disable for two cycles, which prevents the Z-80 from driving the address lines. PHANTOM/ will be made true during these two cycles by jumpering the pins at J6.

The Z-80 also has three interrupt modes, so that it must be set in in Interrupt Mode 0, and an EI, enable interrupt must be executed.

## 6.2. PROGRAMMABLE INTERRUPT CONTROLLER (PIC)

The programmable interrupt controller, in conjunction with standard integrated circuits, provides the hardware requirements for Z-80 and 8080 interrupt systems. The 8259-A PIC can directly monitor eight devices and prioritize them according to system requirements. It issues Call instructions in response to INTA/ and also provides addresses for eight different interrupt routines.

#### PROGRAMMABLE INTERRUPT CONTROLLER

Program controlled functions allow the system designer flexibility in designing the operating system. Priorities may either remain fixed or rotate automatically, or rotate under program control. The addresses for interrupt service routines may be assigned to anyplace in memory. The 8259-A PIC may also be "slaved" to a "master" PIC, allowing up to four MULT/IO's in the same system.

## 6.2.1. PIC INTERRUPT VECTORS

The PIC is designed to generate a Call Instruction upon receiving the INTA/ response from the host CPU. The CPU then expects a 16 bit address of the location of the interrupt vector. Hardware on the MULT/IO counts the next two CPU fetches (for the address vector) and enables the PIC to put this address on the data-in bus. When programmed, the PIC has eight addresses associated with the eight devices it monitors. These addresses hold the jump instruction to the service routine for each device.

The PIC generates interrupt vectors at either eight-byte or four-byte intervals in the 16 bit address space, limited by both the PIC and the CPU to a 64K address space. For compactness, most systems use the four-byte interval since a jump instruction is only three bytes long. It would be very difficult to have an interupt routine in eight bytes. The eight byte interval was provided for compatibility with the Restart instruction locations, which are spread eight bytes apart.

Five of the PIC's Interrupt Request lines (IRQØ-7) are hardwired to devices onthe MULT/IO board. These are the three serial devices, pin 5 of the parallel input port (DAISY print wheel ready) and the timed pulse line of the real/time clock. The other three IRQ's are jumpered to the first three vectored interrupt lines of the S-100 buss: VIØ, VII and VI2. These may be changed by cutting the jumpers and installing new ones to other VI lines.

Table 6-1: MULT/IO CONNECTIONS TO THE PIC INTERRUPT REQUEST LINES

Priority	Interrupt Request Line	MULT/IO Device/Connection
Highest Lowest	IRQØ IRQ1 IRQ2 IRQ3 IRQ4 IRQ5 IRQ6 IRQ7	S-100 vectored interrupt 0 S-100 vectored interrupt 1 S-100 vectored interrupt 2 ACE #1 (serial device) ACE #2 ACE #3 DAISY print wheel ready Timed pulse from clock

The priority assignments in this table are for the nested mode of the PIC, and may be varied by programming to different priority. The order remains the same.

### 6.3. PRIORITY MODES OF THE PIC

Much of the flexibility of the 8259-A PIC is in its array of priority modes. Through the initialization and operation control words, the system designer can choose between fixed priorities and software variable priorities.

Interrupt priorities are important because they allow servicing of time-critical devices ahead of devices with less demanding constraints. In some cases, it may be necessary to allow lower priority devices to interrupt a service routine after itstime-critical section has been completed. The various priority modes described in this section provide the programmer with solutions to a wide variety of priority requirements.

In general, a device with a priority less than or equal to a device which has an interrupt in progress will not be allowed to interrupt. When the higher priority device's service routine signals its end of interrupt, the lower (or equal) priority device will be able to interrupt. Thus, higher priority devices can lock-out devices with lower priority.

The end of interrupt (EOI) is the command sent to the PIC to signal that a device's service routine is finished with its time-critical portion, and lower priority interrupts can be enabled. The EOI command and its variants will be explained in greater detail later.

The priority assignment modes of the 8259-A PIC will be described in increasing order of complexity. The first mode, the polled mode, does not use the interrupt capability of the PIC, which must be disabled by changing jumpers on the MULT/IO board. All other modes use the interrupt capabilities of the PIC. The differences between them are in the manner in which the priorities are maintained in the PIC.

#### 6.3.1. POLLED MODE

The PIC may be configured to resemble a polled I/O system by setting the polled mode bit. Interrupts must be disabled in this mode. The PIC may generate an interrupt in this mode with a change in state of any of its IRQ lines. To prevent interrupt requests from the MULT/IO, the jumper between B of J5 and PINT/ should not be connected. (The section on configuring interrupt jumpers gives a more detailed explanation of this.) The CPUmust poll the PIC to see if any device is requesting service. If a device is requesting service, the most significant bit is set to 1, and the highest priority device requesting service is encoded in the lowest three bits.

In polled mode, the command that enables polling must be output each time before the status information can be input.

#### 6.3.2. NESTED MODE

The nested mode of the PIC allows service requests from I/O devices to be prioritized. When a device is in need of service, the PIC issues an interrupt to the CPU only if there are no higher priority devices requesting service via the PIC. If a lower priority device requests service, it must wait until all higher priority devices are serviced and the interrupt handling routine has issued an end of interrupt command to the PIC.

If a device with a higher priority requires service, the lower priority device's service routine is interrupted until the higher priority device has been serviced. However, before the lower priority device's service routine can be interrupted, an EI (enable interrupt) command must be issued. This mode provides maximum system response to devices which require immediate service. All Morrow Designs software takes advantage of the PIC nesting.

#### 6.3.3. FULLY NESTED MODE

The fully nested mode is used when one PIC is used as a master to several slave PIC's and priority is to be maintained in each PIC. In other words, an interrupt request can be granted at the same priority. This means that when a slave PIC that has interrupted the master PIC has a higher priority interrupt pending, the higher priority interrupt (within the slave) will be serviced first.

In nested mode, the request from the slave is masked while the previous request is in service. In fully nested mode, the slave's higher priority request will be handled before the lower priority request at the same IRQ line. In this case, all of the slave's requests must be serviced before an end of interrupt is sent to the master PIC.

#### 6.3.4. ROTATING PRIORITY - MODE A

In the nested mode, devices are prioritized and the devicewith the highest priority obtains service. The priorities are assigned according to which request line (IRQØ-IRQ7) the device is connected. The scheme works well for devices not inherently equal. In some instances, all devices connected to the PIC should have the same priority.

The PIC may be programmed to rotate the priority through all devices. In this mode, each device gets rotated to the lowest priority after it has been serviced. The next device in order becomes the highest priority device. This prevents devices from "hogging" service when it should be evenly distributed.

### 6.3.5. ROTATING PRIORITY - MODE B

This mode is very similar to Mode A, the difference being that the rotation can programmed rather than fixed by hardware.

Instead of the priority being rotated so that the last serviced device is lowest, the device that has the lowest priority is selected by software. The device that would have the second lowest priority is now highest.

### 6.3.6. SPECIAL MASK MODE

The special mask mode is a way of temporarily altering the interrupt priority. By setting the special mask mode and altering the interrupt mask, devices of any priority may be serviced before the currently in-service interrupt has been ended. The mask is used to inhibit interrupts of specific levels, while enabling all others. This allows lower priority devices to be serviced before a higher priority device has issued an end of interrupt command. The interrupt service routine that invokes the special mask mode should also return the interrupt mask to its previous state before ending.

# 6.4. PIC STATUS REGISTERS

The PIC status registers may be read to determine the current state of the PIC. These registers place  $IRQ\emptyset$  - IRQ7 status on the data-in bits,  $\emptyset$  - 7 respectively.  $IRQ\emptyset$  is the highest priority and IRQ7 the lowest in nested mode. Accessing of these registers is explained in the next chapter.

### 6.4.1. INTERRUPT MASK REGISTER (IMR)

The PIC has the capability of masking any of the eight interrupt inputs - that is, not allowing that device to generate an interrupt. The mask register contains eight bits, any of which, when high, shut off the appropriate IRQ input to the PIC. If all the bits are set high, no interrupts are generated. If all are set low, all devices are recognized in their normal prioritized sequence. This allows the software complete control over each individual device's service requests.

This register can both be read and written to by system software. It is also called Operation Control Word 1 (OCW1).

### 6.4.2. IN-SERVICE REGISTER (ISR)

The in-service register allows the software to query the PIC about which devices are currently in service. Anytime an interrupt is generated by the PIC, the bit corresponding to the request line granted the interrupt is set. Thus, any interrupt routine currently in progress, and any routine that was interrupted by a higher priority routine, will have a bit set high. These bits are reset by an end of interrupt command issued by the associated interrupt service routine.

### 6.4.3. INTERRUPT REQUEST REGISTER (IRR)

This eight-bit register is read to determine which of the eight devices is requesting service. The highest pending priority is reset whenever an interrupt from the PIC has been acknowledged by the CPU (INTA/ issued). Bits representing still pending interrupt requests stay high (set to 1).

### 6.5. OTHER PROGRAMMABLE FEATURES

The 8259-A has other software programmable features besides arranging interrupt priorities. These are directly related to hardware design and the number of PIC's in use. Some of the hardware related features are mainly dictated by design, such as Buffered Mode and Level Triggered Mode. The implementation of multiple PIC's on several MULT/IO's is also affected by the design of the MULT/IO. The next sections explain these modes.

### 6.5.1. TRIGGERED MODES

The PIC may be programmed to monitor the eight request lines in either edge-triggeed or level-triggered mode (LTIM). In edge triggered mode, the PIC generates an interrupt after a high to low transition on the request lines (IRQØ - IRQ7). This is suitable for devices that do not latch their interrupt requests. However, this does cause a problem because UART's may only generate one edge for one or more interrupts. The result is the loss of some interrupt requests. For this reason, all Morrow Designs software uses the level-triggered mode.

#### 6.5.2. BUFFERED MODE

The buffered mode allows the PIC to generate a buffer enable signal during interrupt acknowledge cycles. This signal is used only in multiple MULT/IO systems. When the PIC is programmed to be a slave, it places the two vector address bytes on the data-in bus during the second and third cycles of the interrupt acknowledge sequence. The buffered mode is used to enable the data-in buffers on the slave MULT/IO during this sequence.

### 6.5.3. CALL ADDRESS INTERVAL (ADI)

The spacing between the call vectors for the interrupt service routines can be programmed at either four or eight byte intervals. Normally, four-byte intervals are used because jump instructions require three bytes. The eight byte interval is provided for compatibility with Restart instructions.

### 6.5.4. MICRO-PROCESSOR MODE

This mode allows the use of an 8086 microprocessor. The 8086 expects a two byte interrupt acknowledge sequence, as opposed to the three byte sequence of the Z-80 and the 8080/8085. When this mode is selected, only the five most significant bits of the interrupt control vector are sent as the second byte of the interrupt acknowledgment. This feature is not used by Morrow Designs software. It is also not compatible with Z-80 Interrupt Mode 2.

#### 6.6. CASCADING PIC'S

More than one MULT/IO may be used in the same system by cascading the 8259-A PIC's. When this is done, one PIC is the master. It controls the PINT/ line to the CPU and acknowledges the slave interrupt requests through the cascade lines. The other PIC's are configured as slaves. Their interrupt lines are connected to the Vectored Interrupt lines (VI $\emptyset$  - VI7) and their requests are mediated by the master PIC. The architecture of the MULT/IO allows up to three slaves in interrupt mode.

The cascade lines are outputs on the master PIC and inputs to the slaves. During an interrupt acknowledge sequence, the master PIC places the Call instruction on the data-in bus and signals the slave, by driving the cascade lines, to place the vector address on the data-in bus during the second and third INTA/cycle.

When the master is initialized, a control word is issued that tells it which IRQ lines are connected to slaves. When a request is received on one of these lines, the master asserts the BCD code of the request line on the cascade lines. Each slave must be initialized with the code of the request line it is connected to on the master. In the case of the MULT/IO, the only possible code for slaves is  $\emptyset$ , 1 or 2, because these are the request lines that may be used.

### 6.6.1. MASTER/SLAVE MODE

At the beginning of initialization, a bit is set (SNGL)that establishes whether there are one or more PIC's in the system. When there is only one, SNGL is set to a 1. When there are more than one SNGL is set to Ø and an additional two control words must be issued for initialization. The first word is for control of the cascade lines, which is described above. The second word is used to establish whether this PIC is a master or a slave.

### 6.7. AUTOMATIC END OF INTERRUPT MODE

The automatic end of interrupt mode (AEOI) allows the PIC to clear the most recent in-service bit. Normally, the interrupt service routine must send an end of interrupt control word to the PICto clear the in-service bit and allow lower or same priority interrupts. Setting the AEOI bit to a l automatically clears the highest priority in-service bit at the end of an interrupt acknowledge sequence (INTA/). This allows other interrupt requests to be serviced immediately if the CPU has had its interrupt enable flip-flop reset (EI instruction).

### 7. PROGRAMMING THE 8259-A PIC

Before the 8259-A PIC can be used, it must initialized with at least two control words. If the operating system is not using interrupts, it is a good idea to set up the PIC or physically disable its connection to PINT/.

Bit 3 of the Group Select Port is used to enable/disable interrupts. Whenever a byte is output to port BASE+7 with bit 3 set to a 1, interrupts are enabled. If this bit is reset  $(\emptyset)$ , interrupt requests will never reach the bus.

All of the flexibility of the 8259-A is programmed by theoutput of Initialization Control Words (ICW) and Operation Control Words (OCW). The PIC has only two ports associated with it, but uses seven control registers and four status registers. To access this multitude of registers, the correct sequence of control words must be adhered to.

The Initialization Control Words are issued whenever the system is reset or powered up. At least the first two ICW's must be issued at this time. Any time after initialization Operation Control Words may be issued. These are used for active control of the prioritizing scheme within the PIC and for selecting which status register is read.

### 7.1. INITIALIZING THE PIC

The PIC is initialized by outputting the first Initialization Control Word, ICWl. ICWl is issued by outputting a byte to port BASE+4 of Group Ø with bit 4 set to 1. Anytime a byte is output to this port with bit 4 set to 1, an initialization sequence begins. Once the sequence begins, port BASE+5 of Group Select Ø becomes ICW2. ICW2 always follows ICWl. It contains the high byte of the interrupt vector address and will always be used.

The next two ICW's, 3 and 4, will need to be intialized according to the bits set in the first ICW. They are also at BASE+5 of Group  $\emptyset$ . If there are more than one PIC in the system, SNGL will be set to  $\emptyset$  (false) and ICW3 will need to be output. If the bit named ICW4 is set to 1, then ICW4 will need be to programmed. This follows ICW2 in single PIC systems and ICW3 in multiple PIC systems.

### 7.1.1. INITIALIZATION CONTROL WORDS 1 AND 2

ICWl always begins an initialization sequence. It controls the sequencing of registers at BASE+5. It is also used to set triggered modes and address interval, and to set the address lines A7, A6 and A5 of the low byte of the vector address.

ICW2 always follows ICW1. It contains the high byte of the vector address. Bit 7 of ICW2 corresponds to Al5 of the vector address and bit Ø to A8. During an interrupt acknowledge sequence, the PIC will enable two bytes onto the data-in bus. The first byte is the low byte of the vector address. This byte is made from the address bits A7-A5 of ICW1 and an offset. This offset determined by which interrupt request has been granted and the interval selected between address.

The offset is determined by multiplying the interrupt request line number by the address interval (IRQn x ADI). For example, if the ADI is four-bytes and the interrupt request being acknowledged is IRQ4, the offset will be 16. If the ADI were eight bytes and the IRQ was 7, the offset would be 56. When an ADI of eight bytes is used, address bit 5 of ICWl is determined by the offset, because AØ to A5 are used to represent addresses in the range of Ø to 63.

Interrupt vector addresses will always be on 32 or 64 byte boundaries. This is because the offset explained above will set low bits of the first vector address to all zeroes.

EXAMPLE: The memory between 2400H and 2420H has been set aside for the jump table to interrupt service routines, with the ADI set to four bytes. IRQ0 is attached to a disk controller interrupt line through VI0, IRQ1 and IRQ2 are not used, and the other IRQ lines are connected to the MULT/IO devices. The jump table would look like this:

Address	Instruction	IRQ line	Device
2400 2404 2408 240C 2410 2414 2418 241C	JUMP DSKSER JUMP SURPZ1 JUMP SURPZ2 JUMP SERDV1 JUMP SERDV2 JUMP SERDV3 JUMP PRNTWH JUMP TIMOUT	Ø 1 2 3 4 5 6 7	Disk controller No connection No connection ACE #1 ACE #2 ACE #3 Parallel printer Real/time clock

Table 7-1: EXAMPLE OF JUMP TABLES FOR SERVICE ROUTINES

Each JUMP is to a service routine, except SURPZ1 and SURPZ2 which should never occur. Note that a JUMP instruction is only three bytes long, so that a byte must be inserted after each JUMP address. Also, remember that if an area outside of the program area is selected for this jump table, these instructions must be written before the PIC is initialized.

ICWl controls the sequence of initialization. ICW2 always follows ICWl. If bit 1 (SNGL) is set to a 0, then ICW3 follows ICW2. When bit 0 (ICW4) is set to 1, then ICW4 will be the last Initialization Control Word.

ICWl has three other functions. Bits 7, 6 and 5 are used to set A7, A6 and A5 of the vector address. The interval between vector address is set by ADI, bit 2. When ADI is set to 1 then address interval is four-bytes; when it is  $\emptyset$ , the interval is eight-bytes. (The four-byte interval is normal for Morrow Designs software.) Bit 3 is LTIM. This is used to choose between edge and level triggered modes. Level triggered mode (LTIM = 1) is used on the MULT/IO.

ICW2 is output to BASE+5 of Group Ø immediately after ICW1. ICW2 contains the high byte of the interrupt vector address. This word must always be output, even if polling mode is to be used. The following tables recaps the bit assignments of ICW1 and ICW2.

		Table 7-2: INITIALIZATION CONTROL WORD 1 PORT BASE+4 (whenever bit 4 = 1)
Bit	Name	Function
7	A7	
6	A6	These bits make up three msb of low byte
5	A5	of interrupt vector address.
4	ICWl	Set to 1 to signify beginning of initialization.
3	LTIM	Set to 1 for level triggered mode ( $\emptyset$ = edge).
2	ADI	Four-byte interval if 1, eight-byte if $\emptyset$ .
1	SNGL	Set to 1 for single PIC, Ø for multiple PIC's.
Ø	ICW4	Set to 1 allows access to ICW4. If set to 0, PIC
		is initialized as master, non-buffered mode, no
		AEOI and in nested mode.

	Table 7-3: INITIALIZATION CONTROL WORD 2 PORT BASE+5 (Immediately after ICW1)									
Address	Bit	15	14	13	12	11	10	9	8	
Bit of I	CW2	7	6	5	4	3	2	1	Ø	

# 7.1.2. INITIALIZATION CONTROL WORD 3 (ICW3)

This word is used for cascading several MULT/IO PIC's together. Its purpose is to identify which interrupt request lines (IRQ) have slaves attached when initializing a master. When initializing a slave, this is used to program the slaves identity number. The slave's identity is the binary representation of the IRQ line it is attached to. Only IRQ0, IRQ1 or IRQ2 are available on the MULT/IO, so the only slave identities are  $\emptyset$ , 1, or 2.

ICW3 is output to BASE+5 after ICW2 if SNGL of ICW1 was set to  $\emptyset$ . The table that follows outlines the bit assignments.

Tab:	le 7-	4: IN	ITIAL	IZATI	ON CO	NTROL	WORD	3
BIT #	7	6	5	4	3	2	1	Ø
MASTER	x	х	x	x	х	IRQ2	IRQ1	IRQØ
SLAVE	x	Х	x	X	x	x	nl	nØ

IRQ2, IRQ1 or IRQ0 are set to a 1 if there is a slave attached, or a zero if there is no slave attached. X means this bit is not used on MULT/IO. nl and n0 are the binary equivalent of 0, 1 or 2, depending on which IRQ the slave is attached to.

### 7.1.3. INITIALIZATION CONTROL WORD 4 (ICW4)

This word is output to BASE+5 of Group  $\emptyset$  whenever ICW4 of ICW1 was set to a l. It follows ICW3 when SNGL =  $\emptyset$ , or ICW2 when SNGL is true. If this word is not output, all its bits are cleared (set to  $\emptyset$ 's). This word should always be initialized.

Only bits  $\emptyset$  - 4 are used in ICW4. Bit  $\emptyset$  is micro-processor mode. If the MULT/IO is used with an 8086 processor, this bit is set to l. Bit l is used to set the automatic end of interrupt mode. When this bit is a l, the in-service bit of the ISR is cleared at the end of the interrupt acknowledge sequence.

Bits 2 and 3 work together. If bit 3 is a 1, the PIC is a Master when bit 2 is set to 1. When bit 3 is 1 and bit 2 is set to a Ø the PIC is a Slave. If bit 3 is set to a Ø, pin 16 becomes an input. This is not supported in the MULT/IO.

Bit 4 of ICW4 is used to select the fully nested mode. When this bt is set to a 1, interrupts of the same priority as a request already in-service are allowed. This fully nested mode is used when a PIC is Master to eight Slaves. This mode is not used in Morow Designs software. The table that follows recaps the bit assinments of ICW4:

	Table 7-5: INITIALIZATION CONTROL WORD 4 (ICW4)
Bit	Function
7 6 5 4 3 2	Not used Not used Not used Set to 1 to select fully nested mode Set to 1 to select Master/Slave Set to 1 for Master, set to 0 for Slave Set to 1 to select AEOI
ø	Set to Ø for 80/85, Z-80 mode, 1 for 8086 mode

### 7.2. OPERATION CONTROL REGISTERS

Once the PIC is initialized, it is ready to function as the system interrupt controller. Further changes in the PIC operating parameters are accomplished by programming a set of registers referred to as Operation Control Registers. These registers are used to affect the priority of interrupt requests and to issue end of interrupt (EOI) commands to the PIC.

# 7.2.1. OPERATION CONTROL WORD 1 (OCW1)

This is the mask register of the PIC. Setting bits to 1 in this register "mask out" corresponding interrupt requests. This register may be input or output at any time after initialization at BASE+5 of Group  $\emptyset$ .

Setting any of the bits high forces the PIC to ignore the interrupt request line associated with that bit. The bits are arranged with bit 7 corresponding to IRQ7 and bit Ø to IRQ0. The PIC clears this register to all Ø's (all interrupt requests enabled) on power up. It is a good practice to set this register after initialization.

### 7.2.2. OPERATION CONTROL WORD 2 (OCW2)

This register is selected at BASE+4 of Group  $\emptyset$  whenever a word is output to this port with bits 3 and 4 set to  $\emptyset$ . This word is used to signal end of interrupt (EOI). It is also used for sending specific end of interrupt and for using the rotating priority modes.

Every interrupt service routines sends an end of interrupt to the PIC. This command clears the appropriate bit in the in-service register (ISR) allowing same or lower priority interrupts to occur. The non-specific EOI clears the in-service bit with highest priority. This is used for clearing the PIC of interrupts while in nested mode.

When using other modes, such as rotating or special masked mode, the specific end of interrupt must be used. Both of these modes allow the dynamic alteration of priority levels. When the service routine clears its in-service bit, it sends the BCD code of its IRQ in the lowest three bits along with the specific EOI. This is no more complicated than using the non-specific EOI, since each routine services a particular IRQ.

Rotating priority modes A and B are set using OCW2. These are both previously described in the section on operating modes of the PIC. The table that follows describes the bit assignments of OCW2:

	Table 7-6	: OPERATION CONTROL WORD 2
Bit	Name	Function
Ø 1 2 3 4 5 6	LØ L1 L2 OCW2=Ø OCW2=Ø	These three bits are used for specific EOI or in rotate mode B  Both of these bits must be zero to access OCW2  These three bits are decaded to detail to de
7		These three bits are decoded to determine which command is being transmitted

Table 7-7: OCW2 COMMAND	S (BIT	s 5 - 7)	
Function B	it-5	Bit-6	Bit-7
Clear rotate - Mode A	Ø	Ø	Ø
End of Interrupt (EOI)	1	Ø	Ø
Specific EOI (use LØ, L1, L2)	1	1	Ø
Set rotate - Mode A	Ø	Ø	1
EOI causes rotate - Mode A	1	Ø	$\overline{1}$
Set rotate - Mode B	Ø	1	1
EOI causes rotate - Mode B	1	1	ī
(use LØ, L1, L2)		_	<del>-</del>

EXAMPLE: In nested mode, a service routine that has completed its critical section and wants to enable interrupts would output a 20H to port BASE+4 of Group  $\emptyset$ .

In special mask mode, a routine servicing IRQ 5 and is ready to enable lower priority interrupts would send 65H to port BASE+4 of Group  $\emptyset$  for a specific EOI of IRQ5.

# 7.2.3. OPERATION CONTROL WORD 3 (OCW3)

Operation Control Word 3 is used to further extend the flexiblity of controlling the PIC. It is used to access the polling register, the ISR and IRR registers, and to use the special mask mode. OCW3 is selected by outptting to port BASE+4 with bit 4 set to  $\emptyset$  and bit 3 set to 1.

NOTE: Three different control words use BASE+4: ICW1, OCW2 and OCW3. Whenever bit 4 of BASE+4 is set to a 1, an initialization sequence begins. Whenever bit 4 is set to  $\emptyset$ , OCW2 is selected when bit 3 is a  $\emptyset$ , and OCW3 is accessed when bit 3 is set to a 1.

After initialization the Interrupt Request Register (IRR) is accessed by reading port BASE+4 of Group Ø. The In-Service Register (ISR) can also be accessed at this port by using OCW3. Bits Ø and l are used to select which register is accessed at BASE+5. Whenever the selection is made, it remains the same until a different register is selected through OCW3.

When bit 1 (SRIS) is set, the register accessed will be IRR if bit  $\emptyset$  is a  $\emptyset$  and ISR when bit  $\emptyset$  is set to a 1.

OCW3 is also used to select the polled mode. Whenever a CH, that is bit 2 and 3 set to a 1, is output to BASE+4, the NEXT input from BASE+5 of Group Ø will be the BCD code (binary representation) of the highest priority interrupt pending. Every time the PIC is polled, an OCW3 with bits 2 and 3 set must be output just previous.

Special mask mode is also selected using OCW3. When both bits 5 and 6 are set high, special mask mode is selected. This allows use of the mask register to mask out selected requests AND enables lower and same priority requests. To deselect this mode, output OCW3 with both these bits reset (set to  $\emptyset$ ).

The following table recaps the bit assignments of OCW3:

	Table 7-8: OPERATION CONTROL WORD 3 (OCW3)
Bit	Function
7	Not used
6	ESSM - Enable Special Mask Mode when $f 1$
5	SMM - Also must be set to 1 for SMM
4	Always Ø for accessing OCW3
3	Always 1 for accessing OCW3
2	Enter Poll mode on NEXT input of BASE+5 when 1
1	SRIS - Enable selection of IRR or IRS when l
Ø	RIS - Selects IRR at BASE+5 when Ø, ISR when 1

### 7.3. SERVICE ROUTINE REQUIREMENTS

The following steps are necessary for any interrupt service routine working with the 8259-A PIC. In order to start up the interupt system, the operating system initializes the PIC and sends it operation control words if necessary, enables interrupts in the CPU (EI instruction), and gives an EOI command. Bit 3 of the Group Select Port is set to a 1 to enable interrupts. Then:

When the interrupt occurs, the ISR (interrupt service routine) saves the registers to be restored when control is returned to the interrupted routine; since an ISR may occur at anytime, no registers can be changed; the Group select port must also be returned to its previous state before exiting this routine;

Service the device which generated the interrupt;

Send an EOI command to the PIC; this allows the lower or same priority devices to be granted interrupt requests;

Restore all registers and the group select port to their state upon entry;

Enable interrupts (EI) in the CPU; this is necessary because the CPU automatically disables interrupts whenever an interrupt has been acknowledged;

Return to the interrupted program by issueing an RET command.

The EOI and EI commands may be issued before the ISR is completed if other lower or same priority interrupts are to be acknowledged.

Normally, registers are saved by pushing them on the stack. All the registers used in an ISR must be preserved in this manner. Before exiting the ISR, the registers are popped off the stack in reverse order.

Since it is necessary to change the Group Select port while servicing a device, this must also be restored before exiting the ISR.

## 8. CONFIGURING THE MULT/IO FOR THE PIC

Before the PIC can be used to generate interrupts, at least two jumpers must be installed on the MULT/IO board. When the MUL/IO contains the only interrupt generating devices in the system, only two jumpers must be made. At J4, located to the left of the LSØ4 at 12C, the slide-on jumper is used to connect pins B and C. At J5, located below 3D, pad B is connected to PINT/ with a wire to enable interrupts onto the S-100 bus.




Figure 8-1: JUMPER AREAS J4 AND J5

Pads C, D and E are already connected to VI Ø, 1 and 2.

If the PIC is used to monitor other vectored interrupt lines than VIØ, VII and VI2, then the trace between these pads and pads C, D and E of J5 must be cut and a new wire installed.

There are three other modes that affect the configuration of the MULT/IO: polled mode, PIC as Master and PIC as Slave.

#### 8.1. PIC IN POLLED MODE

If the PIC is to be used in polled mode, it will continue to generate interrupt requests at its interrupt pin. By leaving B of J5 unconnected, these requests will never reach the S-100 bus, or the CPU. The slide-on connector at J4 should be used to connect together pins A and B. Connecting together these pins prevents the PIC from gating an address vector onto the bus during an interrupt acknowledge cycle (INTA/).

Making these changes physically disables the PIC's interrupt capabilities.

### 8.2. PIC AS MASTER

When the PIC is configured as Master, the physical connections are the same as when it is configured as a single board. If slaves are connected to vectored interrupt lines other than VIØ, VII or VI2, then the jumper between pads C, D and E of J5 and the vectored interrupt lines must be changed to correspond to the vectored interrupt lines used. The cascade lines must also be connected.

#### 8.3. PIC AS SLAVE

The PIC configured as Slave has much the same connections as the Master. The only difference is that instead of connecting pad B of J5 to PINT/, pad B is connected to the vectored interrupt line


that the Master PIC is monitoring for that slave. Slaves are not allowed to generate PINT/. The Master receives the request from the Slave and issues PINT/ according to the priority of the Slave's request. The cascade lines must also be connected.

#### 8.3.1. CASCADE CABLE

The cascade cable is used by the Master to communicate with its Slaves. During an interrupt acknowledge sequence (INTA/), the master enables a CALL instruction on the data-in bus. Then it uses the cascade lines to command the Slave to put the vector address of the service routine on the bus during the next two cycles. The Master knows a Slave should do this because a bit corresponding to the IRQ line the Slave is attached to was set in ICW3. And the Slave recognizes the code on the cascade lines because it was programmed with the BCD code of the IRQ line it is connected to with ICW3.

The cascade cable is connected to P5, located between the 8259-A PIC and P4, the parallel connector. It consists of four pins. One pin is connected to pad A in the J5 area. It may be used to route an interrupt request from a Slave to a IRQ line (pads C, D or E) if the other VI lines are all used. The other three pins are the cascades lines. The figure below illustrates P5, the cascade cable connection:


Figure 8-2: CASCADE CABLE CONNECTIONS (P5)



The BCD code that activates the Slave is asserted on the Cascade Lines by the Master during the second and third interrupt acknowledge cycles. The cascade cable can be made using three wires connected in the same order on each MULT/IO board. The leftmost pin is not essential. Even though the Master PIC will never bring Cas2 high (it only monitors IRQØ, IRQ1 and IRQ2 for exernal requests), it should be connected and not allowed to float.

The illustration on the following page shows the PIC on a MULT/IO as Master connected to three Slaves on other MULT/IO boards.

Figure 8-3: FOUR MULT/IO BOARDS IN MASTER/SLAVE CONFIGURATION



### Software Samples

The following program tests the PIC's ability to co-ordinate interrupts generated from the bus vectored interrupt lines 0-2, from ACE serial device # 1 (controlling connector J1), and from the MULT/IO's clock/calender. The program assumes a working CP/M system with a terminal already interfaced and working. It also assumes a MULT/IO board addressed to begin at I/O port 48H in a system with no other enabled interrupt controller. The PIC is jumpered as the Master Controller (see section on configuring the PIC).

This program should cause the CP/M terminal device to print continuous asterisks (ASCII 2Ah), punctuated every second by an exclamation point caused by the clock's TP interrupt line. Grounding one of the first three vectored interrupt lines (V0-V2) will cause a message identifying that line. A terminal attached to connector J1 should meanwhile echo any character typed on it. The terminal attached to J1 should be set for 9600 baud with an 8 bit word length and two stop bits.

This program should be exited via a system reset. Notice that the routines START and SLOOP dynamically allocate the 32 byte vectored interrupt table (TABLE) to begin at an even 32 byte boundary. The PIC will only issue ISR CALL's to a table beginning at an even 32 byte boundary, and this is one of many ways to deal with this characteristic of the PIC.

```
000D =
                ACR
                         EOU
                                  ODH
                                           ;carriage return
000A =
                ALF
                         EQU
                                  OAH
                                           ; line feed
0048 =
                BASE
                         EQU
                                  48H
                                           ;mult/io i/o base
004F =
                GRPSEL
                                           ;group select port
                         EQU
                                  BASE+7
004C =
                PIC0
                         EQU
                                  BASE+4
                                           ;pic port a=0
004D =
                PIC1
                         EQU
                                  BASE+5
                                           ;pic port a=1
0010 =
                D4
                         EQU
                                  10H
                                           ; bit to signify pic init command
= 8000
                LTIM
                         EOU
                                  8
                                          ; level trigger interrupt mode
0004 =
                ADDI
                         EQU
                                  4
                                          ; call address interval is 4
0002 =
                SNGL
                         EQU
                                  2
                                          ; only one pic in system
0040 =
                IMASK
                                          ;interrupt mask-- no p.w rdy
                         EQU
                                  40H
0020 =
                EOI
                         EQU
                                  20H
                                          ;end of interrupt command to pic
0080 =
                DLAB
                         EQU
                                  80H
                                          divisor latch access bit
0001 =
                WLSO
                         EQU
                                  1
                                          ;word length select bit 0
0002 =
                WLS1
                         EQU
                                  2
                                          ;word lenngth select bit 1
0004 =
                STB
                         EQU
                                  4
                                          ;stop bit code for 2 stop bits
000C =
                BRATE
                         EQU
                                  12
                                          ; baud rate constant for 9600
0002 =
                ETBEI
                         EQU
                                  2
                                          ; enable the interrupt
0001 =
                ERBFI
                         EQU
                                  1
                                          ; enable day interrupt
0001 =
                INTPEND EQU
                                 1
                                          ;interrupt pending status, 0 if pending
0006 =
                INTTYP
                         EQU
                                          ; int. id bits 1 and 2-- 0 means bad int
                                  6
004A =
                CLK
                         EQU
                                 BASE+2
004B =
                CLRCLK
                         EQU
                                 BASE+3
                                          ;port to clear clock interrupt
0014 =
                TP256
                         EOU
                                 14H
                                          ;256 Hz tp pulse
0020 =
                CSTB
                         EQU
                                  20H
                                          ;clock command strobe
0049 =
                IER
                         EOU
                                 BASE+1
                                          ;interrupt enable register
004A =
                IIR
                         EOU
                                          ;interrupt id register
                                 BASE+2
004B =
                LCR
                         EQU
                                 BASE+3
                                          ; line control register
0048 =
                DLL
                         EQU
                                 BASE
                                          ;least significant baud rate byte
0049 =
                DLM
                         EQU
                                 BASE+1
                                          ; most significant baud rate byte
0048 =
                RBR
                         EQU
                                 BASE
                                          ;read buffer register
0048 =
                THR
                         EQU
                                          ;transmit buffer register
                                 BASE
0100
                         ORG
                                 100H
0100 F3
                START:
                         DI
                                          ; disable interrupts
0101 318303
                         LXI
                                 SP, STACK
0104 118401
                         LXI
                                 D, TABLE ; de points to old table
0107 218001
                         LXI
                                 H, TABLE AND OFFEOH ;table add. even 32 bytes
010A E5
                         PUSH
                                 H
                                          ;new table address onto stack
010B 0E20
                        MVI
                                          ;32 byte count into reg c
                                 C, 32
010D 1A
                SLOOP:
                        LDAX
                                 D
                                          ; beginning of old table into reg a
010E 77
                        MOV
                                 M, A
                                          ; move byte of old table to new table
010F 23
                         INX
                                 Н
                                          ;update pointer into new table
0110 13
                        INX
                                 D
                                          ;update pointer into old table
0111 OD
                        DCR
                                 C
                                          ;update 32 byte counter
0112 C20D01
                        JNZ
                                 SLOOP
                                          ; continue until all 32 bytes moved
0115 E1
                        POP
                                 н
                                          ;hl points to beginning of new table
0116 AF
                        XRA
                                 Α
                                          ;zero reg a
```

```
0117 D34F
                                         ;select group 0
                        OUT
                                 GRPSEL
0119 7D
                                          ; low address of table in reg a
                        MOV
                                 A, L
                                                           ;icwl set up
                                 D4+LTIM+ADDI+SNGL
011A F61E
                        ORI
                                          ;icwl out to pic
011C D34C
                        OUT
                                 PIC0
011E 7C
                                          ; high address of table into hl
                        MOV
                                 A, H
11F D34D
                                 PIC1
                                          ;icw2 out to pic
                        OUT
                ;
                                 A, OFFH
                                          ;mask out all interrupts
0121 3EFF
                        MVI
                                          ;send ocwl to pic-- mask out all
                                 PIC1
0123 D34D
                        OUT
0125 AF
                CINIT:
                        XRA
                                          ;zero reg a
0126 D34F
                        OUT
                                 GRPSEL
                                          ;select group zero
                                 A, TP256 ;256 hz tp signal
0128 3E14
                        MVI
012A D34A
                        OUT
                                 CLK
                                          ;set clock for tp mode
                                          ;clock strobe bit set in reg c
012C 0E20
                        MVI
                                 C, CSTB
                                          ;put strobe bit high in reg c
                                 С
012E A9
                        XRA
                                          ;strobe in tp command with strobe high
                                 CLK
012F D34A
                         OUT
                                 C
                                          ;strobe bbit low again
                        XRA
0131 A9
                                 CLK
                                          ; complete setting of tp to 256 hz
                         OUT
0132 D34A
                                        ;group 1 code
0134 3E01
                        MVI
                                 A, 1
                                         ;select uart0
                                 GRPSEL
0136 D34F
                         OUT
                                 A, DLAB+WLSO+WLS1+STB
                                                           ;baud rate set up
0138 3E87
                         MVI
                                          ;set up line control reg for baud rate
013A D34B
                         OUT
                                 A, BRATE AND OFFH
                                                           ; low baud into req a
                         MVI
013C 3E0C
                                          ; baud rate into low baud rate divisor
013E D348
                         OUT
                                 DLL
                                          ;zero into a
0140 AF
                         XRA
                                 Α
                                          ;high baud rate divisor
0141 D349
                         OUT
                                 DLM
                                 A, WLSO+WLS1+STB ; init. line cntrl. reg for data
                         MVI
0143 3E07
                                          ; line control register initialized
                         OUT
                                 LCR
0145 D34B
                                 A, ERBFI ; dav interrupt enabled
0147 3E01
                         MVI
                                          ;output interrupt enable mask
  49 D349
                         OUT
                                 IER
                                         clear dav bit;
U14B DB48
                         IN
                                 RBR
                ;
                         XRA
014D AF
                         OUT
                                 GRPSEL
                                          ;select group 0 for pic command
014E D34F
                                 A, IMASK ;interrupt mask for pic
0150 3E40
                         MVI
                                          ;output mask to pic
0152 D34D
                         OUT
                                  PIC1
                         ΕI
                                          ;watch out- interrupts enabled
0154 FB
                         ;
                                  ; disable interrupts
                MAIN:
                         DI
0155 F3
                                          ;print code for bdos
                                  C, 2
0156 OE02
                         MVI
                                  E, '*'
0158 1E2A
                         MVI
                                  5
015A CD0500
                         CALL
015D FB
                         EΙ
                                  MAIN
                                          ;simple loop
015E C35501
                         JMP
                                  $
0161 =
                UART1
                         EQU
                                  $
0161 =
                 UART 2
                         EQU
                                  $
0161 =
                 DAISY
                         EQU
                                           ;pic picked got interrupt -- warm boot
                 WRONGO: JMP
                                  0
0161 C30000
0164 0000000000SPACE:
                                  0,0,0,0 ;8 bytes
                         DW
                                  0,0,0,0 ;8 more bytes for a grand total of 16
016C 0000000000
                         DW
```

```
0174 0000000000
                         DW
                                 0,0,0,0 ;8 more bytes for a grand total of 24
017C 0000000000
                         DW
                                 0,0,0,0 ;8 more bytes for a grand total of 32
0184 C3A401
                TABLE:
                         JMP
                                 INTO
                                          ;irq0 vector
0187 00
                         DB
                                 0
                                          ;l byte fill
0188 C3B101
                         JMP
                                 INT1
                                          ;irql vector
018B 00
                         DB
                                 0
                                          ;1 byte fill
018C C3BE01
                         JMP
                                 INT2
                                          ;irq2 vector
018F 00
                         DB
                                 0
                                          ;1 byte fill
0190 C3E801
                         JMP
                                 UARTO
                                          ;irq3 vector
0193 00
                         DB
                                 0
                                          ;1 byte fill
0194 C36101
                         JMP
                                 UART1
                                          ;irq4 vector
0197 00
                         DB
                                 0
                                          ;1 byte fill
0198 C36101
                         JMP
                                 UART 2
                                          ;irq5 vector
019B 00
                         DB
                                 0
                                          ;1 byte fill
019C C36101
                         JMP
                                 DAISY
                                          ;irq6 vector
019F 00
                         DB
                                          ;1 byte fill
01A0 C3CB01
                         JMP
                                 CLOCK
                                          ;irq7 vector
01A3 00
                         DB
                                 0 -
                                          ;1 byte fill
                INTO:
01A4 E5
                         PUSH
                                 Η
01A5 D5
                                 D
                         PUSH
01A6 C5
                         PUSH
                                 В
01A7 F5
                         PUSH
                                 PSW
01A8 113702
                         LXI
                                 D, VOMSG
01AB CD1C02
                         CALL
                                 PMSG
01AE C30F02
                         JMP
                                 INTRET
                                          ;return through uart0 mechanism
01B1 E5
                INT1:
                         PUSH
                                 Н
01B2 D5
                         PUSH
                                 D
01B3 C5
                         PUSH
                                 В
01B4 F5
                         PUSH
                                 PSW
01B5 115002
                         LXI
                                 D, VlMSG
01B8 CD1C02
                         CALL
                                 PMSG
01BB C30F02
                         JMP
                                 INTRET
                                         ;return through uart0 mechanism
01BE E5
                INT2:
                         PUSH
                                 Н
01BF D5
                         PUSH
                                 D
01C0 C5
                         PUSH
                                 В
01C1 F5
                         PUSH
                                 PSW
                                 D, V2MSG
01C2 116902
                         LXI
01C5 CD1C02
                         CALL
                                 PMSG
01C8 C30F02
                         JMP
                                 INTRET
                                          return through uart0 mechanism
01CB E5
                CLOCK:
                         PUSH
                                 Н
01CC D5
                         PUSH
                                 D
01CD C5
                         PUSH
                                 В
01CE F5
                                 PSW
                         PUSH
Olcf AF
                         XRA
                                 Α
01D0 D34F
                         OUT
                                 GRPSEL
                                          ;select group0
01D2 3A8202
                        LDA
                                 TIMER
01D5 3C
                         INR
                                 А
01D6 328202
                         STA
                                 TIMER
                                 SECONDS
01D9 CCE101
                        CZ
01DC DB4B
                        IN
                                 CLRCLK ; remove tp interrupt
01DE C30F02
                         JMP
                                          ;return through uart0 mechanism
                                 INTRET
```

```
C, 2
01E1 0E02
                SECONDS:
                                  MVI
                                  E, '1'
01E3 1E21
                         MVI
01E5 C30500
                         JMP
                                  5
                                           ; jump to bdos
                                  H '
 E8 E5
                UARTO:
                         PUSH
_£9 D5
                         PUSH
                                  D
01EA C5
                         PUSH
                                  В
01EB F5
                                  PSW
                         PUSH
01EC 3E01
                                  A, 1
                                           ;set up uart0 group
                         MVI
                                           ;select uart0
Olee D34F
                         OUT
                                  GRPSEL
                                           ;read interrupt id reg
01F0 DB4A
                         IN
                                  IIR
                                           ; save flags
01F2 F5
                         PUSH
                                  PSW
                                  INTPEND ; check for valid interrupt
01F3 E601
                         ANI
                                  BADINT
                                           ;this clears day flag
01F5 C20102
                         JNZ
                                           ;restore flags
01F8 F1
                         POP
                                  PSW
                                  INTTYP
                                           ; only interested in bits 1 and 2
01F9 E606
                         ANI
01FB FE04
                         CPI
                                  4
01FD CA0802
                         JZ
                                  NEWCH
                                  PSW ; if not dav then bad interrupt
0200 F5
                         PUSH
0201 F1
                BADINT: POP
                                  PSW
0202 112102
                         LXI
                                  D, BAD
                                  PMSG
0205 CD1C02
                         CALL
                                           ;read character from selected uart
                                  RBR
0208 DB48
                NEWCH:
                         IN
                                           ;echo character from selected uart
020A D348
                         OUT
                                  THR
020C C30F02
                                           ;exit through interrupt return routine
                                  INTRET
                         JMP
                 ;routine below is a good general purpose exit routine
  OF AF
                 INTRET: XRA
                                           ;select group0
U210 D34F
                         OUT
                                  GRPSEL
0212 3E20
                         MVI
                                  A, EOI
                                           ; signal end of interrupt to pic
0214 D34C
                         OUT
                                  PIC<sub>0</sub>
0216 F1
                         POP
                                  PSW
0217 C1
                         POP
                                  B
0218 D1
                         POP
                                  D
0219 E1
                         POP
                                  H
                                           ; enable interrupts
021A FB
                         ΕI
                                           ; back to main program or next interrupt
021B C9
                         RET
                                           ;print string pointed to by de
021C 0E09
                                  C, 9
                 PMSG:
                         MVI
                                  5
                                           ;and ending with $
021E C30500
                         JMP
0221 ODOA
                                  ACR, ALF
                 BAD:
                         DB
0223 496C6C6567
                                   'Illegal interrupt'
                         DB
0234 0D0A24
                                  ACR, ALF, '$'
                         DB
0237 ODOA
                 VOMSG:
                         DB
                                  ACR, ALF
0239 766563746F
                                   'vectored interrupt 0'
                         DB
                                  ACR, ALF, '$'
024D 0D0A24
                         DB
0250 ODOA
                 V1MSG:
                         DB
                                  ACR, ALF
0252 766563746F
                         DB
                                   'vectored interrupt l'
                                  ACR, ALF, '$'
0266 0D0A24
                         DB
```

		;			
0269	ODOA	V2MSG:	DB	ACR, ALF	
026B	766563746F	•	DB	'vectore	ed interrupt 2'
027F	ODOA24		DB	ACR, ALF,	'\$'
		;			
0282	00	TIMER:	DB	0	;initial timer value
		;			
0283			DS	100H	;room for stack
0383	=	STACK	EQU	\$	;top of stack goes here

### Software Samples

The following program both sets and reads the clock/calender of the MULT/IO board. The program runs under CP/M and assumes the MULT/IO board to be adressed at I/O port 48h.

To set the time using this program, type:

WATCH www MMM dd hh mm ss (pm/am)

where 'www' are the first three letters of the day of the week, 'MMM' are the first three letters of the month, 'dd' are the decimal day of the month, 'hh' are the decimal hour of the day, 'mm' are the decimal minutes of the hour, and 'ss' are the decimal seconds of the minute. Twelve hour format may be used if either 'PM' or 'AM' is typed at the end of this string, otherwise data will be assumed to be in 24 hour format. Spaces should separate the data fields. Day of week and month of year may exceed three characters, but only the first three will be analyzed. Leading zero's may be omitted as long as one character appears in the field in question.

For example, typing:

WATCH MON NOV 17 7 30 0 AM

would set the clock/calender to Monday, November 17, 7:30:00 a.m.

To read the clock, simply type:

WATCH

```
Time display/set program for Thinker Toys Mult/IO board.
 Bobby Dale Gifford.
 9/25/80
******************
                10
rev
        equ
                                 ;Revision # x.x
                48h
base
        equ
                                 ;Base of Mult I/O ports
grpsel
        equ
                base+7
                                 ;Group select
clk
        equ
                base+2
                                 ;Clock port
clkclk
                2
        equ
                                 ;Clock clk bit
clkcl
        equ
                8
                                 ;Clock cl bit
rclk
        equ
                0ch
                                 ; Read clock command
cstb
        equ
                20h
                                 ;Clock strobe bit
shft
        equ
                4
                                 ;Shift bits command
tp64
        equ
                10h
                                 ;Output tick pulse at 64 hz
reghld
        equ
                0
                                 ; Register hold command
wclk
                8
        equ
                                 ;Write clock command
bdos
                5
        equ
                                 ;Bdos entry point
cbuff
                81h
        equ
                                 ; Command buffer string
clen
                80h
        equ
                                 ; Command length byte
wboot
        equ
                0
                                 ;Warm boot location
const
                11
        equ
                                 ;Get constat function #
                9
                                 ;Print string function #
pstr
        equ
readcon equ
                10
                                 ; Read console buffer
acr
        equ
                0dh
                                 ;Carriage return
alf
        equ
                0ah
                                 ;Line feed
                100h
        org
                                 ;Transient program area
start
        lhld
                bdos+1
                                 ;Set up stack
        sphl
        call
                skipb
                                 ;Skip command line blanks
        jΖ
                display
                                 :No command line
sett
        lxi
                h, days
                                 ;Array of string pointers to match
        call
                match 3
                                 ;Look for match
        jz
                exit
                                 ;No match
        lxi
                d,-days
                                 ;Form index
        dad
        mov
                a,1
                                 ;Get low byte
        stc
                                 ;Clear the carry
        CMC
        rar
                                 ;Divide index by 2
        sta
                mthday
                                 ; Day of week finished
        lxi
                h, months
                                 ;Array of string pointers to match
        call.
                match 3
                                 ;Look for match
        jΖ
                exit
                                ;No match
        lxi
                d,-months
                                :Form index
```

```
dad
                d
                                 ;Get low byte
                a,l
        mov
                                 ;Clear the carry
        stc
        cmc
        ral
        ral
        ral
                                 ;Save in B
        mov
                b,a
        lda
                mthday
                                 ;Or in with day
        ora
                b
                mthday
        sta
                                 ;Scan for two valid bcd digits
                bcd2
        call
        jС
                exit
                                 :New date
        sta
                date
                                 ;Scan for two more valid bcd digits
                bcd2
        call
                exit
        jс
                                 :New hour
                hour
        sta
                                 ;Scan for two more valid bcd digits
                bcd2
        call
        jc
                exit
                                 ;New minutes
                minutes
        sta
                                 ;Scan for last valid bcd digits
        call
                bcd2
                exit
        jс
                seconds
                                 :New seconds
        sta
                                 ;Skip trailing blanks
                skipb
        call
        jΖ
                noap
        call
                scan
                 'P'
                                 ;Check for AM or PM
        cpi
                psw
        push
        CZ
                uphrs
                psw
        pop
                 'A'
        cpi
        CZ
                dwnhrs
        call
                skipc
        call
                skipb
                                 ; If anything remaining, then error
        jnz
                exit
                                 ; Issue register hold command
                a, reghld
noap
        mvi
                setup
        call
                                 ;Set up clock pulse
                a,tp64
        mvi
        call
                setup
                                 ;Wait for carriage return
        lxi
                d, waitmsg
        call
                pmsq
        1xi
                d, ibuff
                                 ;Read console
        mvi
                c, readcon
                bdos
        call
                                 ;Write the time
        call
                writec
        lxi
                d,acralf
        call
                pmsg
                                 ;Display the current time
        call
                 displl
                wboot
                                  ;All done
        jmp
                   --------
```

\* Writec does the actual clock time writing. This routine must

\* not be interrupted.

```
writec
                                ;Select group 0
        xra
                a
        out
                grpsel
        mvi
                a,shft
                                ;Shift command
        call
                setup
                                 ;Save clock data address
        push
                h
                                :Bit shift counter
        mvi
                e.8
wbyte
                                ; Bump to next byte of data
        inx
                h
wbit
        mov
                a,m
                                 ;Get current byte of data
                                ;LSB into carry
        rar
                                ;Save current byte
        mov
                m,a
        ral
                                ; Carry into LSB
                                ;Through away useless bits
        ani
                1
        xthl
                                ; Recover address of clock data
        ora
                m
                                ;Get current state
        xthl
                                ; Recover current byte counter
                                ;Strobe in one bit
        call
                clkstb
        dcr
                                ; Update bit counter
                е
        jnz
                                ;Same byte ?
                wbit
                                ; Update bye counter
        dcr
                đ
                                ;All done ?
        jnz
                wbyte
                                ; Recover address of clock data
        pop
                                ;Get current state
                a,m
        mov
                                ;Set write clock bit
        ori
                wclk
                clkcmd
                                ; Issue write time command
        call
                wclk
                                ;Turn off write time command
        xri
        qmr
                clkcmd
* Bcd2 scans the command line for up to two valid ascii digits
 and returns the result as a packed bcd byte in req A.
****************
bcd2
                skipb
                                ;Skip any preceeding blanks
        call
                                ;Get first char of day of month
        call
                scan
        stc
                                ;Carry is error
        rz
                1:1
        cpi
        jz
                bcd2
        cpi
                ١,١
                bcd2
        jΖ
                                ; Check for valid decimal digit
        call
                digit
        rc
        mov
                b,a
                                ;Save in B
        call
                scan
        jΖ
                okd
                                ; Check for end of day of month
        cpi
        jz
                okd
        cpi
        jz
                okd
```

1:1

cpi

```
okd
       jz
               digit
       call
       rc
                              ;Clear the carry
       stc
       CMC
                              ;Save low nibble
       push
               psw
       mov
               a,b
                              ; Put previous digit into high nibble
       ral
       ral
       ral
       ral
                              ;Save in B
       mov
               b,a
                              : Recover low digit
               psw
       pop
                              ; Form byte
               b
       ora
                               ;Save in B
       mov
               b,a
                               ; Recover day of month
okd
               a,b
       mov
                               ;No error
       stc
       cmc
       ret
* Digit checks if the char in reg A is a valid ascii digit.
*****************
                               ;Less than 0
digit
       cpi
       rc
               '9'+1
                               ;Greater than 9
       cpi
        cmc
        rc
                               ;Strip off ascii bias
               '0'
        sui
        ret
 Match3 guarantees that at least three characters are matched
 with the command line.
****************
                               ;Clear match count
match3
        mvi
               a,3
               mcnt
        sta
                               ;Get current string pointer
        mov
               e,m
        inx
               h
        mov
               d,m
        inx
               h
                               ;Check if all done
                a,e
        mov
                d
        ora
                               ; No match
        rz
                               ;Save current array pointer
                h
        push
                               ;Save current scan pointer
                scanpnt
        lhld
        push
                h
                               ; Save current command length
                clen
        lda
        push
                psw
```

```
mtchmo
       call
               scan
                              ;Scan and convert to upper case
       jΖ
               nomatch
                              ;No match if out of chars
       call
               toupper
       mov
                              ;Save in B
               b,a
       ldax
               đ
                              ;Get next char in string
       inx
               đ
                              ;Bump string pointer
       call
               toupper
                              ;Convert to upper case
       cmp
                              :Does it match?
       jnz
                              :No match
               nomatch
       lda
               mcnt
                              :Get match count
       dcr
                              ;Matched three ?
       sta
               mcnt
                              ; Save match count
       jnz
               mtchmo
                              :Match more ?
       call
               skipc
                              ;Skip rest of characters
       pop
               h
                              ;Throw away old scan pointer
                              ;Throw away old command length
       pop
               h
               h
                              ;Recover array pointer
       pop
       dcx
              h
                              ;Backup array pointer
       dcx
               h
       rnz
                              ;No error return
       inr
                              ;No error return
               а
       ret
nomatch pop
                              ; Recover command length
               psw
                              ; Restore command length
       sta
               clen
                              ; Recover scan pointer
       pop
               h
       shld
                              ;Restore scan pointer
               scanpnt
                              ; Recover array pointer
       pop
               h
               match3
                              ;Try again
       jmp
*********************
 Display continually displays the time as long as nothing is
 typed on the console.
  *************
display call
               displl
                              ;Display one time line
                              ;Check console for char
       mvi
               c, const
       call
               bdos
       ana
                              ; If anything typed then reboot
       jnz
               wboot
       lxi
               d,acrmsq
                              ;Print carriage return only
       call
               pmsg
                              ;Go print the time again
       qmp
               display
***************
 Displ1 displays the current time once.
displl
                              ;Read the clock - watch out if interrupts or
       call
               readc
                              ;Get the day of the week
       lda
               mthday
       ani
                              ;Through away irrelevent bits
       ral
                              ;Multiply by 2
okday
```

```
:Form 16 bit offset
mov
        e,a
mvi
        d,0
                         ;Array of string pointers
        h,days
lxi
                         ; Form absolute address of string
        đ
dad
                         ;Get low string address byte
mov
        e,m
                          :Point to high byte
        h
inx
                          ;Get high byte
mov
        d,m
                          ;Check for invalid day
        a,e
mov
        đ
ora
                          ;Start over again if invalid
jz
        displl
                          ;Print the day
call
        pmsg
                          ;Get the month
lda
        mthday
                          ; Adjust for proper offset
rar
rar
rar
                          ;Multiply by two and throw out
ani
         leh
                                  irrelevent bits
                          :Form 16 bit offset
mov
        e,a
mvi
        d,0
                          ;Array of string pointers
        h, months
lxi
                          ;Form absolute address of string
dad
                          ;Get low string address byte
mov
         e,m
                          ; Point to high byte
inx
        h
                          ;Get high byte
mov
         d,m
                          ;Check for invalid month
         a,d
mov
ora
                          :Start over again if invalid
         displl'
jΖ
                          ;Print the month
call
         pmsq
                          ; Pointer to temporary storage
lxi
        h,tbuff
                          ;Save for printing
push
        h
                          :Convert the date to ascii
lda
         date
                          ;Get high digit into low nibble
rar
rar
rar
rar
         0fh
ani
                          ;Don't print leading zero
         putlow
cnz
                          ;Get the low digit
lda
         date
call
         putlow
                          ;Stuff it in the buffer
                          ; And the comma and space
mvi
         a,','
call
         put
         a,' '
mvi
call
         put
                          ;Get the hour
         hour
lda
                          ;Check for AM or PM
         13h
cpi
                          ;Convert PM from 13-24 into 0-12
cnc
         subhr
                          ;Check for 12 midnight
ora
         mak12
                          ; Put both digits into the buffer
         puthi
call
                          ; Put the colon in the buffer
         a,':'
mvi
call
         put
                          ;Get the minutes
lda
         minutes
```

```
puthi
a,':'
       call
                               ; Put both minutes digits in the buffer
        mvi
                               ; Put another colon in the buffer
        call
               put
        lda
                seconds
                                ; Get the seconds
        call
                                ; Put both second digits in the buffer
               puthi
               a,' -
       mvi
                                ;One space into the buffer
        call
               put
        lda
               hour
                               :Check hours for AM or PM
        cpi
               1 2h
       mvi
               a, 'a'
                               ;Print 'A' or 'P'
        jс
               isam
       mvi
               a, 'p'
                               ; Put the 'A' or 'P' in the buffer
isam
       call
               put
               a,'m'
       mvi
                               ; Put the 'M' in the buffer
       call
               put
       mov
                               ;Get the next char in the buffer
sploop
               a,m
               '$'
        cpi
                               ; Is it the end?
                               ;All done
        jΖ
               endsp
               a,'
       mvi
                               ;Get a space
       call
               put
                               ; Put it in the buffer
        jmp
               sploop
                               ;Finish padding with spaces
endsp
                               ; Recover the Buffer address
               d
       pop
                               :Print the buffer
        jmp
               pmsq
**********************
* Readc does the actual clock reading (40 bits) from the
* hardware. If interrupts are enabled, then care must be taken
* to assure that this routine is not interrupted until it
* completes.
************************
readc
       xra
                               ;Select group zero
               grpsel.
       out
       mvi
               a,rclk
                               ; Read clock into 40 bit shift register
       call
               setup
                               ; Save address of clkdata
       push
               h
       xri
               clkcl
                               :Issue shift command
       call
               clkcmd
rbyte
       mvi
               e,8
                               ;Prep for 8 bits
       inx
                               ; Bump to next address of clock data
               h
rbit
                               ; Read one bit
       in
               clk
                               ; Put bit into carry
       rar
                               ;Get partially assembled byte
       mov
               a,m
                               ;Shift in the bit just read
       rar
                               ;Save partially assembled byte
       mov
               m,a
                               ;Get address of clkdata
       xthl
                               ;Get clock data
       mov
               a,m
       xthl
                               ;Save address of clock data
       call
               clkstb
                               ;Strobe the shift register
       dcr [
                               ;All done with this byte ?
       jnz
               rbit
                               ; Read another bit if not
       dcr
                               ;Completely done ?
```

```
; Read another byte if not
                rbyte
        jnz
                                :Recover address of clkdata
        pop
                h
                                ;Get clock strobe bit
clkcmd
        mvi
                c,cstb
                clk
                                ;Output strobe low
clkstb
        out
                                ; Wait for chip to see the strobe low
        call
                delay
                                ;Turn strobe high
        xra
                clk
                                 ;Output strobe high
        out
                                ; Wait for chip to see the strobe high
        call
                delay
                                ;Turn strobe low
        xra
                                 ;Output strobe low
                clk
        out
        call
                delay
                                 ;Clock clk bit
        mvi
                c,clkclk
        ret
                                 ;Count of bytes to read
                d,5
setup
        mvi
                                 :Address of clock data
                h,clkdata
        lxi
                                 ;Get current bit state
        ora
                clkcmd
                                 ; Issue the command
        jmp
                                 ;Worst case is 700 usec
                b,0
delay
        mvi
delayl
        dcr
                b
        jnz
                delayl
        ret
 Puthi puts the high and low nibbles of the bcd number in
 the a reg in the temporary buffer.
                                 ;Save low nibble
puthi
        push
                psw
                                 :Put high nibble into low nibble
        rar
        rar
        rar
        rar
                                 ;Print the low nibble of a reg
        call
                putlow
                                 :Recover the low nibble
                psw
        pop
                                 ;Strip off irrelevent bits
putlow
        ani
                0fh
                 '0'
                                 ;Form Ascii character
        adi
                                 ; Put char in buffer
put
        mov
                m,a
                                 ;Bump buffer pointer
        inx
                h
        ret
 Exit is the standard error message for invalid command.
************
                d, badtmsg
exit
        lxi
        call
                pmsg
                wboot
        jmp
```

```
Pmsg is the CP/M print string function.
pmsq
         mvi
                  c,pstr
         jmp
                  bdos
subhr
         adi
                  88h
                                   ;Subhr adjusts the BCD number to
         daa
                                            be between 1 and 12
         ret
mak12
         mvi
                  a, 12h
         ret
uphrs
         lda
                  hour
         cpi
                  12h
         rz
         adi
                  12h
         sta
                 hour
         ret
dwnhrs
         1da
                 hour
        cpi
                  12h
         rnz
         xra
                  a
         sta
                 hour
        ret
skipc
        call
                  scan
                                   ;Get next char
         rz
                                   ;Return if no more chars
        cpi
                                   ;Check for space
         jnz
                  skipc
                                   ;Continue if not
         ret
skipb
        call
                  scan
                                   ;Get next char
         rz
                                   ; Return if no characters left
        cpi
                                   ; Is it a space
         jz
                 skipb
                                   ;Skip it
unscan
        push
                                   ; Save HL
                 scanpnt
         lhld
                                   ;Get command scan pointer
        dcx
                                   ; Back it up
                 scanpnt
        shld
                                   ;Save updated char
        lda
                 clen
                                   ; Update length
        inr
        sta
                 clen
                                   ;Save updated length
                                   ; Restore HL
                 h
        pop
        ret
scan
        lda
                 clen
                                   ; Check if anything left
        ana
                 a
                                   ;Return with Z set if no more
        rz
        dcr
                                   ;Update length
                 а
        sta
                 clen
        push
                 h
                                   ; Save HL
```

```
lhld
                                ;Get command pointer
                scanpnt
        mov
                a,m
                                ; Update command pointer
        inx
                h
        shld
                scanpnt
        pop
                h
                                ;Clear Z flag
        ora
                a
        ret
                                ; Is it lower case ?
toupper cpi
        rc
                'z'+1
        cpi
        rnc
        sui
        ret
* The following are data used within the program.
clkdata: db
                                ;Current state of clk port
                0
                                ;Seconds read
seconds: db
                0
minutes: db
                                ;Minutes read
                0
hour
        db
                0
                                ;Hours read
                                ;Date read
date
        db
                0 .
mthday
        db
                0
                                ;Week day and month read
*************
* Days is an array of pointers to strings, used to print the
* english version of the day of the week.
days
        dw
                sun
        dw
                mon
        dw
                tue
        dw
                wed
        dw
                thu
                fri
        dw
        dw
                sat
                                        ;Illegal day
        dw
                0
                'Sunday, $'
        db
sun
                'Monday, $'
        db
mon
                'Tuesday, $'
tue
        db
                'Wednesday,
wed
        db
                'Thursday, $'
thu
        db
fri
                'Friday, $'
        db
                'Saturday, $'
sat
        db
```

\* Months is an array of pointers to strings, used to print the \*

```
english version of the month of the year.
months
        dw
                  jan
         dw
                  feb
         dw
                 mar
         dw
                  apr
         dw
                 may
         dw
                  jun
         dw
                  jul
         dw
                  aug
         dw
                  sep
         dw
                  oct
         dw
                 nov
         dw
                  dec
         dw
                  0,0,0,0
                                            ;Illegal months
jan
         db
                  'January $'
feb
         db
                  'February $'
mar
         db
                  'March $'
apr
         db
                  'April $'
                  'May $'
         db
may
                  'June $'
jun
         db
                  'July $'
jul
         db
aug
         db
                  'August $'
                  'September $'
sep
         db
                  'October $'
oct
         db
                  'November $'
nov
         db
dec
         db
                  'December $'
         db
                 acr, '$'
acrmsg
acralf
         db
                 acr,alf,'$'
* Tbuff is used to prepare the day of the month, hours, minutes,*
 and seconds prior to printing.
tbuff
                                                              $'
        db
                  '00, 00:00:00 am
badtmsg db
                 acr,alf
                  'Invalid Time specified.$'
        db
waitmsg db
                 acr, alf
        db
                  'Press return to set the time: $'
ibuff
        db
                 10,10
        ds
                 10
                 cbuff
scanpnt dw
mcnt
        db
        end
```

# Software Samples

The following program is an example of the use of the Daisy ports of the MULT/IO board. The program assumes there is a standard Diablo Htype II connected to the 50 pin ribbon cable.

```
; *
                Diablo 1610 simulator for the Morrow Designs / Thinker Toys
              ;* Mult I/O board. The simulator makes the parallel Hityp II
              ;* look like a serial 1610.
              ;* This interface is designed to work with the INSTALL.COM
              ;* program which is available from Morrow Designs / Thinker
              ;* Toys. For an explanation of how this works consult the
              ;* INSTALL documentation.
              ;* Bobby Dale Gifford.
              * 10/13/80
                      **********************************
             ;*
                                                                       *
                Special character equates.
             ********************
000D =
             ACR
                    EQU
                            ODH
                                          ;Carriage Return
000A =
                                          ;Line feed
             ALF
                    EQU
                            OAH
0003 =
             AETX
                    EQU
                            3
                                          ;ETX character
                            6
0006 =
             AACK
                    EQU
                                          ;ACK character
001B =
             AESC
                    EQU
                            33Q
                                          ; Escape character
= 8000
             ABS
                    EQU
                            10Q
                                          ; Back Space
0009 =
             AHT
                    EQU
                            11Q
                                          ;Horizontal tab
000C =
             AFF
                    EQU
                            14Q
                                          Form Feed
0007 =
                    EQU
             ABEL
                            7
                                          ;Bell
0020 =
             ASP
                    EQU
                            40Q
                                          ;Space
0000 =
             ANUL
                    EQU
                            0
                                          :Null
007F =
             ADEL
                    EQU
                            177Q
                                          :Delete
001E =
             ARS
                    EQU
                            36Q
                                          ;RS character
001F =
             AUS
                    EQU
                            37Q
                                          :US character
000B =
             AVT
                    EQU
                            13Q
                                          ; Vertical tab
             ; *
                The following equates are for the Mult I/0 board.
             0007 =
             GRPSEL
                    EQU
                           7
                                          Group select port offset
0004 =
             PICO
                    EQU
                           4
                                          ;Interupt controller port O
0005 =
             PIC1
                    EQU
                           5
                                          :Interupt controller port 1
0001 =
             DAISY1
                    EQU
                                          ; Daisy wheel port 1
0040 =
             IMASK
                    EQU
                           40H
                                          ;Interupt enable mask
0010 =
                    EQU
                           1 OH
= 8000
             LTIM
                    EQU
                           8
                                         ;Level trigered interrupt mode
0004 =
             ADDI
                    EQU
                           4
                                          ;Address interval
0002 =
             SNGL
                    EQU
                           2
                                          ;Single 8259
0066 =
                                          ;End of interupt 6
             E016
                    EQU
                           66H
```

```
080H
                                              :Restore Bit
0080 =
              RSTBIT
                      EQU
                                              :Data bits on daisy port
                      EQU
0004 =
              DATA11
                              4
                              8
= 8000
              DATA12
                      EQU
              DATA910 EQU
                              3
0003 =
1020 =
              CRSTRD
                      EQU
                              1020H
                                              ;Carriage ready
                                              ; Paper feed ready
               PFSTRD
                      EQU
                              81 OH
  0 =
               PWSTRD
                      EQU
                              2040H
                                               ;Print wheel ready
2040 =
                 Below is a standard CP/M Cbios jump table as required by
                 INSTALL.
                                  0000 030000
                                               ; No change in the cold boot
                       JMP
0003 C3F801
                                              :New warm boot routine
               OWBOOT: JMP
                              NWBOOT
0006 C32F03
                              NCONST
                                              ; New console status
               OCONST: JMP
0009 C33F03
                                              :New console input
               OCONIN: JMP
                              NCONIN
                                               : No change in the console output
0000 030000
                       JMP
                              $
                                               :New list device output
000F C35803
0012 C31200
                       JMP
                              NLIST
                                               No change in the punch device outpu
                       JMP
                              $
                                               ; No change in the reader device outp
                              $
0015 C31500
                       JMP
                                               No change in the home routine
                       JMP
                              $
0018 C31800
                                               ;New seldsk routine
               OSEL:
                      JMP
001B C31D03
                              NSEL
                                               ; No change in the settrk
                       JMP
                              $
001E C31E00
0021 032100
                       JMP
                              $
                                               :No change in the setsec
                              $
                                               ; No change in the setdma
                       JMP
0024 C32400
                       JMP
                                               :New read
0027 032303
               ORD:
                              NRD
                                               :New write
002A C32903
               OWR:
                       JMP
                              NWR
  2D C39603
                       JMP
                              NLSTST
                                               :New list device status
c j0 033000
                                               ; No change in the sectran
                       JMP
               **************
                 The following routines are for handshaking with the printer
                 they can be used directly or by the CBIOS of CP/M.
                                 ********************
                              RESTOR
                                               ;Initialization procedure
0033 C31F04
               REST:
                       JMP
                              LSTDEV
                                               ;Printer character output
0036 C3E803
               LST:
                       JM P
                                                      character in reg C
                                               Printer busy test XON/XOFF
0039 C3A003
               HNDXOF: JMP
                              XONOFF
                                                      returns with:
                                                              A = 1 queue full
                                                              A = 0 queue not full
                                                              A = Offh queue empty
                                               :ETX and ACK software handshake
003C C3B803
              HNDETX: JMP
                              ETXACK
                                                      returns with:
                                                              A = O No ACK to tran
                                                              A = Offh ACK transmi
                     **<del>*******************</del>
```

Dynamic data locations used by the simulator.

```
**************
000A =
                CPERI
                         EQU
                                 10
                                                  ; Default to 10 characters per inch
0006 =
                LPERI
                        EQU
                                 6
                                                  ; Default lines per inch
0078 =
                HINC
                         EQU
                                 120
                                                  ;Horizontal increments per inch
0030 =
                VINC
                         EQU
                                 48
                                                  ; Vertical increments per inch
OOAO =
                NUMTABS EQU
                                 160
                                                  ; Number of horizontal tabs
0096 =
                MAXCHRS
                        EQU
                                 150
                                                  ; Maximum number of printer character
0630 =
                MAXRGT
                        EQU
                                 1584
                                                  ; Maximum carriage position
003F 02
                ACKXON: DB
                                 2
                                                  ; Default handshake is XON/XOFF
                                                           Can be changed with -Hx.
                                                           Possible handshakes are:
                                                                   0 = none
                                                                   1 = ETX/ACK
                                                                   2 = XON/XOFF
                                                                   3 = ETX/ACK through
                                                                       (made for electr
0040 48
                BASE:
                        DB
                                 48H
                                                  Default Mult I/O board base address
                                                          Can be changed with -bxx.
0041 6E00
                DFRMLN: DW
                                 110
                                                   Default forms length 10 times the f
                                                          length switch. Can be change
                                                           with -fxx.
0043 OA00
                DSPACE: DW
                                 CPERI
                                                  ; Default characters per inch.
                                                          Can be changed with -cxx.
0045 0600
                DLINES: DW
                                 LPERI
                                                  ; Default lines per inch.
                                                          Can be changed with -lxx.
0047 00
                AUTOLF: DB
                                 0
                                                  ; Default to no Auto line feed.
                                                          Can be changed with -ax.
0048 0000
                HMI:
                        DW
                                 0
                                                  Horizontal motion index. Set by 73
                                                          and escape sequences.
004A 0000
                VMI:
                        DW
                                 0
                                                  ; Vertical motion index. Set by RESTO
                                                          and escape sequences.
004C 0000
                VPOS:
                        DW
                                 0
                                                  ; Vertical position. Set by platen mo
004E 0000
                DLVPOS: DW
                                 0
                                                  ;Delta vpos. Set by platen motion
0050 0000
                HPOS:
                        DW
                                 0
                                                  ; Horizontal position. Set by carriag
0052 0000
                DLHPOS: DW
                                 0
                                                  ;Delta hpos. Set by carriage motion
0054 0000
0056 00
                LMAR:
                        DW
                                 0
                                                  ;Left margin
                                 0
                DIRFLG: DB
                                                  ;Direction flag
0057 00
                GRHFLG: DB
                                 0
                                                  Graphics mode flag
0058 00
                ESCFLG: DB
                                                  ;Escape sequence in progress flag
;Used for ETX/ACK handshake
                                 0
0059 00
                ETXFLG: DB
                                 0
005A 00
                HNDFLG: DB
                                 0
                                                  ; Handshake in progress flag
005B
                TABSTP: DS
                                 NUMTABS
                                                  :Tab stops array
OOFB
                QUEUE:
                        DS
                                 MAXCHRS
                                                  ;Circular Queue of printer character
0191 FB00
                QUETOP: DW
                                 QUEUE
                                                  ; Queue top pointer
0193 FB00
                QUEBOT: DW
                                 QUEUE
                                                  ; Queue bottom pointer
                   The following data only needs to be included if the 8259
                  has not been initialized.
0195 0000000000
                        DW
                                 0.0,0,0
019D 000000000
                        DW
                                 0,0,0,0
```

```
01A5 0000000000
                       DW
                              0,0,0,0
                       DW
                               0,0,0,0
O1AD 000000000
                                               ;No interupt
              TABLE:
                       JMP
                              NOINT
01B5 C3E904
                       DB
                               0
01B8 00
                               NOINT
                       JMP
^1B9 C3E904
 1BC 00
                       DB
                               0
                       JMP
01BD C3E904
                               NOINT
01C0 00
                       DB
                               0
                       JMP
                               NOINT
01C1 C3E904
                       DB
                               0
0104 00
0105 C3E904
                       JMP
                               NOINT
0108 00
                       DB
01C9 C3E904
                       JMP
                               NOINT
01CC 00
                       DB
                               0
01CD C3ECO4
                               PWINT
                       JMP
01D0 00
                               0
                       DB
01D1 C3E904
                               NOINT
                       JMP
01D4 00
                       DB
                               0
                               0
                                               ;Used by interupt routine
01D5 0000
               HLSAVE: DW
                                               ;Used by interupt routine
01D7 00
               AFSAVE: DB
                               0
                                               ;Scan buffer data
                               80H
01D8 8000
               SCSTUF
                       DW
                               30
                                               :Stack space
O1DA
                       DS
01F8 =
               STACK
                       EQU
               **********************
               ;*
               ;* New Boot routine, examine the command line put at 80H by
               ;* install.
                    ; Is this a second warm boot ?
01F8 3E01
               NWBOOT: MVI
                               A,1
               WBFLG
                               $-1
01F9 =
                       EQU
                       ANA
                               Α
01FA A7
                                               :Reset the warm boot flag
                               A,0
01FB 3E00
                       IVM
01FD 32F901
                       STA
                               WBFLG
0200 CA0300
                       JZ
                               OWBOOT
                                               :Don't reset if second warm boot
0203 C31102
                       JMP
                               SKPDSH
                               SCAN
0206 CD3E02
               CLOOP:
                       CALL
0209 CA3802
                               NOMORE
                       JZ
                                               ;Check for flag
O2OC FE2D
                               1 _ 1
                       CPI
020E C20602
                       JNZ
                               CLOOP
0211 CD3E02
               SKPDSH: CALL
                               SCAN
0214 CA3802
                       JZ
                               NOMORE
0217 FE48
                                               :New handshake routine -Hx
                       CPI
                               'H'
0219 CC4D02
                       CZ
                               NEWH
                                               :New I/O base -Bxx
021C FE42
                       CPI
                               'B'
                               NEWB
021E CC6302
                       CZ
                                               :New forms length -Fxx
                               וקדי
0221 FE46
                       CPI
                               NEWF
                       CZ
0223 CC8A02
                                               :New characters per inch -Cxx
                               1 C 1
                       CPI
0226 FE43
                               NEWC
0228 CCC102
                       CZ
                                               ; New lines per inch -Lxx
                               'L'
∩22B FE4C
                       CPI
```

022D CCE402		CZ	NEWL	
0230 FE41		CPI	'A'	:New auto line feed -Ax
0232 CCF002		CZ	NEWA	,
0235 030602		JMP	CLOOP	
0238 CD3300	NOMORE:		REST	Reset the printer
023B C30300		JMP	OWBOOT	;Go to the warm boot
023E E5	SCAN:	PUSH	H	Return the next character in the
023F 2AD801		LHLD	SCSTUF	;Pointer to next char ;Get next char
0242 7E 0243 A7		MOV ANA	A,M A	;Test error return
0244 CA4B02		JZ	NOUPDT	;No update
0247 23	•	INX	Н	;Update pointer
0248 22D801		SHLD	SCSTUF	;Save new pointer
024B E1	NOUPDT:		H	;Restore registers
024C C9		RET		
024D CD3E02	NEWH:	CALL	SCAN	;End of command ?
0250 C8	*	RZ CPI	'1'	
0251 FE31 0253 DA6002		JC	ZRET	;Invalid ?
0256 FE34		CPI	131+1	, ill valid .
0258 D26002		JNC	ZŔĔŢ	
025B D630		SUI	'0'	
025D 323F00		STA	ACKXON	;Set new handshake option
0260 <b>3E00</b> 0262 C9	ZRET:	MVI RET	A,O	
0263 CD3E02	NEWB:	CALL	SCAN	;End of command ?
0266 C8		RZ		
0267 CD0503		CALL	OKHEX	;Valid hex character ?
026A DA6002 026D 17		JC RAL	ZRET	
026E 17		RAL		
026F 17		RAL		
0270 17		RAL	•	
0271 47		VOM	B,A	
0272 CD3E02		CALL	SCAN	
0275 C8		RZ	A LITTURE	Walia han abanashan 9
0276 CD0503		CALL	OKHEX	; Valid hex character ?
0279 DA6002 027C B0		JC ORA	ZRET B	
0270 D0		MOV	B, A	
027E E607		ANI	7	;Check if divisible by 8
0280 026002		JNZ	ZRET	•
0283 78		VOM	A, B	7/03
0284 324000		STA	BASE	;New I/O base
0287 036002		JMP	ZRET	•
028A CD9CO2	NEWF:	CALL	GETTWO	; New default forms length
028D DA6002 0290 110A00		JC LXI	ZRET D,10	;Set to ten times the forms lengt
0290 TTOAOO 0293 CDEAO7		CALL	HLTDE	, bet to ten times the forms fong
0296 224100		SHLD	DFRMLN	

0299 036002		JMP	ZRET	
0200 aD2E03	C TRIMMWA .	CATT	CI CI A NI	.Cot two docimal digita
029C CD3E02	GETTWO:		SCAN	Get two decimal digits
029F CABF02		JZ	NOGD	;No digits
∩2A2 CD13O3		CALL	0K09	;Check for 0-9
.A5 DABFO2		JC	NOGD	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
		ADD	5	;Multiply by 10
02A8 87			A	indiciply by 10
02A9 47		MOV	B,A	
O2AA 87		ADD	A	
02AB 87		ADD	A	
02AC 80		ADD	В	
02AD 47			*	
		MOV	B, A	andr alesan diamental
O2AE CD3EO2		CALL	SCAN	Get next character
O2B1 CABFO2		JZ	NOGD	; No character
O2B4 CD1303		CALL	0K09	;Check if 0-9
O2B7 DABFO2		JC	NOGD	No good
02BA 80		ADD	B	;Add into result
O2BB 6F		MOV	L, A	
O2BC 2600		MVI	Н,О	Make it a 16 bit number
O2BE C9		RET	•	
02BF 37	NOGD:	STC		Error return
	HOGD.		The state of the s	
0200 09		RET		
0004 00000		_ :	a a i se	
O2C1 CD3EO2	NEWC:	CALL	SCÁN	;Change the default characters per
02C4 C8		RZ		
O2C5 FE31		CPI	'1'	;Must be 10 or 12
0207 026002		JNZ	ZRET	,
O2CA CD3EO2		CALL	SCAN	
			DOAN	· Oulm and abandatan
O2CD C8		RZ		;Only one character
02CE FE30		CPI	'0'	
?DO 2EOA		MVI	L,10	;It was ten
J2D2 CADCO2		JZ	NEWCOK	
O2D5 FE32		CPI	121	
02D7 2EOC				•T+ was 12
		MVI	L,12	;It was 12
O2D9 C26OO2		JNZ	ZRET	
O2DC 2600	NEWCOK:		H;O	;Make 16 bit integer
O2DE 224300		SHLD	DSPACE	
02E1 C36002		JMP	ZRET	
02E4 CD9C02	NEWL:	CALL	GET TWO	; New lines per inch
02E7 DA6002		ĴC	ZRET	Error reading digits
02EA 224500		SHLD	DLINES	PILOI LOGGING WIGIND
O2ED C36002		JMP	ZRET	
O2FO CD3EO2	NEWA:	CALL	SCAN	; New auto line feed
O2F3 FE31		CPI	111	;Must be 0 or 1
O2F5 CAFDO2		JZ	NEWAOK	
02F8 FE30		CPI	101	
02FA C26002		JNZ	ZRET	
02FD D630	NEWAOK:	SUI	'0'	;Set the auto flag
02FF 324700		STA	AUTOLF	
0302 036002		JMP	ZRET	
-,,		J		
0305 CD1303	OKHEX:	CALL	0К09	:Check first if 0-9
	OVIIDY:		ONUS	
0308 DO	077.4.75	RNC	1 Å 1	;Yes
0309 FE41	OKAF:	CPI	'À'	;Check if less than 'A'

```
030B D8
                  RC
030C FE47
030E 3F
030F D8
                  CPI
                        'F'+1
                                     ;Check if greater than 'F'
                  CMC
                  RC
0310 D64B
                        'A'+10
                                     :Make into binary
                  SUI
0312 C9
                  RET
            OK09:
                  CPI
                        101
0313 FE30
                                     ;Check for 0-9
0315 D8
0316 FE3A
                                     ;Less than '0'
                  RC
                        191+1
                  CPI
                                     ;Check if greater than '9'
0318 3F
                  CMC
0319 D8
                  RC
031A D630
                        101
                  SUI
                                     :Turn into binary
031C C9
                  RET
            *
              New select disk routine, disable interupts.
            031D F3
           NSEL:
                  DI
031E CD1B00
                  CALL
                        OSEL
                                     :Execute old disk select
0321 FB
                  EI
0322 09
                  RET
0323 F3
0324 CD2700
           NRD:
                  DI
                                     :Execute old disk read
                        ORD
                  CALL
0327 FB
                  ΕI
0328 C9
                  RET
0329 F3
           NWR:
                  DI
032A CD2A00
                  CALL
                        OWR
                                     :Execute old disk write
032D FB
                  ΕI
032E C9
                  RET
            ; *
            ;* New console status routine, used with ETX/ACK handshake.
            **********************
032F 3A3F00
           NCONST: LDA
                        ACKXON
0332 FE03
                  CPI
                        3
0334 C20600
                        OCONST
                  JNZ
0337 CD0600
                        OCONST
                  CALL
                                     ;Check old console status
033A A7
                  ANA
033B CO
                  RNZ
0330 033000
                                     :Check ETX handshake
                  JMP
                        HNDETX
            ;* New console input routine, used with ETX/ACK handshake.
                                                              *
            ********************
```

```
; Determine the type of handshake
033F 3A3F00
               NCONIN: LDA
                               ACKXON
0342 FE03
                       CPI
0344 C20900
                       JNZ
                               OCONIN
                                                :None, do old conin
0347 CD0600
                       CALL
                               OCONST
                       ANA
^34A A7
                               OCONIN
 34B C20900
                       JNZ
034E CD3C00
0351 A7
                       CALL
                               HNDETX
                       ANA
                               A
0352 3E06
0354 CA3F03
                               A, AACK
                       IVM
                       JZ
                               NCONIN
0357 C9
                       RET
               ;* List is the New list device output. As implemented, it uses
               ;* an XON/XOFF or ETX/ACK protocal.
               ********************
                               ACKXON
0358 3A3F00
               NLIST:
                       LDA
035B 3D
035C FA3600
                       DCR
                               Α
                       JM
                               LST
035F 3D
0360 FA6A03
                       DCR
                               Α
                       JM
                               LSTETX
0363 3D
0364 FA8003
                       DCR
                               Α
                       JM
                               LSTXON
0367 033600
                               LST
                       JMP
                               В
                                                ;Save the character
               LSTETX: PUSH
036A C5
036B CD3600
                       CALL
                               LST
                                                ; Print the character
 36E C1
                       POP
                               В
J36F 79
0370 FEOD
                               A,C
                                                ;Check if it was a carriage return
                       MOV
                       CPI
                               ACR
0372 CO
                       RNZ
0373 OE03
                       IVM
                               C, AETX
                                                ;Send an ETX
0375 CD3600
                       CALL
                               LST
                       CALL
0378 CD3C00
               WETX:
                               HNDETX
                                                ;Check if ACK
037B A7
                       ANA
037C CO
                       RNZ
037D C37803
                       JMP
                               WETX
               LSTXON: PUSH
                                                :Save char to print
0380 C5
                               HNDXOF
                                                ;Check XOFF
0381 CD3900
                       CALL
                                                ; Is it full ?
                       CPI
0384 FE01
0386 CC8D03
                       CZ
                               WXOFF
0389 01
                       POP
                                                :Recover char to print
038A C33600
                       JMP
                               LST
                                                ;Check XON
038D CD3900
               WXOFF:
                       CALL
                               HNDXOF
0390 FEFF
                       CPI
                               OFFH
0392 C28D03
                       JNZ
                               WXOFF
0395 09
                       RET
```

\* New list device status routine. Returns Offh if the printer

;\*

```
;* can except another character, otherwise it returns 0.
              0396 CD3900
              NLSTST: CALL
                            HNDXOF
                                            ;Check # of characters in queue
0399 FE01
                     CPI
039B 3E00
                     IVM
                            A,0
039D C8
                     RZ
                                            ; Can not except another char
039E 2F
                     CMA
039F C9
                     RET
              ;* Xonoff status. Checks if there are any characters in the
              ;* printers character queue. Returns with reg A = 1 if the
              ;* character queue is within 10 characters of being full, or
              ;* returns with reg A = Offh if the character queue is within
              ;* 10 characters from being empty, otherwise returns 0.
              ;* This can be used to implement the XON and XOFF protocal.
              *******************
03A0 CDC403
              XONOFF: CALL
                            QUESIZ
                                           ;Get number of characters in queue
03A3 EB
                     XCHG
03A4 218C00
                            H, MAXCHRS-10
                     TXI
03A7 CDE203
                     CALL
                            HLCDE
03AA 3E01
                     MVI
                            A,1
03AC D8
                     RC
03AD 210A00
                     LXI
                            H,10
03B0 CDE203
                     CALL
                            HLCDE
03B3 3E00
                     IVM
                            A,0
03B5 D8
                     RC
03B6 2F
03B7 C9
                     CMA
                     RET
                ETX/ACK handshake routine.
                            ***************
03B8 F3
              ETXACK: DI
03B9 3A5900
                     LDA
                            ETXFLG
03BC 47
                     VOM
                            B,A
O3BD AF
                     XRA
03BE 325900
                            ETXFLG
                     STA
03C1 FB
                     ΕI
0302 78
                     VOM
                            A,B
0303 09
                     RET
                Quesiz returns the number of characters in the queue in HL.
```

```
QUESIZ: DI
0304 F3
                                            ;Get pointer to top of queue
                             QUETOP
                      LHLD
03C5 2A9101
                      XCHG
03C8 EB
                                             :Get pointer to bottom of queue
                             QUEBOT
03C9 2A9301
                      \mathtt{LHLD}
O3CC FB
                      ΕI
                                             :Compare HL with DE
                             HLCDE
O' 7 CDE203
                      CALL
                                             :Subtract DE from HL
                             HLMDE
                      JNC
0, J D2DB03
                      XCHG
03D3 EB
                      CALL
                             HLMDE
03D4 CDDB03
03D7 EB
                      XCHG
                             H, MAXCHRS
03D8 219600
                      TXI
                            ****************
                Hlmde subtracts DE from HL and returns.
                         ******************
                      XCHG
O3DB EB
              HLMDE:
                             NEGHL
O3DC CDBAO7
                      CALL
                      XCHG
O3DF EB
                             D
                      DAD
03E0 19
                      RET
03E1 C9
              ;*
              ;* Hlcde compares HL with DE. On return the Z flag is set if
              ;* they are equal, the Carry flag is set if HL is less than DE.
              ( 2 7C
              HLCDE:
                      MOV
                             A,H
                             D
                      CMP
03E3 BA
                      RNZ
03E4 CO
03E5 7D
                      MOV
                              A,L
                              E
03E6 BB
                      CMP
03E7 C9
                      RET
                 Lstdev just puts characters in the printer queue. characters
               * are removed from the queue by the print wheel interrupt
                 service routine.
               :Disabled while manipulating
03E8 F3
               LSTDEV: DI
03E9 2A9301
03EC 71
03ED 23
                                                     ;Get pointer to next slot
                              QUEBOT
                      LHLD
                                                     ; Insert the character
                      VOM
                              M,C
                                                     Point to next slot
                      INX
                              Η
03EE 229301
                              QUEBOT
                      SHLD
                                                     ;Address of first byte beyon
03F1 119101
                              D, QUEUE+MAXCHRS
                      LXI
                                                     ;Compare HL with DE
                              HLCDE
                      CALL
03F4 CDE203
                                                    ;No match, don't wrap around ;First address in queue
                      JNZ
                              LSTDON
03F7 C20004
                              H, QUEUE
03FA 21FB00
                      LXI
03FD 229301
                      SHLD
                              QUEBOT
```

```
LSTDON: LDA
0400 3A4000
                              BASE
                                                      ;Base address of Mult I/O
0403 C607
0405 0600
                              GRPSEL
                                                      Group select O
                      ADI
                      IVM
                              B,0
                              OÚTPUT
0407 CDADO7
                      CALL
040A 3A4000
                      LDA
                              BASE
040D C605
                      ADI
                              PIC1
                                                     ;8259 mask register
040F CDB407
                                                     ; Get current mask contents
                      CALL
                              INPUT
0412 E6BF
                      ANI
                              OFFH-IMASK
                                                      ;Turn on print wheel interup
0414 47
0415 3A4000
                              B,A
                      VOM
                      LDA
                              BASE
0418 C605
                      ADI
                              PIC1
O41A CDADO7
                      CALL
                              OUTPUT
041D FB
                      ΕI
041E C9
                      RET
               ;*
               ;* Restore routine. Restore should be executed to reset the
               * printer into a known state, and initialize all the ram
               ;* dynamic data locations.
               ;* Restore assumes that the 8259 interupt controller on the
                * Mult I/O board has already been initialized.
                RESTOR: DI
041F F3
                                              :No interupts
               ;* If the Mult I/O board 8259 has not yet been initialized, then
               ;* use the following sequence.
0420 11B501
                      LXI
                              D, TABLE
0423 21B501
                      LXI
                              H, TABLE
0426 7D
                      VOM
                              A,L
0427 E6E0
                                             :Form 32 byte boundry
                      ANI
                              OEOH
0429 6F
                      VOM
                              L,A
042A E5
                      PUSH
                              Η
                              C,32
042B OE20
                      IVM
042D 1A
               SLOOP:
                      LDAX
                              D
042E 77
042F 23
0430 13
                      VOM
                              M,A
                      INX
                              Η
                      INX
                              D
0431 OD
                      DCR
                              C
0432 C22D04
                              SLOOP
                      JNZ
0435 E1
                      POP
0436 0600
                      IVM
                              B,0
0438 3A4000
                     LDA
                              BASE
043B C607
                      ADI
                              GRPSEL
043D CDADO7
                      CALL
                              OUTPUT
0440 7D
                      VOM
                              A,L
0441 F61E
                      ORI
                              D4+LTIM+ADDI+SNGL
0443 47
0444 3A4000
0447 C604
                      MOV
                              B,A
                      LDA
                              BASE
                      ADI
                              PICO
```

```
O449 CDADO7
O44C 44
O44D 3A4OOO
O450 C6O5
                         CALL
                                   OUTPUT
                         VOM
                                   B,H
                                   BASE
                         LDA
                          ADI
                                   PIC1
                          CALL
                                   OUTPUT
0452 CDAD07
                                   B, OFFH
                         IVM
C 5 06FF
7 3A4000
                                   BASE
                          LDA
                          ADI
                                   PIC1
045A C605
                                   OUTPUT
O45C CDADO7
                          CALL
                 ;* End of 8259 initialization
                                                     ;Select group zero
045F 3A4000
                          LDA
                                   BASE
0462 C607
                          ADI
                                   GRPSEL
                          IVM
                                   B,0
0464 0600
0466 CDAD07
                          CALL
                                   OUTPUT
                                                     ;Get base I/O port
0469 3A4000
                          LDA
                                   BASE
                                                     ; Low bit on restore, others high
046C 067F
                          IVM
                                   B.OFFH-RSTBIT
O46E CDADO7
                                   OUTPUT
                                                     ;Output data in register B
                          CALL
                                                     :Base I/O port
0471 3A4000
                         LDA
                                   BASE
                                   B,-1
                                                     ;Output Restore bit high
0474 06FF
                          IVM
0476 CDAD07
                                   OUTPUT
                                                     ;Output data in register B
                         CALL
0479 2A4300
                                   DSPACE
                                                     ;Characters per inch
                          LHLD
047C EB
                                                     :DE = characters per inch
                          XCHG
047D 217800
                                                     :HL = maximum increments per inch
                         LXI
                                   H.HINC
                                                     ;Divide Hl by DE
0480 CDC207
                          CALL
                                   HLDDE
                                                     ;Save hmi = 120/(characters per inch
0483 224800
0486 2A4500
                          SHLD
                                   HMI
                                                     ;Lines per inch
                          LHLD
                                   DLINES
                                                    ;DE = lines per inch
0489 EB
                          XCHG
                                                    ;HL = MAximum increments per inch
048A 213000
                                   H, VINC
                          LXI
                          CALL
                                   HLDDE
                                                    ;Divide HL by DE
049D CDC207
                                   IMV
                                                     ; Save vmi = 48/(lines per inch)
                          SHLD
   J 224A00
                                                     Other variables default to zero
0493 210000
                          LXI
                                   H,O
0496 224000
                                   VPOS
                          SHLD
0499 224E00
                          SHLD
                                   DLVPOS
049C 225000
049F 225200
                                   HPOS
                          SHLD
                                   DLHPOS
                          SHLD
04A2 225400
                          SHLD
                                   LMAR
O4A5 AF
                          XRA
04A6 325600
                          STA
                                   DIRFLG
04A9 325700
04AC 325800
04AF 325A00
                          STA
                                   GRHFLG
                                   ESCFLG
                          STA
                          STA
                                   HNDFLG
04B2 21FB00
04B5 229101
                                                     :Zero the command queue
                          LXI
                                   H, QUEUE
                                   QUETOP
                          SHLD
04B8 229301
                                   QUEBOT
                          SHLD
                                                     ;Specific end of interupt 6
04BB 0666
                          IVM
                                   B.E016
04BD 3A4000
04CO C604
                          LDA
                                   BASE
                          ADI
                                   PICO
                          CALL
                                   OUTPUT
O4C2 CDADO7
                                                     ;Get the interupt mask bits
04C5 3A4OOO
                          LDA
                                   BASE
0408 0605
                          ADI
                                   PIC1
O4CA CDB407
                          CALL
                                   INPUT
O4CD E6BF
                                                     ; Enable the daisy port interupt
```

ANI

OFFH-IMASK

```
04CF 47
                    MOV
                           B,A
04D0 3A4000
04D3 C605
                           BASE
                    LDA
                    ADI
                           PIC1
O4D5 CDADO7
                    CALL
                           OUTPUT
                                          ;Output the daisy port interupt mask
                                          ; Ok for interupts now
04D8 FB
                    ΕI
             ;*
                                                                       *
                Clear all tab stops.
             ******************
                                                 ;Beginning of tab stop array;Number of tab stops
04D9 215B00
             NOTABS: LXI
                           H. TABSTP
04DC 11A000
                    LXI
                           D, NUMTABS
04DF 3600
04E1 23
                                                 ;Reset the tab
             NOTBLP: MVI
                           M,O
                    INX
                           H
                                                 ; Next tab stop
04E2 1B
04E3 7B
                    DCX
                           D
                                                 ; Update repeat count
                    MOV
                           A,E
                                                 ;Test for zero
04E4 B2
                    ORA
                           D
04E5 C2DF04
                    JNZ
                           NOTBLP
                                                 ;Continue zeroing
04E8 C9
                    RET
             ;*
             ;* Noint should never be executed. If it is then just die.
                                                                      ¥
             *******************
04E9 C3E904
             NOINT:
                    JMP
                           NOINT
                                                 ;Die in jump self
             ;*
             ;* Pwint is the interupt service routine for the Hityp II.
                                                                      *
             ;* Remember: interupts are disabled.
             ********************
O4EC 32D701
O4EF 22D501
             PWINT:
                    STA
                           AFSAVE
                                          ; Save the acumulator
                                          ;Save HL
                    SHLD
                           HLSAVE
04F2 17
04F3 210000
04F6 39
04F7 31F801
04FA E5
                    RAL
                                          ;Get the carry into register A
                    LXI
                           H,O
                    DAD
                           SP
                                          ;Get the Stack pointer
                    LXI
                           SP. STACK
                                          ;Set up new stack
                                          ;Save old stack pointer
                    PUSH
O4FB 1F
                    RAR
                                          ;Restore the carry
04FC 3AD701
                    LDA
                           AFSAVE
                                          ;Get original contents of acumulator
04FF F5
                    PUSH
                                          ;Save acc
                           PSW
0500 2AD501
                    LHLD
                           HLSAVE
                                          ;Get original contents of HL
0503 E5
                    PUSH
                           Η
                                          ;Save HL
0504 C5
                    PUSH
                           В
                                          ;Save BC
0505 D5
                    PUSH
                           D
                                          ;Save DE
0506 3A4000
                    LDA
                           BASE
                                          ;Select group zero
0509 C607
                    ADI
                           GRPSEL
050B 0600
                    MVI
                           B,0
```

O5OD CDADO7

CALL

OUTPUT

```
;Get bottom of queue
                              QUEBOT
0510 2A9301
                      LHLD
0513 EB
                      XCHG
                              QUETOP
                                              ;Get top of queue
0514 2A9101
                      LHLD
                                              ; Is there anything in the queue?
0517 CDE203
                      CALL
                              HLCDE
                                              ; No, queue is empty
                              EMPTY
051A CA4C05
                      JZ
                                              :Get the next character
                      VOM
                              C,M
 D 4E
0, E 23
                                              ;Bump queue pointer
                      INX
                                              ; Save the adjusted queue top
                              QUETOP
051F 229101
                      SHLD
                              D.QUEUE+MAXCHRS; Address of byte past queue
0522 119101
                      LXI
0525 CDE203
                                              ; Need to wrap ?
                      CALL
                              HLCDE
0528 023105
                      JNZ
                              PWDON
                              H.QUEUE
                                              :Adjust queue top
052B 21FB00
                      LXI
052E 229101
                              QUETOP
                      SHLD
                                              : Process the character
0531 CD6805
              PWDON:
                      CALL
                              DIABLO
              INTRET: MVI
                              B, E016
                                              :End of interupt service routine
0534 0666
0536 3A4000
                      LDA
                              BASE
0539 C604
                      ADI
                              PICO
                              OUTPUT
053B CDADO7
                      CALL
053E D1
                      POP
                              D
                                              ;Restore DE
                                              ;Restore BC
                              В
053F C1
                      POP
                                              ;Get original HL
                      POP
                              Η
0540 E1
                              PSW
                                              ;Restore PSW
0541 F1
                      POP
                                              ;Save HL
0542 22D501
                      SHLD
                              HLSAVE
0545 E1
                      POP
                                              ; Get original SP
                                              ;Restore original SP
0546 F9
                      SPHL
                                              ;Restore HL
0547 2AD501
                      LHLD
                              HLSAVE
054A FB
                                              :Turn interupts back on
                      ΕI
054B C9
                      RET
                                              :Go back
               :* Empty turns off the print wheel interupt mask bit if the
                                                                             ¥
               ;* character queue is empty when an interupt occurs.
                  **<del>**********************</del>
                                              :Print any remaining motion
054C CD7808
               EMPTY:
                      CALL
                              PAPER
                      CALL
                              CARRG
054F CD0408
0552 3A4000
0555 C605
                      LDA
                              BASE
                                              ;Base of Mult I/O
                                              ;Get the interupt mask register
                      ADI
                              PIC1
                                              ; Read the current mask
0557 CDB407
                      CALL
                              INPUT
                                              ;Turn on the bit
                              IMASK
055A F640
                      ORI
                                              ;Data into B
                              B,A
055C 47
                      MOV
                                              ; Put the mask back
                              BASE
055D 3A4000
                      LDA
0560 C605
                      ADI
                              PIC1
                              OUTPUT
0562 CDAD07
                      CALL
0565 C33405
                      JMP
                              INTRET
               ;*
               ;* Diablo does all of the character decoding, escape sequences
                                                                             *
               ;* forward, backward, etc. The list of escape sequences, and
               ;* special characters recognized is:
                                                                             *
```

ignored

ignored

adel

anul

×

```
ignored (when received)
      aack
                                                            ×
                      ignored
      abel
      aff
                      form feed
      aetx
                      etx/ack handshake
      aht
                      horizontal tab
                      line feed
      alf
      asp
                      space
      abs
                      backspace
      acr
                      carriage return
      aesc 0
                      ignored
      aesc 1
                      set tab stop at current print position
      aesc 2
                     clear all tab stops
      aesc 3
                     graphics mode on
                                                            *
                     graphics mode off
      aesc 4
      aesc 5
                     forward print
      aesc 6
                     backward print
                     clear tab stop
      aesc 8
      aesc 9
                     set left margin
      aesc A
                     ignored
      aesc B
                     ignored
                     negative half line feed
      aesc D
                     half line feed
      aesc U
                     negative line feed
      aesc alf
                     absolute horizontal tab
      aesc aht c
                     absolute vertical tab
      aesc avt c
      aesc ars c
                     set vmi
                     set hmi
      aesc aus c
************************
```

```
0568 79
                 DIABLO: MOV
                                   A,C
                                                     ; Get the character to print
0569 E67F
                          ANI
                                   7FH
                                                     ;Strip off parity
056B C8
                         RZ
056C FE7F
                         CPI
                                   ADEL
                                                     ; Ignore delete
056E C8
                         RZ
056F 4F
                         MOV
                                   C,A
                                                     ;Save character
0570 3A5800
0573 21A205
                         LDA
                                   ESCFLG
                          LXI
                                   H, LEVELO
                                                     ;Level zero characters
0576 A7
0577 79
                          ANA
                                   Α
                         MOV
                                   A,C
                                                     ;Scan for char in A
0578 CA8D05
                         JZ
                                   LOOKUP
                                                     ;Look up activity for this character
057B 3A5800
057E 21BD05
                         LDA
                                   ESCFLG
                         LXI
                                   H, LEVEL1
                                                     ;Single character escae sequences
0581 FE1B
                         CPI
                                   AESC
0583 79
                         MOV
                                   A,C
                                                     ;Scan for char in A
0584 CA8D05
                         JZ
                                   LOOKUP
                                                     ; Execute single level escape sequenc
0587 21FC05
058A 3A5800
                         LXI
                                   H, LEVEL2
                                                     :Two character escape sequence
                         LDA
                                   ESCFLG
```

```
:Test if end of table
058D 35
               LOOKUP: DCR
                                M
058E 34
058F CA9C05
                        INR
                                M
                                                 ; Execute the default function
                                GOTHER
                        JZ
                                                 Otherwise test for a match
0592 BE
                        CMP
0593 CA9CO5
                        JZ
                                GOTHER
6 23
6 23
6 24
6 23
                                                 ;Bump over character
                        INX
                                Η
                                Η
                                                 :Bump over function address
                        INX
0598 23
                                Η
                        INX
0599 C38D05
                                LOOKUP
                        JMP
059C 23
                                                 :Bump over character
               GOTHER: INX
                                Η
                                                 :Get low byte of function address
059D 7E
                        MOV
                                A,M
059E 23
                                Η
                        INX
                                                 Get high byte of function address
059F 66
                                H.M
                        MOV
                                                 ;Form Address of function
05A0 6F
                        VOM
                                L.A
05A1 E9
                                                 :Execute it
                        PCHL
               Each of the following tables contains entries of the form:
                                                                                  ×
                        1 byte character to match
                                                                                  ×
                        2 bytes of address to execute
                ;* terminated by a first byte of O.
                                                                                  ×
                ********************
05A2 1B
               LEVELO: DB
                                AESC
                                                 :Beginning of an escape sequence
05A3 OBO6
                        DW
                                DOAESC
05A5 OC
                        DB
                                AFF
05A6 7F07
                        DW
                                DOAFF
                                                 ;Form feed
05A8 03
                        DB
                                AETX
05A9 1006
                                DOAETX
                        DW
  1B 09
                        DB
                                AHT
05AC 5507
                                DOAHT
                                                 ;horizontal tab
                        DW
05AE OA
                        DB
                                ALF
05AF 1606
                        DW
                                DOALF
                                                 :Line feed
05B1 20
05B2 3A06
                        DB
                                ASP
                        DW
                                DOASP
                                                 :Space
05B4 08
                        DB
                                ABS
                        DW
                                DOABS
                                                 :Back space
05B5 5906
05B7 OD
                        DB
                                ACR
                        DW
                                DOACR
                                                 :Carriage return
05B8 6206
05BA 00
                        DB
05BB 7E06
                        DW
                                DOCHAR
                                                 ;Any other character
                                111
               LEVEL1: DB
05BD 31
05BE 3007
                                                 ;Set horizontal tab
                        DW
                                SETHTAB
0500 32
                        DB
                                121
                                                 :Clear all horizontal tabs
05C1 9406
                        DW
                                CLRALL
0503 33
0504 9006
                                131
                        DB
                        DW
                                SETGRP
                                                 :Graphics mode
0506 34
0507 A406
                        DB
                                141
                                CLRGRP
                                                 ;Clear graphics mode
                        DW
0509 35
050A AB06
                                151
                        DB
                                CLRDIR
                                                 ;Forward printing
                        DW
05CC 36
                        DB
                                161
05CD B206
                                SETDIR
                                                 ;Backward printing
                        DW
```

```
05CF 38
                       DB
                               181
05D0 4D07
05D2 39
                       DW
                               CLRHTAB
                                              ;Clear horizontal tab
                       DB
                               191
                              SETLMAR
05D3 BA06
                       DW
                                              ;Set left margin
05D5 30
                       DB
                               '0'
05D6 9706
                              FUNC1
                       DW
                                              ; No operation level 1
05D8 41
                       DB
                               'A'
05D9 9706
                              FUNC1
                       DW
05DB 42
                       DB
                               'B'
05DC 9706
                      DW
                              FUNC1
05DE 61
                      DB
                              'a'
05DF 9706
                              FUNC1
                       DW
05E1 62
                      DB
                              'b'
05E2 9706
                       DW
                              FUNC1
05E4 44
05E5 E506
                       DB
                              'D'
                       DW
                              NEGHLF
                                              ; Negative half line feed
05E7 55
                      DB
                              יטי
05E8 DC06
                      DW
                              POSHLF
                                              ;Half line feed
O5EA OA
                      DB
                              ALF
05EB 2E06
                      DW
                              NEGLF
                                              ; Negative line feed
05ED 09
                      DB
                              AHT
05EE 0B06
                      DW
                              SETTWO
                                              ;Two character escape sequence
05FO OB
                      DB
                              AVT
05F1 OB06
                      DW
                              SETTWO
05F3 1E
                      DB
                              ARS
05F4 OB06
                      DW
                              SETTWO
05F6 1F
                      DB
                              AUS
05F7 OB06
                      DW
                              SETTWO
05F9 00
                      DB
                              0
05FA 9706
                      DW
                              FUNC1
              LEVEL2: DB
05FC 09
                              AHT
05FD FC06
                      DW
                              ABSHTAB
                                              ;Absolute horizontal tab
O5FF OB
                      DB
                              TVA
0600 1807
                      DW
                              ABSVTAB
                                              :Absolute vertical tab
0602 1E
                      DB
                              ARS
0603 0806
                              SETVMI
                      DW
0605 1F
                      DB
                              AUS
0606 D206
                      DW
                              SETHMI
0608 00
                      DB
                              0
0609 9706
                      DW
                              FUNC2
               ;* The following routines execute escape sequences, etc.
               SETTWO:
060B 79
              DOAESC: MOV
                              A,C
                                              ;Get the escape character
0600 325800
                              ESCFLG
                      STA
060F C9
              FUNCO:
                      RET
0610 3EFF
              DOAETX: MVI
                              A, OFFH
                                              ;Set the handshake flag
0612 325900
                      STA
                              ETXFLG
0615 09
                      RET
```

0616 CD		DOALF:	CALL	LFVMI	;Get line feed vmi
0619 EB 061A 2A	4E00	ADJVP:	XCHG LHLD	DLVPOS D	;Get vertical motion displacement
061D 19 ← E 22 し∠1 C9	4E00		DAD SHLD RET	DLVPOS	
0622 3A 0625 A7		LFVMI:	LDA ANA	GRHFLG A	
0626 21 0629 CO	0100		LXI RNZ	H,1	;Only 1/48 if in graphics mode
062A 2A 062D C9	4A00		LHLD RET	VMI	;Get vertical motion index
062E CD 0631 CD 0634 CD 0637 C3	BA07 1906	NEGLF:	CALL CALL CALL JMP	LFVMI NEGHL ADJVP FUNC1	;Get line feed vmi
063A CD 063D 3A	5600	DOASP: SPDIR:	CALL LDA	SPHMI DIRFLG	;Get space horizontal motion ;Forward or backwards ?
0640 A7 0641 C4 0644 EB 0645 2A 0648 19 0649 22 064C C9	BA07 5200 5200	ADJHP:	ANA CNZ XCHG LHLD DAD SHLD RET	A NEGHL DLHPOS D DLHPOS	; Negate HL; Adjust Horizontal position; Get current adjustment; Update it; And save
064D 3A 50 A7 0651 21 0654 C0 0655 2A 0658 C9	0200 .4800	SPHMI:	LDA ANA LXI RNZ LHLD RET	GRHFLG A H,2 HMI	;In graphics mode ? ;Only 1/60 if in graphics mode
0659 CI 065C CD 065F C3	BAO7	DOABS:	CALL CALL JMP	SPHMI NEGHL SPDIR	;Space increment ;Negative to start with ;Adjust backwards
0662 AF 0663 32 0666 32 0669 2A 066C EE 066D 2A 0670 CD 0673 22 0676 3A 0679 A7 067A C2 067D C9	25600 25700 35000 35400 35400 35200 34700	DOACR:	XRA STA STA LHLD XCHG LHLD CALL SHLD LDA ANA JNZ RET	A DIRFLG GRHFLG HPOS  LMAR HLMDE DLHPOS AUTOLF A DOALF	;Forward printing ;No graphics mode ;Get current offset ;Get left margin ;Don't move yet though ;In Auto line feed mode ? ;Do line feed also
067E 69		DOCHAR:	MOV MVI	L,C H,O	

0681 CDBE08	CALL	WHEEL	;Print the character in register C;Don't move if in graphics mode
0684 3A5700	LDA	GRHFLG	
0687 A7	ANA	A	
0688 210000	LXI	H,O	
068B C23D06	JNZ	SPDIR	
068E 2A4800	LHLD	HMI	
0691 C33D06	JMP	SPDIR	
0694 CDD904	CLRALL: CALL FUNC2:	NOTABS	;Clear all horizontal tabs
0697 AF 0698 325800 069B C9	FUNC1: XRA STA RET	A ESCFLG	;Clear escape sequence flag
069C 3E01	SETGRP: MVI	A,1	;Set graphics mode on
069E 325700	STA	GRHFLG	
06A1 C39706	JMP	FUNC1	
06A4 AF	CLRGRP: XRA	A	;Turn graphics mode off
06A5 325700	STA	GRHFLG	
06A8 C39706	JMP	FUNC1	
06AB AF	CLRDIR: XRA	A	;Forward print mode
06AC 325600	STA	DIRFLG	
06AF C39706	JMP	FUNC1	
06B2 3E07	SETDIR: MVI	A,A	;Set backward printing mode
06B4 325600	STA	DIRFLG	
06B7 C39706	JMP	FUNC1	
06BA 2A5000 06BD EB	SETLMAR: LHLD XCHG	HPOS	;Get current position
06BE 2A5200	LHLD	DLHPOS	;Get offset
06C1 19	DAD	D	
06C2 225400	SHLD	LMAR	
06C5 C39706	JMP	FUNC1	
06C8 69 06C9 2600 06CB 2B 06CC 224A00 06CF C39706	SETVMI: MOV MVI DCX SHLD JMP	L,C H,O H VMI FUNC2	;Set the motion index
06D2 69 06D3 2600 06D5 2B 06D6 224800 06D9 C39706	SETHMI: MOV MVI DCX SHLD JMP	L,C H,O H HMI FUNC2	
06DC CDF106	POSHLF: CALL	HLFVMI	;Half line feed vmi
06DF CD1906	CALL	ADJVP	
06E2 C39706	JMP	FUNC1	
06E5 CDF106	NEGHLF: CALL	HLFVMI	; Negative half line feed
06E8 CDBA07	CALL	NEGHL	
06EB CD1906	CALL	ADJVP	

06EE	c39706		JMP	FUNC1	
06F4 06F5	B7 1F 67 7D 1F 6F	HLFVMI: DIVID2:		VMI A,H A H,A A,L L,A	;Get vmi for full line feed ;High byte ;Clear the carry
	1600	ABSHTAB	MOV MVI DCX CALL JMP	E,C D,O D NEWDLH FUNC2	;Absolute horizontal tab ;Form 16 bit tab column
0709 0700 070D 0710 0711	2A5000 EB CDDB03 225200	NEWDLH:	LHLD CALL XCHG LHLD XCHG CALL SHLD RET	HMI HLTDE HPOS HLMDE DLHPOS	;Multiply by hmi ;And subtract current horizontal pos
071B 071C F 0722 0723 0726 0727 072A	1600 1B 2A4A00 CDEA07 EB 2A4C00	ABSVTAB	MOV MVI DCX LHLD CALL XCHG LHLD XCHG SHLD JMP	E,C D,O D VMI HLTDE VPOS HLMDE DLVPOS FUNC2	;Absolute vertical tab ;Multiply by vmi ;And subtract the current vertical p
0733	CD3807 3601 C39706	SETHTAB	: CALL MVI JMP	TABCOL M,1 FUNC1	;Set horizontal tab
073B 073C 073F 0740 0741 0744 0745	2A5200 19 EB 2A4800 EB CDC207 115B00 19	TABCOL:	LHLD XCHG LHLD DAD XCHG LHLD XCHG CALL LXI DAD RET	HPOS DLHPOS D HMI HLDDE D, TABSTP D	;Compute address of current characte ;Get logical position ;And divide by hmi to get character ;Index into the tab stop array
074D	CD3807	CLRHTAB	: CALL	TABCOL	;Clear horizontal tab

```
0750 3600
                       IVM
                               M,0
0752 C39706
                       JMP
                               FUNC1
0755 CD3807
               DOAHT:
                       CALL
                               TABCOL
                                                ;Get current tab column
0758 11FB00
                               D, TABSTP+NUMTABS
                       LXI
075B 23
               TABLOP: INX
                               Η
                                                ;Start with next position
075C CDE203
                               HLCDE
                       CALL
075F D27107
0762 7E
0763 A7
                       JNC
                               TOFAR
                                                ; Past last tab
                       MOV
                               A,M
                                                ; Get value of current column
                       ANA
                                                :Test if it is set
                               Α
0764 CA5B07
                       JZ.
                               TABLOP
0767 115B00
                       LXI
                               D, TABSTP
                                                ;Subtract off array address
O76A CDDBO3
                       CALL
                               HLMDE
076D EB
                       XCHG
076E C30607
                       JMP.
                               NEWDLH
0771 2A5000
               TOFAR:
                       LHLD
                               HPOS
0774 EB
                       XCHG
0775 213006
                       LXI
                               H, MAXRGT
0778 CDDB03
                       CALL
                               HLMDE
077B 225200
                       SHLD
                               DLHPOS
077E C9
                       RET
077F 2A4100
               DOAFF:
                       LHLD
                               DFRMLN
                                                ;Multiply forms length by 48
0782 113000
                       LXI
                               D.48
0785 CDEA07
                       CALL
                               HLTDE
0788 110A00
                       LXI
                               D,10
078B CDC207
                       CALL
                               HLDDE
                                                ;And divide it by 10
078E E5
                       PUSH
                                                ;Save this result
                               Н
078F 2A4C00
                               VPOS
                                                ;Get logical vertical position
                       LHLD
0792 EB
                       XCHG
0793 2A4E00
                       THTD
                               DLVPOS
0796 19
                       DAD
                               D
0797 D1
                       POP
                               D
0798 D5
                       PUSH
                               D
                                                ;Get copy of forms length
0799 CDC207
079C EB
                       CALL
                               HLDDE
                                                :HL mod DE
                       XCHG
079D D1
                       POP
                               D
079E EB
                       XCHG
079F CDDB03
                       CALL
                               HLMDE
07A2 EB
                       XCHG
07A3 2A4E00
                       LHLD
                               DLVPOS
07A6 19
                       DAD
                               D
07A7 224E00
                               DLVPOS
                       SHLD
07AA C37808
                       JMP
                               PAPER
               Output the data in register B to the port in register A.
                  ****************************
                               OUTNUM
07AD 32B207
                                                ; Put port number in the instruction
               OUTPUT: STA
07во 78
                       MOV
                               A,B
                                                ;Data to register A.
07B1 D300
                                                ;Self modified to port number
                       OUT
                               0
07B2 =
               OUTNUM
                       EQU
                               $-1
07B3 C9
                       RET
```

```
*
                 Input from the port in register A.
                                                                             *
              ; Put port number in the instruction
                              INNUM
07B4 32B807
                      STA
              INPUT:
                                             ;Self modified port number
07B7 DB00
                              0
                      IN
07B8 =
              INNUM
                      EQU
                              $-1
07B9 C9
                      RET
                                ************************
                                                                            *
                 Neghl forms the twos complement of HL.
                                                                             ×
07BA 7C
              NEGHL:
                      MOV
                              A,H
O7BB 2F
                      CMA
07BC 67
                      MOV
                              H,A
O7BD 7D
                      MOV
                              A,L
O7BE 2F
                      CMA
07BF 6F
                      MOV
                              L,A
07CO 23
                              H
                      INX
07C1 C9
                      RET
              ;*
              ;* Divide the number in HL by the number in DE. Return the
              ;* quotient in HL and the remainder in DE.
                        ******************
                                              ;Start by negating DE and
07C2 7A
              HLDDE:
                      MOV
                              A,D
                                                     moving the left operand to B
07C3 2F
                      CMA
07C4 47
                      MOV
                              B,A
07C5 7B
                      MOV
                              A,E
07C6 2F
                      CMA
07C7 4F
                      VOM
                              C,A
0708 03
                      INX
                              В
                                             ;Repeat count in reg A
07C9 3E10
07CB 110000
                      MVI
                              A,16
                      LXI
                              D,0
                                              ; Initial remainder is zero
                                              ;Test if done
07CE 3D
              DIV3:
                      DCR
                              Α
                                              ;All done ?
07CF F8
                      RM
07D0 29
                      DAD
                              Η
                                              :Shift right operand to the left
07D1 EB
                      XCHG
07D2 F5
                      PUSH
                              PSW
                                              ;Save carry
                                              ;Shift left operand to the left
07D3 29
                      DAD
                              Η
                      POP
                              PSW
07D4 F1
                      JNC
                              DIV1
                                             ;Does it fit ?
07D5 D2D907
07D8 23
                      INX
                              Η
07D9 E5
              DIV1:
                      PUSH
                              Η
07DA 09
                      DAD
                              В
                      JNC
                              DIV2
07DB D2E507
```

O7DE EB

XCHG

```
07DF 23
                      INX
                             Η
07E0 E3
07E1 E1
                      XTHL
                      POP
                             Η
07E2 C3CE07
                      JMP
                             DIV3
07E5 E1
              DIV2:
                      POP
                             Η
07E6 EB
                      XCHG
07E7 C3CE07
                      JMP
                             DIV3
                                                                           ¥
                 Multiply the contents of HL by the contents of DE.
                          *******************************
O7EA 4D
              HLTDE:
                      MOV
                             C,L
07EB 44
                      MOV
                             В,Н
07EC 210000
                      LXI
                             н,о
07EF 78
              MULT:
                      MOV
                             A,B
07F0 B1
                      ORA
07F1 C8
                      RZ
07F2 78
                      MOV
                             A,B
07F3 B7
                      ORA
                             Α
07F4 1F
                      RAR
07F5 47
                             B,A
                      MOV
07F6 79
                      MOV
                             A,C
07F7 1F
                      RAR
07F8 4F
                      MOV
                             C,A
07F9 DC0208
                      CC
                             DADDE
O7FC EB
                      XCHG
07FD 29
07FE EB
                      DAD
                             Η
                      XCHG
O7FF C3EFO7
                      JMP
                             MULT
0802 19
              DADDE:
                      DAD
0803 09
                      RET
              ;* The routines below actually interface to the printer,
                                                                           ×
                                                                           ×
                 causing paper feed, carriage, and print wheel motion.
              0804 2A5200
              CARRG:
                      THTD
                             DLHPOS
                                             ;Check for any accumulated motion
                      MOV
0807 7C
                             A,H
0808 B5
                      ORA
                             L
0809 C8
                      RZ
080A 2A5000
                             HPOS
                                             :Check for to much motion
                      THTD
OSOD EB
                      XCHG
080E 2A5200
                             DLHPOS
                      LHLD
0811 19
                      DAD
                             D
0812 7C
0813 A7
                             A,H
                      MOV
                      ANA
                             Α
0814 F22008
                             LFTOK
                      JΡ
0817 2A5000
                      THTD
                             HPOS
081A CDBA07
                      CALL
                             NEGHL
081D 225200
                      SHLD
                             DLHPOS
```

```
HPOS
0820 2A5000
                 LFTOK:
                          LHLD
                          XCHG
0823 EB
                                   DLHPOS
0824 2A5200
                          LHLD
                          DAD
0827 19
                                    D, MAXRGT
                          LXI
0828 113006
                          CALL
                                   HLCDE
 B CDE203
                                   RGTOK
CUZE DAZEO8
                          JC
                                                       :Otherwise move only to maxright
                                   HPOS
                          LHLD
0831 2A5000
                          XCHG
0834 EB
0835 213006
                                   H, MAXRGT
                          \Gamma XI
                                   HLMDE
0838 CDDB03
                          CALL
                          SHLD
083B 225200
                                    DLHPOS
                                                       :Update the horizontal position
                 RGTOK:
                                    HPOS
083E 2A5000
                          LHLD
                          XCHG
0841 EB
0842 2A5200
                          LHLD
                                    DLHPOS
0845 19
                          DAD
0846 225000
                           SHLD
                                    HPOS
                                                       :check if required motion is to the
                                    DLHPOS
0849 2A5200
084C 7C
                          THTD
                          VOM
                                    A,H
                           ANA
084D A7
                                    C.0
084E 0E00
                          IVM
0850 F25808
                                    PÓSH
                           JΡ
0853 CDBA07
0856 OE04
                          CALL
                                    NEGHL
                                    C, DATA11
                           IVM
0858 EB
                 POSH:
                           XCHG
0859 210000
0850 225200
085F 3B
                                    Н,О
                           LXI
                                    DLHPOS
                                                       :Reset the horizontal increment
                           SHLD
                           XCHG
                           VOM
0860 7D
                                    A,L
                           ANI
                                    1
D861 E601
                                    NOHHLF
                                                       ; No half spaces
h863 CA6A08
                           JZ
<sup>14</sup> 36 79
                           VOM
                                    A,C
                                    DATA12
0867 F608
                           ORI
0869 4F
                           MOV
                                    C,A
086A CDF406
                 NOHHLF: CALL
                                    DIVID2
                           MOV
                                    A,H
086D 7C
086E E603
                           ANI
                                    DATA910
0870 B1
                           ORA
0871 67
0872 112010
                           MOV
                                    H,A
                                    D, CRSTRD
                           LXI
0875 030908
                           JMP
                                    CMND
                                    DLVPOS
                                                       :Check for any paper motion
                 PAPER:
0878 2A4E00
                           LHLD
087B 7C
087C B5
                           VOM
                                    A,H
                                    L
                           ORA
087D C8
                                                       :No motion
                           RZ
                           MOV
087E 7C
                                    A,H
087F A7
0880 OEOO
                           ANA
                                    Α
                                    0,0
                           IVM
                                    POSV
0882 F28A08
                           JΡ
0885 CDBA07
                           CALL
                                    NEGHL
0888 0E04
                                    C, DATA11
                           IVM
                  POSV:
                           MOV
                                    А,Н
088A 7C
                           ANI
                                    DATA910
088B E603
088D B1
                           ORA
                                    C
                           MOV
                                    H,A
088E 67
```


```
088F E5
                         PUSH
                                  Η
                                                    ;Save paper motion
0890 2A4C00
                         LHLD
                                  VPOS
0893 EB
                         XCHG
0894 2A4E00
                         LHLD
                                  DLVPOS
                                                    ;Get logical position
0897 19
                         DAD
0898 E5
                         PUSH
                                  Η
                                                    ;Save for now
0899 2A4100
                         LHLD
                                  DFRMLN
                                                    ; Get default form length
0890 113000
                                  D,48
                         LXI
089F CDEA07
                         CALL
                                  HLTDE
                                                    ;Multiply by 48
08A2 110A00
                         LXI
                                  D,10
08A5 CDC207
                         CALL
                                  HLDDE
                                                    ;Divide by 10
08A8 D1
                         POP
08A9 EB
                         XCHG
08AA CDC207
                         CALL
                                  HLDDE
                                                    ;Compute HL mod DE
OSAD EB
                         XCHG
08AE 224C00
                                  V POS
                         SHLD
                                                    ;Save new vertical position
08B1 210000
                         LXI
                                  H.O
08B4 224E00
                         SHLD
                                  DLVPOS
                                                    ;Reset vertical motion
08B7 E1
                         POP
08B8 111008
                         LXI
                                  D. PFSTRD
                                                    ; Paper feed strobe
                                  CMND
08BB C3C908
                         JMP
08BE E5
                WHEEL:
                         PUSH
                                  Η
08BF CD0408
                         CALL
                                  CARRG
                                                    ; Position the carriage first
0802 CD7808
                         CALL
                                  PAPER
0805 E1
                         POP
                                  Η
0806 114020
                         LXI
                                  D. PWSTRD
08C9 3A4000
                CMND:
                         LDA
                                  BASE
OSCC CDB407
                         CALL
                                  INPUT
OSCF A2
                         ANA
                                  D
08D0 CAC908
                         JZ
                                  CMND
08D3 7D
08D4 2F
                         VOM
                                  A,L
                         CMA
08D5 6F
                         MOV
                                  L,A
08D6 7C
08D7 E6OF
                         MOV
                                  A,H
                                  DATA910+DATA11+DATA12
                         ANI
08D9 2F
                         CMA
08DA 67
                         MOV
                                  H,A
08DB 3A4000
                         LDA
                                  BASE
08DE C601
                         ADI
                                  DAISY1
08E0 45
                         MOV
                                  B.L
OSE1 CDADO7
                                  OUTPUT
                         CALL
08E4 3A4000
                         LDA
                                  BASE
08E7 44
                         VOM
                                  B,H
OSES CDADO7
                         CALL
                                  OUTPUT
08EB 7C
                         MOV
                                  A,H
OSEC AB
                                  E
                         XRA
08ED 47
                         MOV
                                  B,A
08EE 3A4000
                         LDA
                                  BASE
O8F1 CDADO7
                         CALL
                                  OUTPUT
08F4 44
                         VOM
                                  B,H
08F5 3A4000
                         LDA
                                  BASE
08F8 C3AD07
                         JMP
                                  OUTPUT
08FB
                         END
```


DESCRIPTION	ITEM CODE	QUANTITY
Diode 1N3600 [1N914]	Ø28-1N36ØØ	1
Transistor 2N39Ø6	Ø28-2N39Ø6	2
Transistor 2N2222	Ø28-2N2222	ī
Regulator +5 volts	Ø28-78Ø5	2
Regulator +12 volt	Ø28-78L12	2 2
Regulator -12 volt	Ø28-79L12	2
Resistor 3.3 ohm 1/4w 5%	Ø3Ø-CØ2Ø5-Ø33	1
Resistor 1K ohm 1/4w 5%	Ø3Ø-CØ2Ø5-1Ø2	
Resistor 10K ohm 1/4w 5%	Ø3Ø-CØ2Ø5-1Ø3	
Resistor 100K ohm 1/4w 5%	Ø3Ø-CØ2Ø5-1Ø5	
Resistor 1.5K ohm 1/4w 5%	Ø3Ø-CØ2Ø5-152	2
Resistor 330 ohm 1/4w 5%	Ø3Ø-CØ2Ø5-331	
Resistor 3.3K ohm 1/4w 5%	Ø3Ø-CØ2Ø5-332	
Resistor 390 ohm 1/4w 5%	Ø3Ø-CØ2Ø5-391	
Resistor 4.7K ohm 1/4w 5% Resistor 560 ohm 1/4w 5%	Ø3Ø-CØ2Ø5-472	
Sip 180 1/8w 5% 8 pin	Ø3Ø-CØ2Ø5-561	
Sip 3.3K 1/8w 5% 8 pin	Ø3Ø-SØ1Ø5-181-Ø	
Sip 3.3K 1/8w 5% 8 pin Sip 3.3K 1/8w 5% 10 pin	Ø3Ø-SØ1Ø5-332-Ø	
Capacitor .1 uf mono cap	Ø3Ø-SØ1Ø5-332-1	
Capacitor 20pf silv mica	Ø33-MØØØ1C Ø33-SMØ2Ø	
Capacitor 33pf silv mica	Ø33-SMØ33	2 1
Capacitor 56pf silv mica	Ø33-SMØ56	1
Capacitor 100pf silv mica	Ø33-SM1ØØ	1
Capacitor 1 uf dip tant	Ø33-TDØ1Ø-35	10
Crystal 32.768 kilo hz	Ø37-KZ32.768	1
Crystal 18.432 mega hz	Ø37-MZ18.432	
Inductor 2.2 uh axial	Ø39-IND2.2	1
8 Position dip switch	Ø41-DSØ8	3
Slide-on connectors	Ø41-SLDJMP	2Ø
PCB Header sin str nhd 2	Ø43-Ø2SSF	1
PCB Header sin str nhd 3	Ø43-Ø3SSF	2
PCB Header sin str nhd 4	Ø43-Ø4SSF	
PCB Header din str nhd 14	Ø43-14DSF	1 3
PCB Header din rt> hd 26	Ø43-26DRH	3
PCB Header din rt> hd 50	Ø43-5ØDRH	1
Screw 632 x 5/ 16 pan phil	Ø96-Ø6X516PP	2
Hex nut 632	Ø98-Ø632HN	2
Heatsink low prof 3 fin	Ø94-LØ321	2
IC Socket 14 pin low prof	Ø39-SOCLP-14	9
IC Socket 16 pin low prof	Ø39-SOCLP-16	1Ø
IC Socket 20 pin low prof	Ø39-SOCLP-2Ø	9
IC Socket 24 pin low prof	Ø39-SOCLP-24	2 2
IC Socket 28 pin low prof	Ø39-SOCLP-28	2
IC Socket 40 pin low prof	Ø39-SOCLP-4Ø	3
I.C. 1458	Ø26-IC1458	4
I.C. 1489 [75189]	Ø26-IC1489	3
I.C. 1990 I.C. 25LS2521	Ø26-IC199Ø	1
I.C. 74LS02	Ø26-ICLS2521	1
I.C. 74LS02	Ø26-IC74LSO2	1
I.C. 74LS125	Ø26-IC74LS04	2
I.C. 74LS174	Ø26-IC74LS125	1
T.O. LINDILL	Ø26-IC74LS174	1


PARTS LIST, MULT/IO rev. 4


DESCRIPTION	ITEM CODE	QUANTITY
I.C. 74LS175	Ø26-IC74LS175	1
I.C. 74LS244	Ø26-IC74LS244	4
I.C. 74LS374	Ø26-IC74LS374	2
I.C. 74LS38	Ø26-IC74LS38	1
I.C. 74LS390	Ø26-IC74LS39Ø	2
I.C. 74LS42	Ø26-IC74LS42	1 .
I.C. 74LS75	Ø26-IC74LS75	1
I.C. 8131	Ø26-IC8131	2
I.C. 81LS95	Ø26-IC81LS95	1
I.C. 81LS96	Ø26-IC81LS96	1
I.C. 825Ø	Ø26-IC825Ø	3
I.C. 8259	Ø26-IC8259	1
I.C. 82S100 FPLA REV. 3.1	Ø26-IC82S1ØØ	1


COMPONENT LAYOUT/SCHEMATICS














```
A ACE INTERRUPT PROGRAMMING, 19 ADDRESSING RAM AND EPROM, 5 ADI, 37, 41 AEOI, 38
```

BANK SELECTION, 8
BATTERY BACKUP, 29
BAUD RATE, 14
BCD, 24
BUFFERED MODE, 37

CALENDAR CLOCK IDIOSYNCRACIES, 28
CALL ADDRESS INTERVAL (ADI), 37
CASCADE CABLE, 48
CLEARING CLOCK INTERRUPTS, 29
CLOCK COMMANDS, 25
CLOCK PORT, 25

DDRIVER ENABLE, 22

E EI, 34 EOI, 43 EPROM, 5 address, 6 EXTENDED ADDRESSING, 7

FORMAT OF THE 1990 TIME, 27 FULLY NESTED MODE, 34 FUNCTIONS OF THE GROUP SELECT PORT, 3

GENERATING AN OUTPUT STROBE, 23 GROUP PORT ASSIGNMENTS, 4

```
\overline{I}/O map,
ICW, 39
IN-SERVICE REGISTER (ISR),
INITIALIZATION CONTROL WORD 3 (ICW3),
                                        41
INITIALIZATION CONTROL WORD 4 (ICW4),
INITIALIZATION CONTROL WORDS 1 AND 2,
INTA/, 31, 38
INTERRUPT MASK REGISTER (IMR), 36
INTERRUPT REQUEST REGISTER (IRR),
IRR, 45
ISR, 45
Intel 8080, 31
TIM, 37, 41
MASTER/SLAVE MODE, 38
MICRO-PROCESSOR MODE, 37
NESTED MODE, 34
\overline{O}CW, 39
OPERATION CONTROL WORD 1 (OCW1),
OPERATION CONTROL WORD 2 (OCW2),
                                   43
OPERATION CONTROL WORD 3 (OCW3),
PHANTOM, 31
PIC INTERRUPT VECTORS, 32
   initializing,
                  39
POLLED MODE, 33
POWER ON JUMP, 9
PROGRAMMING THE 1990 CLOCK: SETTING THE, 26
PROGRAMMING THE 1990: READING THE TIME, 27
PROGRAMMING THE CLOCK: INTIALIZATION, 25
Phantom, 9
\overline{R}\emptyset, 5
Rl,
     5
RAM, 5
   address, 6
ROTATING PRIORITY - MODE A,
```

ROTATING PRIORITY - MODE B, 34

SAMPLE SERIAL I/O ROUTINES, 16 SNGL, 38 SPECIAL MASK MODE, 36

THE CLOCK PORT, 24
THE DAISY PORT AND INTERRUPTS, 23
THE TIMED INTERRUPT GENERATOR, 29
TIMING CONSTRAINTS, 29
TRIGGERED MODES, 37

 $\frac{\mathbf{Z}}{\mathbf{Z}}$ -80, 31

<u>a</u> addressing extended, 7

c
cascade, 38
clock, 25
clock architecture, 24
clock commands, 25
clock pinout, 25

 $\frac{\mathbf{d}}{\text{daisy port, 20}}$  disabling interrupts, 47

enable interrupts, 34
extended address
 disable, 6, 7

 $\frac{\mathbf{f}}{\mathbf{f}}$  clock, 27

group, 2
group select, 3

```
in-service register, 45
input
   parallel, 20, 22
interrupt acknowledge, 9
interrupt enable, 38, 45 interrupt mask, 36, 43
interrupt request register,
                            36, 45
interrupt vectors, 32
interrupts
   z-80, 31
mask, 36, 43
master, 48
        5
memory,
   address, 6
nibble, 24
parallel input, 22
parallel port, 20
polled mode, 45, 47
port address, 2
port select
   interrupt enable, 45
   group select,
   parallel, 20
ports
   assignment, 4
priority, 32, 33
program counter, 31
programming parallell ports,
\overline{r}am, 5
   address, 6
  bank select, 8
register
  mask, 36, 43
rotate mode, 44
```

setting the clock, 26 setting time, 24 shift register, 24

slave, 48

special mask mode, 45 specific EOI, 43 status registers, 45 PIC, 36 strobe, 24, 25 switch address, 6

vector address, 32, 40, 41 vectored interrupt lines, 32, 38

 $\frac{\mathbf{w}}{\text{wait}}$  state, 5