



3.2 Output Requirements

For description of voltages refer to Table 1. Output voltages as per Table 3. The subindices correspond to the pin numbers.

	<u>Upper Level</u>	<u>Lower Level</u>
V <sub>12, 16</sub>	Open	0 to 0.45 V
V <sub>13, 14</sub>	Open	0 to 0.45 V

3.2.2 Current Level

<u>Pin No.</u>	<u>Sinking Current</u>
12	< 110ma
13	< 40ma
14	< 40ma
16	< 25ma

TABLE I

<u>TERMINAL</u>	<u>DESCRIPTION</u>
V12	MR
V13	COM
V14	PWF
V15	KRSTH
V16	COR RT
V20	+ 12 RAW
V21	+ 5 RAW
V22	- 12 RAW

The subindex indicates the pin number.

3.2.3 TIMING REQUIREMENTS

See Table 2 and Figure 1.

Table 2

Timing	Unit in SECS	Note
T <sub>1</sub>	.3 to 1.2	At 5V <sub>out</sub> supply = 5 volts measured from the point where the slowest increasing voltage among V <sub>20</sub> , V <sub>21</sub> & V <sub>22</sub> pass the threshold level.
T <sub>2</sub>	> 100 X 10 <sup>-9</sup>	Measured from 50% point on leading edge of PWF and 50% point on leading edge of MR signals.
T <sub>3</sub>	> 20 X 10 <sup>-9</sup>	Measured from 0.8V point on positive going leading edge of MR and 50% point on negative going leading edge of Com.
T <sub>4</sub>	480ns to 4000 X 10 <sup>-9</sup>	Measured between 50% points on leading and trailing edge of Com.
T <sub>5</sub>	0 to 600μs	Measured from the point where the fastest decreasing voltage among V <sub>20</sub> , V <sub>21</sub> , and V <sub>22</sub> falls below threshold level. To 50% point on negative going PWF.
T <sub>6</sub>	300 to 1000 X 10 <sup>-6</sup>	Measured from 50% points on trailing edge of PWF and 50% point on trailing edge of MR.
T <sub>7</sub>	< 1000 X 10 <sup>-6</sup>	Measured between 50% points on the negative going transitions of KRSTH and MR.
T <sub>8</sub>	20 X 10 <sup>-9</sup> to 1000 X 10 <sup>-6</sup>	Measured from 0.8v point on the positive going leading edge of CORRT and 50% point on the negative going leading edge of Com.
T <sub>9</sub>	300 to 1000 X 10 <sup>-6</sup> (Reference)	Measured from 50% point on the trailing edge of PWF to 50% point on the trailing edge of CORRT.




Figure 1

Table 3 Ref. Sch. 315-0519393

Condition of the Circuit	Output Voltages
(1) -12V out = 0V, +5V out = 0.5V $V_{20}, V_{21}, V_{22} < V_{TH}$ ; +12V to be varied from 5.5V towards 12V.	$\overline{MR}$ i.e. $V_{12}$ to be @ low logic level
(2) -12V out = 0, +12V out = 5.5V $V_{20}, V_{21}, V_{22} < V_{TH}$ ; +5 out to be varied from .5 to 5.volts	$\overline{MR}$ i.e. $V_{12}$ to be at low logic level.
(3) +12V out = +12V  +5V out = +5V $V_{20}, V_{21}, V_{22} < V_{TH}$ -12V out to be varied from -1 to -12V.	Collector voltage of Q305 $\gg .5V$ Q306 $\ll .2V$ Q307 $\gg .5V$ Q308 $\ll .2V$ Q309 $\gg .5V$ Q310 $\ll .2V$
(4) -12V out = -12V +5V out = +5V $V_{20}, V_{21}, V_{22}, < V_{TH}$  +12V out to be varied from +2V towards +12V	$V_{14}$ and $V_{12}$ signals must be at low logic level when +12V out $\gg 5.5V$ .
(5) -12V out = -12V +12V out = +12V $V_{20}, V_{21}, V_{22}, < V_{TH}$ +5V out to be varied from 0 - towards 5 volt	Collector voltage of Q312 must be $\ll .8$ volts when 5V out supply level is at 0.5V
(6) +12V out = +12V +5V out = +5V $V_{20}, V_{21}, V_{22} > V_{TH}$ -12V out to be varied from -1V to -12V	Collector voltage of Q305 $\ll .2V$ and after basic delay of $T_1$ seconds collector of Q307 $\ll .2$ volt Q308 $\gg .5$ volt Q309 $\ll .2$ volt Q310 = +5 volt variation of -12 volt from -1 to -12 volt, shall not change the value of above voltages

4. DESCRIPTION OF OPERATION  
BLOCK DIAGRAM OPERATION

The functional diagram is shown in Figure 2. When the power is on and the preregulator output voltages increase above the predetermined values, the comparator outputs change from "Low" to "High". The "And" circuit "And's" them. Then the timing circuit starts the delay operation. At the end of the delay period, the slow triggering signal is amplified. The signal is delivered to the output driver (1) through the inverter. Then,  $\overline{PWF}$  is released from "Low". Similarly,  $\overline{MR}$  and  $\overline{COR RT}$  are released from "Low" through Nand (2) - output driver (2) and Nand (2) - output driver (3). The negative-going short pulse is shown at  $\overline{COMP}$  through one shot (3) - Nand (3).

When the power is OFF, the comparator output goes "Low". In this case, this signal is transferred to the output stages through And - timing - Amp without any delay operation. This signal is delivered to the output driver (1) through the inverter. But the state change of this gate is disabled for 100 $\mu$  sec by one-shot. And also with the Low-going comparator output, the triggering circuit triggers the one-shot (2) and delays grounding  $\overline{MR}$  and  $\overline{COR RT}$ .  $\overline{COMP}$  does not change the state at this stage.

The input  $\overline{KRSTH}$  with logic "0" state grounds  $\overline{MR}$  and  $\overline{COR RT}$  any time.




FIG. 2

4.0 DESCRIPTION OF OPERATION

Reference Schematic Diagram 315-0519393

Operation

12V supply biases all the inverting inputs of  $M_1$ ,  $M_2$  OP. amps at 2.4V by way of 2.4V zener diode CR 306. As long as voltages at non inverting inputs of op amps  $M_1$  and  $M_2$  are below 2.4V, outputs of  $M_1$  and  $M_2$  will be at level of negative supply voltage. Anode of the diodes CR 307, 308 and 309 will be negative with respect to ground. Voltage levels at non-inverting inputs of op amps are established through resistor divider networks R 329, R 330; R 325 and R 326. Under the above circumstances Q 305 is open, Q 306 is closed, Q 307 is open, Q 308 is closed, Q 309 is open and Q 310 is closed. Output of  $G_1A$  which is tied to input of  $G_2A$  is high. Single shot  $M_3A$  is connected for triggering from low going signal at input 11, so  $M_3A$  is not actuated and pin 9 of  $M_3$  (pin 2 of  $G_2A$ ) is at high logic and PWF = 0.

Q 312 is saturated on account of the base drive from 5V out supply via R 345. Collector of Q 312 is at low level and output of  $G_1C$  gate is at high level. Also output of  $G_2B$  is at high level. Q 313 is saturated, so MR is low. Output of  $G_1D$  i.e. CORRT is low. Com is at high level.

Power On

When 12V row voltage reaches a value 14.70V, 5V row voltage reaches value = 8.35 and -12V row achieves value equal to 2.47 volts, outputs of all the op amps switches towards 12V positive supply. All diodes CR 307, CR 308 and CR 309 will be back biased and voltage at the common point anode will be 8V as decided by the resistor divider network of R 332, R333. Q 305 gets the base drive via above resistor and gets saturated. Collector of Q 306 starts rising as decided by R 336 and C 306. The time capacitor C 306 takes to charge up to voltage = 1.4V in the basic delay in the circuit. At this level of voltage, CR 310, 311 and base emitter diode of Q 307 comes out of the cut in region and Q 307 tends to saturate. Q 308 gets opened, Q 309 tends to close removing base drive from Q 310, thus pulling collector of Q 310 to high level. At the instant when voltage at the input pin 5 of  $G_1A$  reaches towards  $V_{TH} - .9$ , output of  $G_1A$  will switch towards low level and output of  $G_2A$  i.e. PWF will switch to high level. Also when the voltage at pin 13 of  $G_2B$  reaches at the threshold level  $-9V$  output of  $G_2B$  switches to low level, thus initiating MR and CORRT signals.

PERFORMANCE SPECIFICATION  
605 MEMORY SAVE CIRCUIT

SPECIFICATION
315-0526407
REVISION B

## 4.0 CONT'd.

At the falling edge of the output of gate G<sub>1</sub>C or G<sub>2</sub>B, and rising edge of  $\overline{MR}$ , M<sub>3</sub>B will initiate 1 to 0 transition at pin 7, translating the output of G<sub>2</sub>C from zero to 1 transition for a time duration decided by R 354 and C 314 = 3 $\mu$ sec. COM signal getting initiated from high to low logic level for 2 $\mu$ sec duration at the rising edge of MR.

Power Off

At the instant any of the voltage i.e. 12V raw 5V raw or -12V raw falls below the threshold voltage, junction of CR 309, CR 307, and CR 308 will return towards the negative supply voltage. Resistor R 334 clamps the negative voltage at the base to emitter of Q 305 to a value less than 1.3V. Q 305 opens and Q 306 saturates and capacitor C 306 discharges through Q 306. Discharge time constant is low as compared to the charging time constant. So Q 307 will open up, Q 308 will close, Q 309 opens and Q 310 closes. The delay which was active in the power turn on case is not active in the power off condition. As the negative going edge of voltage at collector of Q 310, M<sub>3</sub>A is initiated and pin 9 M<sub>3</sub>A gives a 1-0-1 pulse of 100 $\mu$ s duration decided by R 343 and C 310. So the input pin 2 of G<sub>2</sub>A is clamped to low logic for 100 $\mu$ sec, thus inhibiting the output of G<sub>2</sub>A from coming to low level for the duration of pulse width of M<sub>3</sub>A.

At the negative going collector voltage of Q 310, Q 311 will close. Sending positive pulse to input pin 12 of G<sub>1</sub>B, thus making output of G<sub>1</sub>B go to low level, C 312 will send negative pulse to base emitter junction of Q 312, thus opening Q 312 and pulling collector of Q 312 to high level, output of G<sub>1</sub>C will stay at low level till the time C 312 recharges through R 345, bringing Q 312 back to conduction after this delay. During the above delay period,  $\overline{MR}$  &  $\overline{CORRT}$  stay at high level.  $\overline{MR}$  and  $\overline{CORRT}$  signals go low after the above delay period. COM signal is not generated because single shot M<sub>3</sub>B is not activated.

External Input KRSTH

Input KRSTH with logic 0 state grounds  $\overline{MR}$  and  $\overline{CORRT}$ .