NUCLEAR DATA, INC. Post Office Box 451 Palatine, Illinois 60067

February, 1972

IM41-8001-01 SOFTWARE INSTRUCTION MANUAL ND812 DIAGNOSTICS

Copyright 1972, by Nuclear Data, Inc. Printed in U.S.A.

# TABLE OF CONTENTS

<u>Section</u> Pa	ge
OPERATE-MEMORY REFERENCE INSTRUCTION TEST (ND41-8001) 1	
EXECUTE AND TWO-WORD INSTRUCTION TEST (ND41-8002) 14	•
MEMORY ADDRESS TEST (ND41-8004)	, )
HIGH-LOW SPEED READER TEST (ND41-8005)	,
LOW SPEED PUNCH TEST (ND41-8006)	)
HIGH SPEED PUNCH TEST (ND41-8007)	
HIGH SPEED READER TEST (ND41-8008)	
RANDOM ISZ-DSZ TEST (ND41-8013)	j
RANDOM ADJ-SBJ TEST (ND41-8014)	,
RANDOM LDJ-STJ TEST (ND41-8015)	)
RANDOM JMP-JPS TEST (ND41-8016)	
HARDWARE MULTIPLY AND DIVIDE TEST (ND41-8019) 43	<b>;</b>
MULTIPLE FIELD RANDOM TWJPS-TWJPS@ AND INTERRUPT TEST - 8K/16K (ND41-8026)	
MULTIPLE FIELD RANDOM TWJPS-TWJPS@ AND INTERRUPT TEST - 12K (ND41-8028) 49	<b>,</b>
WORST CASE MEMORY EXERCISOR (ND41-8036)	<u>,                                     </u>

# OPERATE - MEMORY REFERENCE INSTRUCTION TEST (ND41-8001)

#### I. INTRODUCTION

A. This program is designed to serve as a go-no go check of both classes of Operate Instructions and all forms of Single Word Memory Instructions using forward, reverse and indirect references.

#### B. PROGRAM AREA

ØØØØ8 through 335Ø8.

# C. STARTING ADDRESSES

 $\emptyset\emptyset\emptyset2_8$  for a single step operation.  $\emptyset\emptyset21_8$  for repeat cycle.

#### D. EQUIPMENT CONFIGURATION

Minimum requirements are a ND-812 Central Processor equipped with an ASR33 Teletype. An optional peripheral is a high speed reader.

#### II. PROGRAM DESCRIPTION

The first half of this program tests operate instructions (using no memory reference instructions) starting with simple clear, complement, skip if zero, positive/negative, non-zero, etc. Tests for interfering instructions are included. MRI's beginning with jump, are tested individually to see if jump, load, store, add, subtract and jump to subroutine are performed correctly without interfering with the static registers.

The program stops on commission of an error. The address at which the program stopped can be referred to the DIAGNOSTIC STOP LIST for possible cause of failure.

On the completion of 4096 valid passes, the teletype prints "OPR-MRI CK".

#### III. OPERATOR OR USER CONTROL

Starting the program at 00028 allows the user to single step seven basic instructions. Starting at location 00218 causes multiple passes if the Switch Register is non-zero.

This program can be chained to the Execute and Two-Word Instruction Test (ND41-8002) by changing the contents of location  $333\%_8$  (of this program) to  $4\%\%_8$ . A non-zero Switch Register will also cause multiple passes in the "chained" mode if ND41-8002 is in core and location 72768 (of ND41-8002) has been modified for this mode.

After the commission of an error, the stop address should be referred to the DIAGNOSTIC STOP LIST. Depressing CONTINUE recovers the program from an error condition.

# IV. OPERATION PROCEDURE

1. Load the Operate-Memory Reference Instruction Test Binary Loader (ND41-0005) for a detailed description of its use).

#### SINGLE STEP

- 2. Set Switch Register to ØØ028.
- 3. Depress LOAD ADDRESS.
- 4. Depress START.

Stop test. Program stops, PC is  $0003_{R}$ .

5. Depress CONTINUE.

CLR J test. Program stops, PC is \$0058 and the J register is \$0008.

- 6. Set Switch Register to 7777<sub>8</sub>.
- 7. Depress CONTINUE.

LJSW test. Program stops, PC is \$\mathrm{D}\mathrm{D}\mathrm{T}\_8\$ and the J register is 77778.

- 8. Depress CONTINUE.
  - OK CLR J test. Program stops, PC is \$\mathbb{O}\$ 118 and the J register is \$\mathbb{O}\$ 500.
- 9. Depress CONTINUE.
- OMP J test. Program stops, PC is \$\mathrm{0}13\_8\$ and the J register is 7777\_8.
- 10. Depress CONTINUE.
- CLR K test. Program stops, PC is 0015<sub>8</sub>, J register is 7777<sub>8</sub> and the K register is ØØØØ<sub>8</sub>.
- 11. Depress CONTINUE.

CMP K test. Program stops, PC is  $\emptyset\emptyset17_8$ , J register is  $7777_8$  and the K register is  $7777_8$ .

- 12. Depress CONTINUE.
  - CMP J test. Program stops, PC is ØØ21<sub>8</sub>, J register is ØØØØ<sub>8</sub> and the K register is 7777<sub>8</sub>.

#### MULTIPLE PASS

- 13. If user just completed the single step procedure, depress CONTINUE. If not go to the next step.
- 14. Set Switch Register to ØØ218.
- 15. Depress LOAD ADDRESS.
- 16. Set Switch Register to any value for multiple passes and to zero for a single pass.
- 17. Depress START.
- 18. The test can be terminated by depressing STOP.

The following is a procedure for error analysis.

- 1. Place the SELECT REGISTER switch in the ADDRESS position and read the stop address from the SELECTED REGISTER lights.
- 2. Refer the stop address to the DIAGNOSTIC STOP LIST for cause of failure.
- 3. To recover from an error condition, depress CONTINUE.

#### V. ERROR DIAGNOSTICS

The program stops on commission of an error. The address at which the program stopped is indicated by the SELECTED REGISTER light when the SELECT REGISTER switch is pladed in the ADDRESS position. Refer to the DIAGNOSTIC STOP LIST (page 4) for cause of failure.

## VI. COMMAND SUMMARY

		•							. :	
	•									
· NB44 0	354 5746		A#AD 1 :					4 19 00		
	ØØ1 DIAG E≖MEMORY								≖DB	
	"OPR-MRI						ABOO		5	
STOP	INSTRUC	TION	• •			SHOUL				
AT	TESTED		JR	KR	RR	SR	FL	ŲV	PR	
9992	STOP		XXXX	xxxx	XXXX	xxxx	X	X	0003	
0004	CLR J				XXXX		X	X	0005	
0006	LJSW				XXXX		X	X	0007	
0010	CLR J				XXXX		X	X	0011	
0012	CMP J				XXXX		X	X	0013	
0014	CLR K		7777	0000	XXXX	XXXX	X	X	0015	
0016	CMP K				XXXX		X	X	0017	
0020	CMP J		0000	7777	XXXX	XXXX	X	X	0021	
ABNORM	AL STOPS	:								
STOP	INSTRUC	TION		REGI	STERS	SHOU	LD E	3E :		
AT	TESTED		JR	KR	RR		FL		PR	
0022	SIP O	(SKIP)	<b>Y</b>	YYYY	XXXX	<b>YYY</b> Y	X	X	0023	
0025	INLE	(01421)			XXXX		X	Ŷ	0026	
0031	SIZ J				XXXX		X	X	0032	
0034	SNZ J				XXXX		X	X	0035	
0036	SIZ K		0000		XXXX		X	X	0037	
0041	SNZ K		0000	0000	XXXX	XXXX	X	X	0042	
0043	SIP J		0000	0000	XXXX	XXXX	X	X	0044	
0046	SIN J		0000		XXXX		X	X	0047	
0050	SIP K		0000	NONO	XXXX	XXXX	X		0051	
0053	SIN K		0000	0000		XXXX	X	ĻΧ	0054	
0056	'SIN J		7777	0000		XXXX	X	X	0057	
0061	SIP J		7777	0000		XXXX	X	X	0062	
0063	SNZ J		7777	0000		XXXX	X	X	0064	
0066	SIZ J		7777	0000		XXXX	X	X	0067	
0071	SNZ K		7777	0000		XXXX	X	X	0072	
0074	SIN K		7777			XXXX	X	X	0075	
0100 0103	SIN K			7777	XXXX		X	X	0101	
KI I KI J	SIP K SIZ J			7777 7777		XXXX	X	X	0104	
	SIZ J	•				XXXX	X	X	0106	
0105	SN7 1		[/] [/] [ / ]						41 1 1	
0105 0110	SNZ J		0000 7777							
0105	SNZ J SIN J SIP J		7777	7777	XXXX	XXXX	X	X	0114 0117	

STOP	TNST	RUCTION		REGIS	STERS	SHOUL	D BE :	
AT	TEST		JR	KR	RR	SR	FL OV	PR
0124	SIZ	J	7777	7777	XXXX	XXXX	X X	0125
0126	SIN	K	7777	7777	XXXX	XXXX	X X	0127
0131	SIP	K	7777	7777	XXXX	XXXX	X X	0132
0133	SNZ	K	7777	7777	XXXX	XXXX	X X	0134
0136	SIZ	K	7777	7777	XXXX	XXXX	X X	0137
0141	CLR	JК	9000	0000	XXXX	XXXX	X X	0142
0143	SIZ	K	3663	6860	XXXX	XXXX	X X	0144
0146	CLR	0	9698	9999	XXXX	XXXX	X Ø	0147
0151	SNZ	0	3030	ଷ୍ଟ୍ର	XXXX	XXXX	X Ø	0152
0155	SIZ	0	7777	7777	XXXX	XXXX	X Ø	0156
0157	SIN	J	7777	7777	XXXX	XXXX	X &	0160
0161	SIN	K	7777	7777	XXXX	XXXX	X Ø	0162
0163	SIZ	Q .	7777	7777	XXXX	XXXX	X Ø	0164
0166	SNZ	0 (CMP 0)	7777	7777	XXXX	XXXX	X 1	0167
0171	SIZ	0	7777	7777	XXXX	XXXX	X 1	0172
0173	SIN	J	7777	7777	XXXX	XXXX	X 1	0174
0175	SIN	K	7777	7777	XXXX	XXXX	X 1	0176
0200	CLR	JK O	2002	SASA	XXXX	XXXX	X M	0201
0202	SIZ	K	0000	9999	XXXX	XXXX	X Ø	0203
0204	SIZ	0	9000	0.963	XXXX	XXXX	X Ø	0205
0210	CLR	FLAG	0000	6060	XXXX	XXXX	Ø Ø	0211
0213	SNZ	FLAG	2000	0000	XXXX	XXXX	a a	0214
0217	CMP	FLAG	anga	୯୭୭୭	XXXX	XXXX	1 0	0220
0555	SIZ	FLAG	2638	0000	XXXX	XXXX	1 0	0223
0227	SET	FLAG	0000	0000	XXXX	XXXX	1 0	0230
0234	CLR	JK O	7777	7777	XXXX	XXXX	1 1	0235
0237	SET	FLAG	7777	7777	XXXX	XXXX	1 1	0240
0241	SET	FLAG	7777	7777	XXXX	XXXX	1 1	0242
0243	SET	FLAG	7777	7777	XXXX	XXXX	1 1	0244
0245	SET	FLAG	7777	7777	XXXX	XXXX	1 1	0246
0251	CLR	JK O	9539	0000	XXXX	XXXX	1 0	Ø252
0257	SET	J	7777		XXXX	XXXX	Ø Ø	M26M
0263	SET	K	7777	7777	XXXX	XXXX	0 0	0264
0267	SET	0	7777	ファファ	XXXX	XXXX	Ø 1	0270
0275	SFTZ	14 J	9699	0000	XXXX	XXXX	0 0	
0303	SFTZ	14 K	30.60	9999	XXXX	XXXX	6 G	0304
0312	SFTZ	14 JK	3030	9969	XXXX	XXXX	a a	0313
0321	ROTO	14 JK	8098	ଉଷ୍ଟର	XXXX	XXXX	Ø Ø	0355
0330	ROTO	14 JK	20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0300	XXXX	XXXX	P 9	0331

STOP	INSTRUCT	TON		REGIS	STERS	SHOUL	D BE	:	,
AT	TESTED		JR	KR	RR	SR	FL 0	٧	PR
0337	ROTD 14	J	0000	9909	XXXX	XXXX	Ø.	Ø	0340
0346	ROTO 14	Κ .	9699	NONO	XXXX	XXXX	<b>@</b>	Ø	0347
0353	INC J		2021	2000	XXXX	XXXX	Ø	Ø	0354
<b>0356</b>	INC J	,	0001	naga	XXXX	XXXX	Ø	0	0357
0362	SFTZ Ø1	J	3002	0000	XXXX	XXXX			0363
0365	SFTZ Ø1	j	4645	8888	XXXX	XXXX			0366
0371	SFTZ Ø1	្ស	0004	0000	XXXX	XXXX			0372
0374	SFTZ Ø1	i	9004	0000	XXXX	XXXX			0375
0400	SFTZ 01	j	9919	0000	XXXX	XXXX			0401
0403 0407	SFTZ 01	i	9919	0000	XXXX	XXXX			0404
Ø412	SFTZ 01	J J	0020 0020	0000 0000	XXXX	XXXX			0410
0416	SFTZ Ø1	j	0040	2000	ŶŶŶŶ	ŶŶŶŶ			0417
0421	SFTZ Ø1	j	0040	0000	XXXX	XXXX			0422
0425	SFTZ 01	Ĵ	0100	0000	XXXX	XXXX			0426
0430	SFTZ Ø1	Ĵ	0100	0000	XXXX	XXXX			0431
0434	SPTZ 01	Ĵ	9299	0000	XXXX	XXXX			0435
0437	SFTZ 01	J	0200	0000	XXXX	XXXX			0440
0443	SFTZ 21	J	0400	0000	XXXX	XXXX	0	Ø	9444
0445	SFTZ Ø1	J	0400	0000	XXXX	XXXX	0	9	0447
0452	SFTZ Ø1	J	1000	0000	XXXX	XXXX	Ø,	Ø,	0453
0455	SFTZ Ø1	J	1000	0000	XXXX	XXXX			0456
0461	SFTZ Ø1	J	2000	0000	XXXX	XXXX			0462
0464	SFTZ 01	J	2000	0000	XXXX	XXXX			0465
0470	SFTZ Ø1	J	4000	0000	XXXX	XXXX			0471
0473	SFTZ 01	j	4000	0000	XXXX	XXXX			0474
0477	SFTZ 01	j	0000	0000	XXXX	XXXX			0500
0502	SFTZ 01	j j	0000	0000	XXXX	XXXX			0503
0504 0511	SFTZ Ø1 INC K	J	0000 0000	0000	XXXX	XXXX			0505 0540
0514	INC K		<b>0000</b>	0001	XXXX	XXXX			Ø512 Ø515
0520	SFTZ Ø1	K	9999	8885	XXXX	ŶŶŶŶ			0521
0523	SFTZ Ø1	K	0000	N005	XXXX	XXXX			0524
0527	SFTZ Ø1	ĸ	0000	0004	XXXX	XXXX			0530
0532	SFTZ Ø1	K	2000	0004	XXXX	XXXX			0533
0536	SFTZ Ø1	ĸ	0000	0010	XXXX	XXXX			0537
0541	SFTZ Ø1	K	0000	0010	XXXX	XXXX			0542
0545	SFTZ Ø1	K	0000	0020	XXXX	XXXX			0546
0550	SFTZ Ø1	K	0000	0020	XXXX	XXXX			0551
0554	SFTZ Ø1	K	0000	0040	XXXX	XXXX	Ø	Ø	0555
0557	SFTZ Ø1	K	0000	0040	XXXX	XXXX	Ø	Ø	0560

STOP	INSTRU	JCTION		REGIS	TERS	SHOUL	_D B1	Ë :	,
AT	TESTE		JR	KR	RR	SR	FL I		PR
8567	erto o	3 d 1/	3040	4403	V V V V	V V V V		~	2564
Ø563		11 K	21000	0183	XXXX	XXXX	N	Ø	0564
Ø566		11 K	9000	0103	XXXX	XXXX	9	Ø	0567
0572		11 K	3093	0200	XXXX	XXXX	0	0	0573
0575		31 K	9644	0200	XXXX	XXXX	Ø	Ø	Ø576
Ø601		01 K	0000	0400	XXXX	XXXX	0	Ø	0602
0604		11 K	0000	0400	XXXX	XXXX	Š.	Ø.	0505
0610		11 K	9009	1000	XXXX	XXXX	Ø	Ø	0611
0613		11 K	ମ୍ମ ମ ମ ମ ମ ମ ମ ମ ମ	1000	XXXX	XXXX	Ø	ù.	0614
Ø617		-	ପ୍ରପ୍ର	2000	XXXX	XXXX	0	2	0620
Ø622 Ø626		01 K	ଡ଼ିଷ୍ଟି ଓ ଡ଼ିଆ ପ୍ର	2000 4000	XXXX	XXXX	Ø	2	0623
		· · · · -	0 6 9 9 G		XXXX	XXXX	0	0	0627
0631		)1 K		4000	XXXX	XXXX	Ğ.	0	0632
0635		11 K	9999	0000	XXXX	XXXX	Ø	Ø	Ø636
Ø64Ø		31 K	0000	0900	XXXX	XXXX	Ø	0	0641
Ø642		71 K 71 K	9000	0000	XXXX	XXXX	Ø.	Ø	0643
Ø644		)1 K J	0630	0000	XXXX	XXXX	Ø	0	0645
Ø652 Ø66Ø	NEG K		ମ ଓଡ଼ାନ ମ ଓଡ଼ାନ		XXXX	XXXX	Ø Ø	a	0653
Ø66 <b>7</b>			ପ୍ର <b>ମ</b> ମ	0000 0000	XXXX	XXXX	6	Ø	0661
Ø7ØØ		JFR 150	9999		0000	XXXX	Ø	(A)	0670
Ø707		.JFR .KFS	0000	ଡଡଡଟ ଓଡ଼େଡ	7777 7777	X X X X Ø Ø Ø Ø	Ø	0	0701
Ø72Ø		.KFS	ଉଷ୍ୟ <b>ର</b> ଅଷ୍ୟର	0000	7777	7777	ν: Ø	Q Q	0710
0726	EXJR	_nra	<u>ଜ୍ୟର</u>	0000	7777	7777	<b>6</b> 4	Ø	0721 0727
0732	EXJR		0000 0000	0000	0000	7777	e. Ø	Ø	0733
0737	EXKS		9989	8888 8888	ଷ୍ଟ ଅଧି ହେ । ଅଧି ହେ ହେ ।	7777	& &	Ø)	0740
Ø743	EXKS		ମ ମ ମ ମ ମ	60 0 0 0	3000	0000	6	<b>6</b> 1	0744
0752		EXKŞ	anna	0000	7777	7777	Ø	9	0753
0756		EXKS	2000	0000	0000	0000	ดี	a	0757
0764	LKFJ		0000	0000	9999	0000	Ø	Ø	Ø765
0771	LKFJ		9000	nana	ଜ୍ଞକ୍ଷ	0000	Ø	Ñ	Ø772
1017		12 JK	2525	2525	2525	2525	0	<b>2</b> 7	1020
1026		J	2000	2525	2525	2525	ē	Ø	1027
1036	AJK H		2525	0000	2525	2525	Ž.	9	1037
1045		j	3000	2525	2525	2525	Ø	Ø	1046
1052	SJK H		2525	6900	2525	2525	2	Ø	1053
1061	AND J		2000	2525	2525	2525	0	Ø	1062
1070	AND H		2525	0000	2525	2525	Ø	Ø	1071
1077	ADR .		2000	2525	2525	2525	Ø	a	1100
1106	ADR H		2525	3000	2525	2525	Ø	Ø	1107
1113	SBR 3		ଉଟ୍ଡେମ	2525	2525	2525	Ø	Ø	1114
1120	SBR H		2525	0000	2525	2525	0	Ø	1121
1127	ADS 3		0000	2525	2525	2525	P	0)	1130
1136	ADS H		2525	0000	2525	2525	Ø	Ø	1137
1143	\$8\$		9000	2525	2525	2525	0	Ø	1144
1150	SBS H		2525	0000	2525	2525	Ø	Ø	1151
					. =-				· · · <del>-</del>

	STOP	INSTRUCTION		REGIS	TERS	SHOUL	D BE	Ε :		
	AT	TESTED	JR	KR	RR		FL (		PR	
*										
	1155	NAJK J	5253	2525	2525	2525	0	1	1156	
	1161	NAJK J	0000	2525	2525	2525	Ø	Ø	1162	
	1166	NAJK K	2525	5253	2525	2525	Ø	1	1167	
	1172	NAJK K	2525		2525		Ø	Ø	1173	
	1177	NSJK J	0000	2525			Ø	9	1200	
	1204	NSJK K	2525				Ø	Ø	1205	
	1211	NADR J	5253	2525			Ø	1	1212	
	1216	NADR J	0000	2525			Ø	ø	1217	
		NADR K	2525	5253			Ø		1225	
		NADR K	2525	0000	2525			1		
	1231						Ø	Ø	1232	
	1237	NSBR J	0000	2525	2525		Ø	0	1240	
	1245	NSBR K	2525	0000	2525		Ø	0	1246	
	1253	NADS J	5253	2525	2525		Ø	1	1254	
	1257	NADS J	9999	2525			Ø	Ø	1260	
	1265	NADS K	2525	5253	2525	2525	Ø	1	1266	
	1271	NADS K	2525	0000	2525		Ø	Ø	1272	•
	1277	NSBS J	0000	2525	2525		Ø	Ø	1300	
	1305	NSBS K	2525	0000	2525	2525	Ø.	0	1306	
	1312	LRFJ	0000	0000	0000	0000	Ø	Ø	1313	
	1315	LSFK	ଉପ୍ରପ	0000	9999	0000	0	2	1316	
	1321	LJFR	0000	0000	9999	0000	0	Ø	1322	
	1323	LKFS	0000	0000	0000	0000	0	Ø	1324	
	1333	LRFJ LSFK	9999	0000	7777	7777	Ø	Ø	1334	
	1337	LRFJ LSFK	0000	0000	7777	7777	Ø	Ø	1340	
	1344	LJFR LKFS	2000	7777	7777	7777	Ø	0	1345	
	1347	LJFR LKFS	9999	0000			Ø	0	1350	
	1355	LJST	ØXXX	0000	7777	7777	0	0	1356	
	1360	LJST	ØXXX			7777	Ø	0	1361	
	1365	LJST	2XXX			7777	Ø	1	1366	
	1370	LJST		0000	7777		Ø	î	1371	
	1375	LJST		0000		7777	1	ø	1376	
	1400	LJST		0000			i	Ø	1401	
	1405	LJST		0000			1	1	1406	
	1410	LJST		ପ୍ରତ୍ର			i	1	1411	
	1416	RFOV	7777					4	1417	
	1420	RFOV	7777	8888	7777 77 <b>77</b>		1	1	1421	
	1427	RFOV						_	1430	
			4000	0000		7777	1	Ø		
	1431	RFOV	4000	0000		7777	1	Ø	1432	
	1440	RFOV	2000	0000		7777	Ø	1	1441	
	1442	RFOV	2000	0000		7777	Ø	1	1443	
	1446=65	JMP .+21	0000	0000		7777	Ø	0	1466	
	1467	JMP	0000	0000	7777	7777	Ø	Ø	1470	

•

**x** 

•.

STOP	INSTRUCTION		REGI	STERS	SHOUL	D BE :	,
AT	TESTED	JR	KR	RR	SR SR	FL OV	PR
1471	JMP	0.01316	0003	7777	7777	0 0	1 470
1471	LDJ	ଅଷ୍ଟର ଅଷ୍ଟର		7777	7777	0 0 0 0	1472 1500
1504	LDJ	0000	0065	7777	7777	6 0	1505
1511	LDJ	<b>3000</b>	0684	7777	7777	0 0	1512
1516	LDJ	୍ ଜଣ୍ଡନ	0310	7777	7777	Ø Ø	1517
1523	LDJ	3998	0020	7777	7777	0 0	1524
1530	LDJ	0000	0040	7777	7777	0 0	1531
1535	LÖJ	3000	0100	7777	7777	ø ø	1536
1542	LDJ	9669	0200	7777	7777	Ø Ø	1543
1547	Lőj	91009	0400	7777	7777	ØØ	1550
1554	LDJ	0002	1000	7777	7777	øø	1555
1561	LDJ	0000	2000	7777	7777	Ø Ø	1562
1566	LOJ	9000	4000	7777	7777	ø ø	1567
1570	JMP .+16	9999	4000	7777	7777	Ø Ø	1605
1612	LDJ	3000	0001	7777	7777	ØØ	1613
1617	LDJ	0000	0002	7777	7777	0 0	1620
1624	LDJ	9898	0004	7777	7777	0 0	1625
1631	LDJ	0000	0010	7777	7777	Ø Ø	1632
1636	LDJ	3999	0020	7777	7777	Ø Ø	1637
1643	LDJ	2000	0040	7777	7777	èğ	1644
1650	LDJ	9093	0100	7777	7777	6 9	1651
1655	LDJ	9999	9200	7777	7777	Ø Ø	1656
1662	ĹĎJ	0000		7777	7777	0 0	1663
1667	LDJ	ипап	1000	7777	7777	0 0	1670
1674	LDJ	0020	2000	7777	7777	0 0	1675
1701	LDJ	0000	4000	7777	7777	ø ø	1702
1706	LDJ	9999	0000	7777	7777	0 0	1707
1717	ADJ	2200	2525	7777	7777	g a	1720
1723	ADJ	7777	ସ୍ତ୍ରୟ	7777	7777	0 0	1724
1726	ADJ	7776	0000	7777	7777	0 1	1727
1733	ADJ	2000	0000	7777	7777	6 1	1734
1749	STJ	ଅପ୍ରମ୍ମ	0000	7777		0 0	1741
1747	STJ	7032	0000	7777		ø ø	1750
1754	STJ	ଉଷ୍ଷ୍ୟ			7777	Ø Ø	1755
1761	SBJ	9000			7777	g a	1762
1764	DSZ	9999			7777	<i>p p</i> 1	1765
1770	DSZ	9999		7777		0 0	1771
1772	ISZ	0000			7777	ø ø	1773
1775	ĪSZ	0000			7777	ହି ହ	1776
1777	DSZ	7000	NNNA		7777	0	2000
2010	LOJ	9899	• .		7777	a a	2011
the even we es	~ <u>.</u> "▼	ser tri wer 1.5	*****		<b>* r</b>	•	
					-		
	• •						
					. •		

STOP	INSTRUCTION TESTED	JR	REGI:	STERS RR	SHOUL SR	D BE : FL OV	PR
2021	ADJ	0000	2525	7777	7777	o o	2022
2025	ADJ	7777	0000	7777	7777	0 0	2026
2030	ADJ	7776	0000	7777	7777	0 1	2031
2035	ADJ	0000	ଜଉଉଉ	7777	7777	0 1	2036
2042	STJ	0000	0000	7777	7777	0 0	2043
2051	STJ	9999		7777	7777	0 0	2052
2056	STJ	0000	0000	7777	7777	0 0	2057
2063	SBJ	9000	0000	7777	7777	0 0	2064
2066	DSZ	0000	0000	7777	7777	0 0	2067
2072	DSZ	0000		7777	7777	0 0	2073
2074	ISZ	0000	0000	7777	7777	Ø Ø	2075
2077	ISZ	0000		7777	7777	0 0	2100
2101 2107	DSZ STJ FIRST	0000	0000	7777	7777	Ø Ø	2102
2112	STJ FIRST	0000 0000	ØØ Ø Ø Ø	7777 7777	7777 7777	Ø Ø Ø Ø	2110
2117	STJ FIRST	30000 20000		7777	7777	Ø Ø Ø Ø	2110
2123	STJ FIRST	9696		7777	7777	Ø Ø	2124
2132	STJ LAST	0000		7777	7777	0 0	2133
2136	STJ LAST	0000	0000	7777	7777	0 0	2137
2140	STJ LAST	9999		7777	7777	0 0	2141
2146	ADJ LAST	0000	0000	7777	7777	Ø 1	2147
2152	ADJ LAST	0000	0000	7777	7777	0 i	2153
2164	ADJ FIRST	0000	0000	7777	7777	Øi	2165
2175	LDJ# LAST	0000	0000	7777	7777	ØØ	2176
2201	FIRST INC	9000	0000	7777	7777	0 0	2202
2213	LDJ# LAST	0000		7777	7777	0 0	2214
2216	FIRST INC	0000	0000	7777	7777	0 0	2217
2226	LDJe	0000	0000	7777	7777	0 0	2227
2234	ADJ@	0000		7777	7777	0 0	2235
2242	ADJø	0000	0000	7777	7777	0 0	2243
2251	ADJø	9099	0000	7777	7777	Ø 1	2252
2255	ADJ#	7777	0000	7777	7777	0 0	2256
2261	ADJø	0000	0000	7777	7777	0 1	2262
2267	SBJe	0000	9000	7777	7777	0 0	2270
2274	STJe	9000	0000	7777	7777	0 0	2275
2303	STJP	0000	0000	7777	7777	0 0	2304
2310	STJP	0000		7777	7777	0 0	2311
2313	STJP	9999	0000	7777	7777	0 0	2314
2333	LDJØ LAST	0000	0000	7777	7777	0 0	2334
2336	FIRST INC	9999	0000	7777	7777	0 0	2337
2346	LDJ# FIRST	9996	0000	7777	7777	ØØ	2347

STOP	INSTRUCTION TESTED	) N	JR	REGIS KR	STERS RR	SHOUL SR		E :	PR
2351	LAST INC		3999	0000	7777	7777	ğı	Ø	2352
2361	LDJe	*	7003		7777	7777	0	Ø	2362
2367	ADJ¢		2000	0.000	7777	7777	Ø	Ø!	2370
2375	OLGA OLGA	,	ଓଡ଼ଶ୍	0000	7777	7777	0	1	2376
2404	ADJø		ଜ୍ଞର	0000	7777	7777	Ø	1	2405
2410	ADJø		7777	0000	7777	7777	Ø	1	2411
2422	SBJ@		0000	0000	7777	7777	Ø	Ø	2423
2432	STJø		9000	0000	7777	7777	Ø	Ø	2433
2441	STJØ		0000	0000	7777	7777	0	Ø	2442
2446	STJØ		9696	0000	7777	7777	0	Ø	2447
2451	FIRST INC		0000		7777	7777	0	Ø	2452
2454	LAST INC		3000	ମ୍ୟର୍ଷ	7777	7777	0	Ø	2455
2457	SMJ		ଜ୍ଞର	0000	7777	7777	0	0	2460
2462	SMJ		2020	0000	7777	7777	9	0	2463
2465	SMJ		7777	0000	7777	7777	0	Ġ.	2466
2470	SMJ		7777	0000	7777	7777	Ø	0	2471
2477	SMJ		0000	NANA	7777	7777	Ø	Ø	2500
2502	SMJ		9000		7777	7777	0	Ø	2503
2505	\$MJ		7777		7777	7777	0	Ø	2506
2510	SMJ.		7777	0000	7777	7777	0	0	2511
2513	SMJ@		3000	0000	7777	7777	Ø	Ø	2514
2516	SMJ@		9999	0000	7777	7777	Ø	(7)	2517
2521	SMJe		7777	NAMA	7777	7777	9	(f)	2522
2524	SMJ®		7777	0000	7777	7777	0	Ğ	2525
2533	SMJe		8888	0000	7777	7777	Ø	<i>(</i> 7	2534
2536	SMJø		9000	0000	7777	7777	0	Ø	2537
2541	SMJØ		7777	0000	7777	7777	0	Ø	2542
2544	SMJØ		7777	0000	7777	7777	Ø	Ø	2545
2550	DSZ#	\ r r . \	0000	0000	7777	7777	Ø	Ø	2551
2554	-	EC)	3000 3000	0000	7777	7777	0	0,	2555
2556		KIP)	2000	0000	7777	7777 7777	Ğ.	Ø	2557
2561	•	(NC)	9000	୍ଟ୍ର ପ୍ରକ୍ର ପ	7777		Ø	Ø.	2562
2564	ISZØ	r kies N	9696	ଜନ୍ମଣ	7777	7777	Ø.		2565
2572		INC)	0000	3003	7777	7777	6	Ø	2573
2574	•	SKIP)	3000	9969	7777	7777	Ø	0)	2575
2577	•	EC)	ଜାଷ୍ଟ୍ର	0000	7777	7777	Ø.	Ø	2600
2606	DSZP	\EC.	4020	2000	7777	7777	(A (A	0	2607
2612	-	EC)	<b>ମର୍ଗ୍ର</b>	2000	7777	7777	0	0	2613
2614		KIP)	3033	0000	7777	7777	Ø	Ġ	2615
2617	•	(NC)	9000	0000	7777	7777	P	(A	2620
2622	ISZ₽		ଡଣସମ	0000	7777	7777	6	(A	5653

STOP	INST	211671	เบท		REGIS	STERS	SHOU	D B	F :	
AT	TESTE			JR	KR	RR	SR	FL		PR
,		- <b>-</b>		• • •		* * *		•	<del>-</del> ,	,
2630	ISZ#	(NO	INC)	9000	0000	7777	7777	Ø	0	2631
2632	DSZP	(NO	SKIP:	0000	0000	7777	7777	Ø	8	2633
2635	DSZP	(NO	DEC)	ଉଉଉଉ	0000	フフフフ	7777	Ø	Ø	2636
2643	ADDL	01		9999	0000	7777	7777	Ø	1	2644
2652	ADDL	00		0000	9000	7777	7777	Ø	Ø	2653
2656	SUBL	01		7777	0000	7777	7777	Ø	1	2657
2661	SUBL	01		9999	0000	7777	7777	Ø	1	2662
2666	SUBL	00		0000	0000	7777	7777	0	Ø	2667
2675	ADDL	77		0000	0000	7777	7777	0	1	2676
2704	SUBL	77		0000	0000	7777	7777	Ø	Ø	2705
2711	ANDL	00		0000	0000	アフフア	7777	Ø	0	2712
2721	ANDL	77		0000	0000	7777	7777	0	1	2722
2731	ANDL	01		ମ୍ବର	0000	7777	アフフフ	0	1	2732
2736	ANDF	0000	7	9999	0000	7777	7777	Ø	Ø	2737
2745	ANDF	2525	5	0000	0000	7777	7777	2	Ø	2746
2754	ANDF	5252		0000	0000	7777	7777	0	Ø	2755
2762	ANDF	7777	7	0000	0000	7777	7777	0	Ø	2763
2777	JPS	(FA	(LED)	7777	7777	7777	7777	Ø	1	3003
3000-1	JP\$	(FA:	(LED)	7777	7777	7777	7777	0	1	3003
3005	JPS	(JR)		0000	0000	7777	7777	0	0	3006
3007	JPS	(KR	)	ଉପ୍ରପ୍ର	0000	7777	7777	0	Ø	3010
3011	JPS	(OV)	)	0000	0000	7777	7777	Ø	Ø	3012
3017	JPS	(PR	)	0000	0000	フフフフ	7777	Ø	Ø	3020
3024-5	JMP			ଷ୍ଟ୍ରମ	0000	7777	7777	0	Ø	3045
3031	JPS	(JR)		0000	0000	7777	7777	0	Ø	3032
3033	JP3	(KR)		0000	0000	7777	7777	0	0	3034
3035	JPS	(OV:		0000	ดดดด	7777	7777	0	Ø	3036
3042 .	JPS	(PR)	)	0000	0000	7777	7777	0	Ø	3043
3044	JMP			0000	0000	777 <b>7</b>	7777	Ø	Ø	3054
3051-3	JPS		ILED)	7777	7777	7777	フフフフ	0	1	3027
3062	JMPP		ILED)	7777	7777	7777	7777	1	1	3066
3070	JMP@	(JR)		9999	0000	7777	アフフフ	1	Ø	3071
3072	JMPA	(KR		0000	0000	7777	7777	1	Ø	3073
3074	JMPP	(OV)		0000	0000	7777	7777	1	Ø	3075
3076	JMPP	(FL		ଜନ୍ଦର	0000	7777	7777	1	0	3077
3104	JMPP	-	(LED)	7777	アアファ	フフファ	7777	1	1	3105
3107	JMP#	(JR)		9999	0000	7777	7777	1	8	3110
3111	JMPP	(KR		9999	0000	7777	7777	1	Ø	3112
3113	JMPP	(OV)		6666	0000	7777	7777	1	Ø	3114
3115	JMPP	(FL		0000	0000	7777	7777	1	Ø	3116
3122	JMPP	(FA	ILED)	0000	0000	7777	7777	Ø	Ø	3125

```
STOP AT TESTED
                                 REGISTERS SHOULD BE :
                                  KE
                                                           PP
                            JR
                                        RR
                                             SR
                                                  FL OV
3126
         JMP@ (JR)
                           3090 0000 2777
                                            7777
                                                   O
                                                      Ø
                                                          3127
3130
         JMPA
                           3000 0020 7777
                                            7777
              (KR)
                                                   (A
                                                      O
                                                          3131
3132
         JMP€ (OV)
                           9000 0000
                                      7777
                                            7777
                                                   0
                                                      Ø
                                                          3133
3134
         JMP@ (FL)
                           UP90 0000 7777
                                            7777
                                                   M
                                                      Ø
                                                          3135
3141
         JMP@
              (FAILED)
                           2002
                                 0000
                                      7777
                                            7777
                                                   Ø
                                                      0
                                                          3142
3143
         JMP@ (JR)
                           9990
                                 0000
                                      7777
                                            7777
                                                   0
                                                      (3
                                                          3144
3145
         JMP@ (KR)
                           BURB BEER
                                      7777
                                            7777
                                                          3146
3147
         JMP@ (OV)
                           0000
                                0000
                                      7777
                                            7777
                                                   0
                                                      Ø
                                                          3150
3151
         JMP@ (FL)
                                      7777
                           2020 0000
                                            7777
                                                   0
                                                      Ø
                                                          3152
3157-60
        JPS# (FAILED)
                           7777
                                7777
                                      フフフフ
                                            7777
                                                   1
                                                      1
                                                          3166
3170
         JPS@ (JR)
                           3849 0880 7777
                                            7777
                                                          3171
         JPS@ (KR)
3172
                           2000 0000 7777
                                            7777
                                                      7
                                                          3173
3174
         JPS#
                           9999 39C9
              (QV)
                                      7777
                                            7777
                                                          3175
                                                   1
3176
         JPS@ (FL)
                           0000 0000
                                      7777
                                            7777
                                                      0
                                                          3177
                                                   1
                           DOOD DOOD
3203
         JPS@ (PR)
                                      7777
                                            7777
                                                          3204
                                                   1
3210-11
        JPS@
              (FAILED)
                           7777 7777
                                      7777
                                            7777
                                                          3213
                                                   1
                                                      1
         JPS@
                                      7777
3215
              (JR)
                           0000 0000
                                            7777
                                                   1
                                                      Ø
                                                          3216
3217
         JPS@ (KR)
                           MEMM MMMM 7777
                                                      Ø
                                            7777
                                                          3220
3221
         JPS@ (OV)
                           0000 0000 7777 7777
                                                          3222
                                                   1
                                            7777
3223
         JPSP (FL)
                                      7777
                           0000 0000
                                                          3224
3231
         JPS@ (PR)
                           NODO ODOU
                                      7777
                                            7777
                                                   1
                                                      0
                                                          3232
3236-37 JPS@ (FAILED)
                           0000 0000
                                      7777
                                            7777
                                                   0
                                                          3245
3246
         JPS€ (JR)
                           0000 0000
                                      7777
                                                          3247
3250
                                                      Ø.
         JPS@ (KR)
                                      7777
                                                          3251
                           0000 0000
                                            7777
                                                   0
         JPS@ (OV)
3252
                           0000 6000
                                      7777
                                            7777
                                                   0
                                                      0
                                                          3253
         JPS# (FL)
3254
                           0000 0000 7777
                                            7777
                                                   Ø
                                                      (7
                                                          3255
3261-62 JPS@ (FAILED)
                           3000 0000 7777
                                            7777
                                                   0
                                                      0
                                                          3264
         JPS®
3265
              (JR)
                           2000 0000
                                      7777
                                            7777
                                                      2
                                                   (1
                                                          3266
3267
         JPS@
              (KR)
                           2220 0003
                                      7777
                                            7777
                                                   Ø
                                                      0
                                                          3270
3271
         JPS@
              (0V)
                           RODO POPO
                                      7777
                                            フフフフ
                                                   Ø
                                                          3272
3273
         JPS@ (FL)
                           3030 0003 7777
                                            7777
                                                   Ø
                                                          3274
3301
         JPS@ (PR)
                           ወወወው ወወወው 7777 7777
                                                   0
                                                      Ø
                                                          3302
3304
         NO SWITCHES UP -SINGLE PASS CORRECT
```

FAILED

END ND41-8001 STOP LIST

3325=26 JMP@ RETEST

#### EXECUTE AND TWO-WORD INSTRUCTION TEST (ND41-8002)

#### I. INTRODUCTION

A. This program is designed to serve as a go-no go check of the Execute Instruction, all forms of Two-Word MRI's and combinations of Single and Two-Word MRI's with the Execute Instruction.

#### B. PROGRAM AREA

40008 through 73158.

# C. STARTING ADDRESS

4000<sub>8</sub>.

### D. EQUIPMENT CONFIGURATION

Minimum requirements are a ND-812 Central Processor equipped with an ASR33 Teletype. An optional peripheral is a high speed reader.

#### II. PROGRAM DESCRIPTION

All forms of two-word MRI's are tested separately to verify that each step in the instruction is performed correctly. The second half of the program is the execute test that includes a stored execute test marker indicating the number of current tests. Execution of two-word operates, two single word MRI's and combinations of direct and indirect two-word instructions are tested.

The program stops on commission of an error. The address at which the program stopped and the status of the marker (location 5573<sub>8</sub>) can be referred to the DIAGNOSTIC STOP LIST for possible cause of failure.

On completion of 4096 valid passes, the teletype prints "XCT - TWI OK".

#### III. OPERATOR OR USER CONTROL

Starting the program with a non-zero Switch Register causes multiple passes. A zero Switch Register allows only one pass.

This program can be chained to the Operate-Memory Reference Instruction Test (ND41-8001) by changing the contents of location  $7276_8$  (of this program) to  $9921_8$ . A non-zero Switch Register will also cause multiple passes in the "chained" mode if ND41-8001 is in core and location  $3339_8$  of ND41-8001 has been modified for this mode.

After the commission of an error, the stop address and marker status (location 5573<sub>8</sub>) should be referred to the DIAGNOSTIC STOP LIST. To recover from an error condition, set Switch Register to stop address, depress LOAD ADDRESS, depress CONTINUE.

#### IV. OPERATION PROCEDURE

- 1. Load the Execute and Two-Word Instruction Test program tape with the Binary Loader (refer to the Binary Loader (ND41-0005) for a detailed description of its use).
- Set Switch Register to 40000. 2.
- 3. Depress LOAD ADDRESS.
- Set Switch Register to any value for multiple passes or to zero for single pass. 4.
- 5. Depress START.
- 6. The test can be terminated by depressing STOP.

The following is a procedure for error analysis:

- 1. Place the SELECT REGISTER switch in the ADDRESS position and read the stop address from the SELECTED REGISTER lights.
- 2. Set Switch Register to 5573<sub>o</sub>.
- 3. Depress NEXT WORD.
- LOCATION SUITS 4. Refer stop addrsss and marker status the DIAGNOSTIC STOP LIST (Page 65).
- To recover from an error condition, set Switch Register to stop address and 5. depress CONTINUE.

#### ٧. ERROR DIAGNOSTICS

On commission of an error the program will stop. Refer to the DIAGNOSTIC STOP LIST (Page 65).

#### VI. COMMAND SUMMARY

STOPPED	EXECUTE	INSTRUCTION	CAUSE OF STOP
	HARKER	TESTED	,
4014	7777	TWLDJ	FAILED TO INCREMENT PROGRAM REGISTER
4312	7777	TWEDJ	EXTRA PROGRAM REGISTER INCREMENT
4014	7777	TWEDJ	FAILED TO LOAD J REGISTER
4017	7777	TWSTJ	FAILED TO INCREMENT PROGRAM PEGISTER
4921	7777	TWSTJ	EXTRA PROGRAM REGISTER INCREMENT
4024	7777	TWSTJ	CHANGED CONTENTS OF J REGISTER
4036	7777	TWSTJ	FAILED TO STORE J REGISTER
4033	7777	TWLDJ	FAILED TO INCREMENT PROGRAM RESISTER
4035	7777	TWLDJ	EXTRA PROGRAM REGISTER INCREMENT
4040	7777	TWLOJ	FAILED TO LOAD J REGISTER
4943	7.777	TWSTJ	FAILED TO INCREMENT PROGRAM REGISTER
40.45	7777	TWSTJ	EXTRA PROGRAM REGISTER INCREMENT
4050	7777	TWSTJ	FAILED TO STORE J REGISTER
4053	7777	TWAUJ	FAILED TO INCREMENT PROGRAM REGISTER
4055	777 <b>7</b>	TWADJ	EXTRA PROGRAM REGISTER INCREMENT
4657	7777	TWADJ	CHANGED CONTENTS OF J REGISTER
4052	7777	TWSBJ	FAILED TO INCREMENT PROGRAM REGISTER
4054	7777	TWSBJ	EXTRA PROGRAM REGISTER INCREMENT
4067	7777	TWSBJ	FAILED TO SUBTRACT ZERO
4072	7777	TWLDJ	FAILED TO INCREMENT PROGRAM REGISTER
4074	7777	TWLDJ	EXTRA PROGRAM REGISTER INCREMENT
4076	7777	TWLDJ	FAILED TO LOAD J REGISTER
4102		ANY ABOVE	CHANGED K REGISTER
4104	7777	ANY ABOVE	CHANGED OVERFLOW REGISTER
4106	7777	ANY AROVE	CHANGED FLAG REGISTER
4112	77 <b>77</b>	TWLDK	FAILED TO INCREMENT PROGRAM REGISTER
4114	7777	TWLDK	EXTRA PROGRAM REGISTER INCREMENT
4116	7777	TWLDK	CHANGED CONTENTS OF K REGISTER
4121	7777	TWSTK	FAILED TO INCREMENT PROGRAM REGISTER
4123	7777	TWSTK	EXTRA PROGRAM REGISTER INCREMENT
4126	7777	TWSTK	CHANGED CONTENTS OF K REGISTER
4131	7777	TWSTK	CHANGED J REGISTER
4135	7777	TWSTK	FAILED TO STORE K REGISTER
4141	7777	TWLDK	FAILED TO INCREMENT PROGRAM REGISTER
4143	7777	TWLOK	EXTRA PROGRAM REGISTEP INCREMENT
4146	7777	TWLDK	FAILED TO LOAD K REGISTER
4151	7777	TWSTK	FAILED TO INCREMENT PROGRAM REGISTER
4153	7777	TWSTK	EXTRA PROGRAM REGISTER INCREMENT
4155	7777	TWSTK	CHANGED CONTENTS OF K REGISTER
4160	7777	TWSTK	CHANGED J REGISTER
4163	7777	TWSTK	FAILED TO STORE K REGISTER
4167	7777	TWADK	FAILED TO INCREMENT PROGRAM REGISTER
4171	7777	THADK	EXTRA PROGRAM REGISTER INCREMENT
7 4 / 4		: 11 M W 15	EVILM LUNGUME UPSTRIED TWOMPSTRI

4173	7777	TWADK	CHANGED CONTENT OF K REGISTER
4176	7777	TWSBK	EATLED TO INCREMENT PROGRAM REGISTER
4200	7777	TWSBK	EXTRA PROGRAM REGISTER INCREMENT
4203	7777	TWSBK	CHANGED K REGISTER
4206	7777	TWLDK	FAILED TO INCREMENT PROGRAM REGISTER
4218	7777	TWLDK	EXTRA PROGRAM REGISTER INCREMENT
4212	7777	TWEDK	CHANGED K REGISTER
4215	7777	TWLDK	CHANGED J REGISTER
4217	フソフフ	TWLDK	CHANGED O REGISTER
4221	77 <b>77</b>	TWLDK	CHANGED FLAG REGISTER
4233	7777	TWDJ	FAILED TO LOAD J REGISTER
4243	7777	TWLDJ	FAILED TO LOAD J REGISTER
4256	777 <b>7</b>	TWSTJ	FAILED TO STORE J REGISTER
4271	7777	TWSTJ	FAILED TO STORE J REGISTER
4382	7777	TWSTJ	CHANGED K REGISTER
4394	フフプブ	TWSTJ	CHANGED FLAG REGISTER
4316	7777	TWADJ	FAILED TO ADD TO J REGISTER
4325	7777	TWADJ	FAILED TO ADD TO J REGISTER
4335	77 <b>77</b>	TWSBJ	FAILED TO SUBTRACT FROM J REGISTER
4343	7777	TWSBJ	FAILED TO SUBTRACT FROM J REGISTER
4350	7777	TWSMJ	FAILED TO SKIP WHEN DIFFERENT
4354	77 <b>77</b>	TWSMJ	SKIPPED WHEN SAME
4360	7777	LMSWI	FAILED TO SKIP WHEN DIFFERENT -
4364	7777	TWSMJ	SKIPPED WHEN SAME
4370	7777	TWSMJ	FAILED TO SKIP WHEN DIFFERENT
4374	7777	TWSMJ	FAILED TO SKIP WHEN DIFFERENT
4401	7777	TWSMJ	SKIPPED WHEN SAME
4406	7777	TWSMJ	SKIPPED WHEN SAME
4412	7777	TWSMJ	FAILED TO SKIP WHEN DIFFERENT
4415	7777	TWSMJ	FAILED TO SKIP WHEN DIFFERENT
4420	フフフフ	TWSMJ	FAILED TO SKIP WHEN DIFFERENT
4423	7777	TWSMJ	FAILED TO SKIP WHEN DIFFERENT
4426	7777	TWSMJ	FAILED TO SKIP WHEN DIFFERENT
4431	7777	TWSMJ	FAILED TO SKIP WHEN DIFFERENT
4433	フフフフ	TWSMJ	CHANGED K REGISTER
4435	7777	TWSMJ	CHANGED O REGISTER
4456	7777	TWSMK	FAILED TO SKIP WHEN DIFFERENT
4462	7777	TWSMK	SKIPPED WHEN SAME
4466	7777	TWSMK	FAILED TO SKIP WHEN DIFFERENT
4472	フフフフ	TWSMK	SKIPPED WHEN SAME

```
FAILED TO LOAD K REGISTER
4500
        7777
                 TWLUK
4503
        7777
                 TWSMK
                                  FAILED TO SKIP WHEN DIFFERENT
        7777
4510
                 TWSMK
                                  FAILED TO SKIP WHEN DIFFERENT
4515
        7777
                 TWSMK
                                  SKIPPED WHEN SAME
4523
        7777
                 THRMK
                                  SKIPPED WHEN SAME
4527
        7777
                 TWSMK
                                  FAILED TO SKIP WHEN DIFFERENT
4532
        7777
                 TWSMK
                                  FAILED TO SKIP WHEN DIFFFRENT
4535
        7777
                 TWSMK
                                  FAILED TO SKIP WHEN DIFFERENT
4549
        7777
                 TWSMK
                                  FAILED TO SKIP WHEN DIFFERENT
4543
        7777
                 TWSMK
                                  FAILED TO SKIP WHEN DIFFERENT
4546
        7777
                 TWSMK
                                  FAILED TO SKIP WHEN DIFFERENT
        7777
4555
                 TWDS7
                                  SKIPPED DECREMENTING 7ERO
4561
        7777
                 TWDSZ
                                  FAILED TO DECREMENT
4554
        7777
                 TWISZ
                                  FAILED TO SKIP WHEN ZERO
4557
        7777
                 TWISZ
                                  FAILED TO INCREMENT
4573
        7777
                 TWISZ
                                  SKIPPED INCREMENTING 7EPO
        7777
                                  FAILED TO INCREMENT
4600
                 TWISZ
4693
        7777
                 TWDS7
                                  FAILED TO SKIP WHEN ZFRO
        7777
                                  FAILED TO DECREMENT
4606
                 TWDSZ
4617-22 7717
                 TWJMP
                                  FAILED TO MODIFY PROGRAM REGISTER
4625
        7777
                 TWJMP
                                  CHANGED J REGISTER
4631
        7777
                 TWJMP
                                  CHANGED K REGISTER
4634
        7777
                 MENT
                                  CHANGED O REGISTER
        7777
4637
                 TWJMP
                                  CHANGED FLAG REGISTER
4645-50 7777
                 TNJPS
                                  FAILED TO MODIFY PROGRAM REGISTER
4655
        7777
                 TWJPS
                                  CHANGED J REGISTER
4660
        7777
                                  CHANGED K REGISTER
                 TWJPS
4663
        7777
                 TWJPS
                                  CHANGED O REGISTER
4655
        7777
                 TWJPS
                                  CHANGED FLAG REGISTER
4673
        7777
                                  FAILED TO STORE PROGRAM PEGISTER
                 TWJPS
4742
        7777
                                  EXTRA PROGRAM REGISTER INCREMENT
                 TWLDJ®
4704
        7777
                 TWLDJ®
                                  FAILED TO LOAD J REGISTER
4711
        7777
                 THLDJO
                                  EXTRA PROGRAM REGISTER INCREMENT
4714
        7777
                 TWLDJe
                                  FAILED TO LOAD J REGISTER
4722
        7777
                 TWLDJ®
                                  EXTRA PROGRAM REGISTER INCREMENT
4725
        7777
                                  FAILED TO LOAD J REGISTER
                 TWLDJE
4730
        7777
                 TWLDJO
                                  CHANGED K REGISTER
4732
        7777
                 TWLDJ®
                                  CHANGED O REGISTER
        7777
4734
                 TWLDJ®
                                  CHANGED FLAG REGISTER
47 45
        7777
                 TWSTJe
                                  EXTRA PROGRAM REGISTER INCREMENT
                                  FAILED TO STORE J REGISTER
4751
        7777
                 TWSTJO
4756
        7777
                 TWSTJe
                                  EXTRA PROGRAM REGISTER INCREMENT
4761
        7777
                 TWSTJ@
                                  FAILED TO STORE J REGISTER
```

_		_	
4766	7777	TWSTJ@	EXTRA PROGRAM REGISTER INCREMENT
4772	7777	TWSTJ@	FAILED TO STORE J REGISTER
4777	7777	TWSTJe	EXTRA PROGRAM REGISTER INCREMENT
5003	7777	TWSTJe	FAILED TO STORE J REGISTER
5010	7777	TWSTJØ	CHANGED K REGISTER
5012	7777	TWSTJA	CHANGED O REGISTER
5014	7777	TWSTJØ	CHANGED FLAG REGISTER
5040	7777	TWADJO	EXTRA PROGRAM REGISTER INCREMENT
	7///	THADJY	
5043	7777	PLOAMT	FAILED TO ADD ONE
5050	7777	PLOAMT	EXTRA PROGRAM REGISTER INCREMENT
5054	7777	TWADJ®	FAILED TO ADD TO J REGISTER
5057	7777	TWADJe	CHANGED K REGISTER
	7777		
5061		TWADJE	CHANGED FLAG REGISTER
5070	7777	TWADJe	EXTRA PROGRAM REGISTER INCREMENT
5074	7777	TWADJø	FAILED TO ADD TO J REGISTER
5102	7777	TWSBJ®	EXTRA PROGRAM REGISTER INCREMENT
5196	7777	TWSBJe	FAILED TO SUBTRACT FROM J REGISTER
	7 / / /	THOUGH THOU TA	
5113	7777	TWSBJø	EXTRA PROGRAM REGISTER INCREMENT
5116	7777		FAILED TO SUBTRACT FROM J REGISTER
5121	7777	TWSB <b>J</b> p	CHANGED K REGISTER
5123	7777	TWSBJø	CHANGED PLAG REGISTER
5132	7777	TWLDKe	EXTRA PROGRAM REGISTER INCREMENT
5134	7777	THLDKe	FAILED TO LOAD K REGISTER
	////		
5141	7777	TWLDKO	EXTRA PROGRAM REGISTER INCREMENT
5144	7777	TWLDKO	FAILED TO LOAD K REGISTER
5152	7777	THLDKO	EXTRA PROGRAM REGISTER INCREMENT
5155	7777	TWLDKe	CHANGED J REGISTER
5161	7777	TWLDKe	FAILED TO LOAD K REGISTER
5163	7777	THEDRA	CHANGED O REGISTER
	/ / / / *** *** *** ***		
5165	7777	TWLDKO	CHANGED FLAG REGISTER
5176	7777	TWSTKO	EXTRA PROGRAM REGISTER INCREMENT
5201	7777	TWSTK®	CHANGED J REGISTER
5205	<b>プフフフ</b>	TWSTKA	FAILED TO STORE K REGISTER
5213	7777	TWSTKO	EXTRA PROGRAM REGISTER INCREMENT
5217	7777	TWSTKO	FAILED TO STORE K REGISTER
	////	149174	
5225	7777	TWSTKO	EXTRA PROGRAM REGISTER INCREMENT
5231	ファファ	THSTKP	FAILED TO STORE K REGISTER
5235	7777	TWSTKe	CHANGED O REGISTER
5237	7777	TWSTKE	CHANGED FLAG REGISTER
5263	7777	TWADKO	EXTRA PROGRAM REGISTER INCREMENT
5266	7777	TWADKO	FAILED TO ADD TO K REGISTER
5273	7777	TWADKE	EXTRA PROGRAM REGISTER INCREMENT
5276	7777	TWADKe	CHANGED J REGISTER
5303	7777	TWADKO	FAILED TO ADD TO K REGISTER
5305	7777	TWADKE	CHANGED FLAG REGISTER
5316	7777	THADKA	EXTRA PROGRAM REGISTER INCREMENT
5322	7777	TWADKE	FAILED TO ADD TO K REGISTER
5330	7777	TWSBKe	EXTRA PROGRAM REGISTER INCREMENT
5334	7777	TWSBK@	FAILED TO SUBTRACT FROM K REGISTER

```
5342
        7777
                 TWSBKe
                                   EXTRA PROGRAM REGISTER INCREMENT
        7777
                                   FAILED TO SUBTRACT FROM K REGISTER
5345
                 TWSBK®
5347
        7777
                 TWSBKE
                                   CHANGED FLAG REGISTER
5360
        7777
                 TWDS70
                                   DECREMENTING ZERO SKIPPED
5363
        7777
                 TWDSZ
                                   CHANGED J REGISTER
5366
        7777
                 TWDSZØ
                                   CHANGED K REGISTER
5370
        7777
                 TWDSZØ
                                   CHANGED O REGISTER
5372
        7777
                 TWDSZe
                                   CHANGED FLAG REGISTER
5376
        7777
                 TWDSZE
                                   FAILED TO DECREMENT
                                   FAILED TO SKIP ON ZERØ
        7777
5405
                 TWISZE
5410
        7777
                 TWISZE
                                   CHANGED J REGISTER
5413
        7777
                 TWISZE
                                   CHANGED K REGISTER
5415
        7777
                 TWISZO
                                   CHANGED O REGISTER
        7777
                                   CHANGED FLAG REGISTER
5417
                 TWISZE
5422
        7777
                 TWISZO
                                   FAILED TO INCREMENT
                                   INCREMENTING ZERO SKIPPED
5431
        7777
                 TWISZO
5434
        7777
                 TWISZO
                                   CHANGED J REGISTER
5437
        7777
                                   CHANGED K REGISTER
                 TWISZO
5441
        7777
                 TWISZ®
                                   CHANGED O REGISTER
        7777
                                   CHANGED FLAG REGISTER
5443
                 TWISZO
5456
        フフブフ
                 TWDSZØ
                                   FAILED TO SKIP ON ZERO
5461
        7777
                 TWDSZe
                                   CHANGED J REGISTER
5464
        7777
                 TWDSZ
                                   CHANGED K REGISTER
5466
        7777
                 TWDSZe
                                   CHANGED O REGISTER
5470
        7777
                 TWDSZe
                                   CHANGED FLAG REGISTER
5473
        フフフフ
                 TWDSZP
                                   FAILED TO DECREMENT
5501-02 7777
                 MIMP
                                   FAILED TO MODIFY PROGRAM REGISTER
5504-05
        7777
                                   ILLEGAL TRANSFER OF CONTROL
                 MAMENT
                                   CHANGED J REGISTER
        7777
                 MUMT
5513
                                   CHANGED K REGISTER
5516
        7777
                 MUMPE
5520
        7777
                 SHUTWI
                                   CHANGED O REGISTER
5522
        7777
                 TWJMPe
                                   CHANGED FLAG REGISTER
5530-31 7777
                 TWJPS@
                                  FAILED TO MODIFY PROGRAM REGISTER
5534-35 7777
                 TWJPSe
                                   ILLEGAL TRANSFER OF CONTROL
5544
        7777
                 TWJPSe
                                  CHANGED J REGISTER
5547
        7777
                 TWJPS@
                                   CHANGED K REGISTER
5551
        7777
                 TWJPS@
                                   CHANGED O REGISTER
5553
        7777
                 PROPUT
                                   CHANGED FLAG REGISTER
        7777
                                   FAILED TO STORE PROGRAM REGISTER
                 TWJPSP
5560
```

#### EXECUTE TEST EXECUTE MARKER # 5573 5562 XCT 7777 ILLEGAL TRANSFER OF CONTROL 5564-67 7777 XCT ILLEGAL TRANSFER OF CONTROL 5571-72 7777 XCT ILLEGAL TRANSFER OF CONTROL 5576 9000 MARKER CHANGED OR NOT RESET START AT 4000 5601 0001 MARKER TEST CHANGED OR NOT RESET START AT 4000 5607 0201 XCT SIZ J SKIPPED ON NON-ZERO J REGISTER 5612 XCT SIZ J 2001 CHANGED J REGISTER MARKER 5616 INCORRECT 0001 MARKER = TEST IN ERROR 5621 MARKER MARKER = TEST IN ERROR 0002 INCORRECT 5625 0002 XCT SIZ J FAILED TO SKIP ON ZERO J REGISTER 5627 XCT SIZ J 0002 CHANGED J REGISTER 5633 0002 MARKER INCORRECT MARKER # TEST IN ERROR 5640 2003 XCT ISZ SEQUENCE ERROR 5543 2203 XCT ISZ CHANGED J REGISTER 5647 0003 MARKER INCORRECT MARKER . TEST IN ERROR 5652 0904 MARKER SEQUENCE ERROR 5655 0905 XCT XCT ISZ FAILED OR MARKER INCORRECT 5661 0005 MARKER INCORRECT MARKER # TEST IN ERROR 5665 0005 XCT LDJ SKIPPED XCT LDJ 5670 0005 FAILED TO LOAD J REGISTER 5673 0226 XCT XCT ISZ FAILED OR MARKER INCORRECT 5700 0206 MARKER SEQUENCE ERROR XCT XCT XCT ISZ FAILED OR MARKER INCORRECT 5703 0007 5707 0907 XCT XCT LDJ FAILED OR MARKER INCORRECT 5714 0010 XCT XCT XCT ISZ FAILED OR MARKER INCORRECT XCT XCT SIZ J 5717 0010 SKIPPED ON NON-ZERO J REGISTER 5722 XCT XCT SIZ J FAILED TO SKIP ON ZERO J REGISTER 0010 5726 0010 XCT XCT XCT LDJ FAILED OR MARKER INCORRECT 5731 0010 XCT CHANGED K REGISTER 5733 0010 XCT CHANGED O REGISTER 5735 XCT CHANGED FLAG REGISTER 0010 5740 0011 XCT XCT XCT ISZ FAILED OR SEQUENCE INCORRECT 5744 MARKER 0011 SEQUENCE INCORRECT 5752 0011 XCT@ SIZ J SKIPPED J NOT ZERO 5755 XCTP SIZ J 0011 DIDN'T SKIP J # Ø 5761 0011 MARKER SEQUENCE INCORRECT 5764 SEQUENCE INCORRECT MARKER 0011 5770 0012 XCT# LDJ SKIPPED OR MARKER INCORRECT 5773 0012 SEQUENCE OR XCT@ LDJ INCORRECT MARKER 5777 0013 MARKER SEQUENCE OR XCT@ ISZ INCORRECT INCORRECT -CHECK MARKER 6003 0013 MARKER CHANGED K REGISTER 6006 0013 XCTP

```
6010
        2213
                 XCTP
                                  CHANGED O REGISTER
6012
        0013
                 XCTP
                                  CHANGED FLAG REGISTER
6015
                 MARKER
                                  OUT OF SEQUENCE
        0214
                 MARKER
6021
        2014
                                  OUT OF SEQUENCE
                                  FAILED TO TRANSFER CONTROL
6026-30 0014
                 XCT@ JMP
                 XCT@ JMP
6032
        0014
                                  ILLEGAL TRANSFER OF CONTROL
6034
        0014
                 XCT@ JMP
                                  FAILED
                 XCTP JMP
6043
        0014
                                  CHANGED K REGISTER
6046
        0014
                 XCT@ JMP
                                  CHANGED J REGISTER
6050
        0014
                 XCT# JMP
                                  CHANGED O REGISTER
6052
        0014
                 XCT@ JMP
                                  CHANGED FLAG REGISTER
6057
        0014
                 XCT@ JMP
                                  SEQUENCE INCORRECT CHECK MARKER
6070
                 XCT@ SIZ J
                                  SKIPPED -J NONZERO
        9015
                 XCTP SIZ J
                                  DIDN'T SKIP -J = 0
6073
        0015
6077
        2015
                 MARKER
                                  SEQUENCE INCORRECT
6102
        2015
                 XCT(5) ISZ
                                  SKIPPED -SEQUENCE INCORRECT
6106
                 XCT# LDJ
                                  SKIPPED
        0016
6111
        0016
                 XCT@ LDJ
                                  FAILED
                 XCTP ISZ
                                  SKIPPED SEQUENCE INCORRECT
6115
        0017
6121
        3017
                 XCT(5) LDJ
                                  FAILED
6124
        0017
                 XCTP ISZ
                                  CHANGED K REGISTER
                 XCTP ISZ
6126
        0017
                                  CHANGED O REGISTER
6130
        0017
                 XCT@ ISZ
                                  CHANGED PLAG REGISTER
6136
        0020
                 XCT(6) ISZ
                                  SKIPPED -SEQUENCE INCORRECT
6142
        0020
                 XCT LDJ@
                                  SKIPPED
6145
                                  OUT OF SEQUENCE
        0020
                 MARKER
6151
        0021
                 XCT ISZE
                                  FAILED OR SEQUENCE INCORRECT
6155
                 XCT(6) LDJ
                                  SKIPPED
        0021
6160
                 XCT(6) ISZ
                                  XCT ISZ SKIPPED OR SEQUENCE ..
        0022
6164
                                  SKIPPED
        0022
                 XCT LDJ@
6167
                 XCT LDJ@
        N055
                                  FAILED TO LOAD
                                  SEQUENCE INCORRECT
6173
        2022
                 MARKER
6176
        0023
                 XCT(7) ISZ
                                  SKIPPED OR SEQUENCE INCORRECT
6201
        0023
                                  CHANGED K REGISTER
                 XCT ISZ
                 XCT ISZ
6203
        2223
                                  CHANGED O REGISTER
                 XCT ISZ
                                  CHANGED FLAG REGISTER
6205
        0023
                 XCT JMP@
6212-3
        0023
                                  FAILED
6214
        0023
                 XCT JMP@
                                  ILLEGAL TRANSFER OF CONTROL
6216-20 2023
                 XCT JMP@
                                  ILLEGAL TRANSFER OF CONTROL
                 XCT JMPe
                                  ILLEGAL TRANSFER OF CONTROL
6222
        0023
6225
        0023
                                  JUMP DIRECT FAILED
                 XCT JMP@
6226
        0653
                 XCT JMP
                                  ILLEGAL TRANSFER OF CONTROL
                                  ILLEGAL TRANSFER OF CONTROL
6230-1
        0023
                 XCT JMP#
6233-4
        0023
                 XCT JMP@
                                  ILLEGAL TRANSFER OF CONTROL
```

```
6236
        0023
                 XCT JMP@
                                   ILLEGAL TRANSFER OF CONTROL
6242
        2923
                 XCT JMP&
                                   CHANGED K REGISTER
6245
        0023
                 XCT JMP#
                                   CHANGED J REGISTER
6247
        0023
                 XCT JMP@
                                   CHANGED O REGISTER
6251
                 XCT JMPe
                                   CHANGED FLAG REGISTER
        0023
6255
        0023
                 MARKER
                                   SEQUENCE INCORRECT
                 XCT ISZ
                                   SEQUENCE INCORRECT
6260
        0024
6267
        0024
                 XCT LDJe
                                   FAILED TO LOAD
                                   FAILED OR SEQUENCE INCORRECT
6272
        0025
                 XCT
                     ISZO
6276
                 XCT ISZ#
                                   MARKER INCORRECT
        0025
6301
                 XCT XCT ISZ
                                   SEQUENCE INCORRECT
        0026
                 XCT ISZ(@)
6304
        0026
                                   CHANGED K REGISTER
6306
        9926
                 XCT ISZ(@)
                                   CHANGED O REGISTER
                                   CHANGED FLAG REGISTER
6310
        0026
                 XCT ISZ(@)
6316
        0026
                 XCTe LDJe
                                   SKIPPED ?
                                   FAILED TO LOAD
                 XCTP LDJP
6321
        0026
6325
        0027
                 XCTP ISZP
                                   FAILED OR SEQUENCE INCORRECT
6331
        0027
                 MARKER
                                   SEQUENCE ?
6334
        0030
                 XCT ISZ
                                   SEQUENCE INCORRECT
6337
        0030
                 XCTP
                                   CHANGED K REGISTER
6341
                 XCTP
                                   CHANGED O REGISTER
        0030
6343
        0030
                 XCTO
                                   CHANGED FLAG REGISTER
6352
                                   NO TRANSFER OF CONTROL
                 XCTP JMPP
        0030
6352
        0030
                 XCTP JMPP
                                   ILLEGAL TRANSFER OF CONTROL
6354
        0030
                 XCTO JMPP
                                   ILLEGAL TRANSFER OF CONTROL
6355
                 XCTP JMPP
                                   ILLEGAL TRANSFER OF CONTROL
        0030
                                   ILLEGAL TRANSFER OF
                 XCTP
6361-2
        0030
                      JMP@
                                                        CONTROL
6364
        0030
                 XCTP JMPP
                                   ILLEGAL TRANSFER OF
                                                        CONTROL
6366-7
        0030
                 XCTP JMPP
                                   ILLEGAL TRANSFER OF
                                                        CONTROL
6371-2
        0030
                 XCTO JMPO
                                   ILLEGAL TRANSFER OF
                                                        CONTROL
6374-5
                 XCTP
                                   ILLEGAL TRANSFER OF
        0030
                      JMP®
                                                        CONTROL
6401
                 XCT# JMP#
                                   CHANGED K REGISTER
        0030
6404
        0030
                 XCTO JMPO
                                   CHANGED J REGISTER
                                   CHANGED O REGISTER
5406
        0030
                 XCTO JMPO
6410
        0030
                 XCT@ JMP@
                                   CHANGED FLAG REGISTER
6414
        9030
                 XCTP JMPP
                                   MARKER INCORRECT
                 XCT ISZ
6420
                                   SEQUENCE INCORRECT
        0031
                 XCT JPS
6427-30
        0031
                                   NO TRANSFER OF CONTROL
6432-3
        0031
                 XCT JPS
                                   ILLEGAL TRANSFER OF CONTROL
6435
        0031
                 XCT JPS
                                   ILLEGAL TRANSFER OF CONTROL
6442
        0031
                 XCT JPS
                                   CHANGED K REGISTER
6445
                 XCT
                     JPS
                                   CHANGED J
                                              REGISTER
        0031
                                   CHANGED O REGISTER
                     JPS
6447
        0031
                 XCT
                 XCT JPS
                                   CHANGED FLAG REGISTER
6451
        6031
```

	·	•	
6455	គ្គ <b>31</b>	XCT JPS	DIDN'T STORE PR
6461	0031	XCT JPS	SEQUENCE INCORRECT
6470-1	<b>0032</b>	XCT@ JPS	NO TRANSFER OF CONTROL
6474	6435	XCT@ JPS	ILLEGAL TRANSFER OF CONTROL
6476-7	20 <b>32</b>	XCT@ JPS	ILLEGAL TRANSFER OF CONTROL
6504	ଟର32	XCT@ JPS	CHANGED J REGISTER
6510	00 <b>32</b>	XCT@ JPS	SEQUENCE INCORRECT
6515	0333	XCT@ JPS	FAILED TO STORE PR
6520	99 <b>33</b>	XCT@ JPS	CHANGED K REGISTER
6522	9033	XCT@ JPS	CHANGED O REGISTER
6524	90 <b>33</b>	XCT@ JPS	CHANGED FLAG REGISTER
6531-2	@ 133	XCT@ JPS@	NO TRANSFER OF CONTROL
6535	0033	XCT@ JPS@	ILLEGAL TRANSFER OF CONTROL
6537-40		XCT@ JPS@	ILLEGAL TRANSFER OF CONTROL
6542	0033	XCTØ JPSØ	ILLEGAL TRANSFER OF CONTROL
6547	Ø Ø 3 3	XCT# JPS#	CHANGED J REGISTER
6553	<b>8500</b>	XCTP JPSP	FAILED TO STORE PR
6557	2033	XCT@ JPS@	SEQUENCE INCORRECT
	0033	XCT@ JPS@	CHANGED K REGISTER
6564	0033	XCT@ JPS@	CHANGED O REGISTER
6566	Ø Ø <b>3 3</b>	XCT@ JPS@	CHANGED FLAG REGISTER
6571	2034	MARKER	SEQUENCE INCORRECT
6577	0034	XCT TWLDJ	SKIPPED ?
6602	0034	XCT TWLDJ	FAILED
6605	9034	XCT TWLDJ	CHANGED K REGISTER
6607	0034	XCT TWLDJ	CHANGED O REGISTER
6611	0034	XCT TWLDJ	CHANGED FLAG REGISTER
6616	0035	XCT TWISZ	FAILED OR SEQUENCE INCORRECT
6622	ØØ35	XCT XCT TWLDJ	FAILED OR OUT OF SEQUENCE
6625	00 <b>35</b>	XCT TWISZ	CHANGED K REGISTER
6627	00 <b>3</b> 5	XCT TWISZ	CHANGED O REGISTER
6631	Ø0 <b>3</b> 5	XCT TWISZ	CHANGED FLAG REGISTER
6634	ØØ36	XCT XCT TWISZ	FAILED OR WRONG SEQUENCE
6636-7	0036	XCT TWJMP	FAILED

# MEMORY ADDRESS TEST (ND41-8004)

#### I. INTRODUCTION

- A. This program is designed to test the addressing circuitry of the memory system to verify that each word has a unique address. This is accomplished by setting the contents of a word equal to the address and then checking the contents forwards and backwards.
- B. PROGRAM AREA

 $\emptyset \emptyset \emptyset 3_8$  through  $\emptyset 127_8$ .

C. STARTING ADDRESS

ØØØ38.

#### D. EQUIPMENT CONFIGURATION

Minimum requirements are a ND-812 Central Processor equipped with an ASR33 Teletype. An optional peripheral is a high speed reader.

#### II. PROGRAM DESCRIPTION

The program starts by storing  $\emptyset13\emptyset$  in location  $\emptyset13\emptyset_8$ ,  $\emptyset131_8$  into  $\emptyset131_8$ , etc. Storage continues until the maximum word is reached, then the program reads location  $\emptyset13\emptyset_8$  and verifies that the contents is  $\emptyset13\emptyset_8$ . Each word is read and verified through the maximum (7777<sub>8</sub>), then read and verified starting at the maximum word through location  $\emptyset13\emptyset_8$ .

If an error is encountered, the teletype prints the number in the location, the current address (preceded by an "@") and a "D" if the program was decrementing. The teletype prints a "\$" every time 64 passes are completed without an error.

This program will destroy the Binary Loader. Location  $\emptyset127_8$  can be changed to a value less than  $7600_8$  to save the loader.

#### III. OPERATOR OR USER CONTROL

Location  $0127_8$  can be changed to a value less than  $7600_8$  to save the Binary Loader.

#### IV. OPERATIONAL PROCEDURE

- 1. Load the Memory Address Test program tape with the Binary Loader (refer to the Binary Loader (ND41-0005) for a detailed description of its use).
- 2. Set Switch Register to DDD3<sub>8</sub>.

- 3. Depress LOAD ADDRESS.
- 4. Depress START.
- 5. The test can be terminated by depressing STOP.

# V. ERROR DIAGNOSTICS

If an error is encountered, the teletype prints the number in the location, the current address (preceded by an "@") and a "D" if the program was decrementing.

In the above example location 7700 contained a 7500, and the program was decrementing. The correct value in this example is  $7700_8$ , as each location in memory contains the actual address.

# VI. COMMAND SUMMARY

#### HIGH-LOW SPEED READER TEST (ND41-8005)

#### I INTRODUCTION

A. This program is designed to test the high or low speed readers using a tape loop.

# B. PROGRAM AREA

ØØØ28 through ØØ368.

#### C. STARTING ADDRESS

ØØØ28.

#### D. EQUIPMENT CONFIGURATION

Minimum requirements are a ND812 Central Processor equipped with an ASR33 Teletype. An optional peripheral is a high speed reader.

#### II PROGRAM DESCRIPTION

The program reads a sequence of 0 to 255 ramps from a tape loop (supplied with diagnostic software package) until terminated or an error is detected. Depress CONTINUE to recover from an error condition.

Switch Register Bit  $\emptyset$  set to "1" indicates the use of a high speed reader and " $\emptyset$ " a low speed reader.

#### III OPERATOR CONTROL

Switch Register Bit  $\emptyset$  set to "1" indicates the use of a high speed read and " $\emptyset$ " a low speed reader. Depress CONTINUE to recover from an error condition.

# IV OPERATION PROCEDURE

- Load the High-Low Speed Reader Test program tape with the Binary Loader (refer to the Binary Loader (ND41-0005) for a detailed description of its use).
- 2. Remove program tape from reader and replace it with the tape loop supplied with the Diagnostic Software Package.
- 3. Set Switch Register to \$\mathre{D}\mathre{D}\mathre{D}2\_8.
- 4. Depress LOAD ADDRESS.
- 5. Set Switch Register Bit Ø to "1" for high speed reader and "Ø" for low speed reader.

- 6. Depress START.
- 7. The test can be terminated by depressing STOP.

# V ERROR DIAGNOSTICS

The program will stop when an error is encountered. If the program stops at location \$\mathcal{D}\$258 it indicates that the program misread a character. When stopped at \$\mathcal{D}\$348 it indicates a loss of sync. In either case, the K register will contain the correct or expected character and the J register will contain the actual character read. Depress CONTINUE to recover from an error condition.

# VI COMMAND SUMMARY

#### LOW SPEED PUNCH TEST (NDI-8006)

## I INTRODUCTION

A. This program is designed to test the punched paper tape output of the ASR33 Teletype for missing or extra levels.

## B. PROGRAM AREA

 $\emptyset\emptyset\emptyset28$  through  $\emptyset\emptyset548$ .

#### C. STARTING ADDRESS

ØØØ28.

#### D. EQUIPMENT CONFIGURATION

Minimum requirements are a ND-812 Central Processor and ASR33 Teletype.

#### II PROGRAM DESCRIPTION

The program punches 25 blank frames of tape, then a 0-255 ramp and repeats the sequence. The low speed reader verifies the punched tape and stops on error. When an error is detected, the program stops and the K register contains the expected data for the frame just read and the R register contains the actual erroneous data. Depressing CONTINUE causes the program to recover from the error condition.

#### III OPERATOR OR USER CONTROL

Depressing CONTINUE will cause the program to recover from an error condition.

# IV OPERATION PROCEDURE

- 1. Load the Low Speed Punch Test program tape with the Binary Loader (refer to the Binary Loader (ND41-0005) for a detailed description of its use).
- 2. Remove program tape from reader and place blank tape in low speed punch.
- 3. Place the teletype to LOCAL and turn low speed punch ON.
- 4. Depress HERE IS to provide sufficient leader to reach the reader head on the low speed reader.
- 5. Place leader in low speed reader, turn reader ON and place teletype to LINE.
- 6. Set Switch Register to 99928.

- 7. Depress LOAD ADDRESS.
- 8. Depress START.
- 9. The program will now punch a number of 0-255 ramp and then verify the punched paper tape. Detecting an error causes the program to stop, refer to ERROR DIAGNOSTICS for description of error.
- 10. This test can be terminated by depressing STOP.

# V. ERROR DIAGNOSTICS

If an error is detected, the program stops with the correct or expected data for the frame just read in the K register and actual data in the R register. Depressing CONTINUE recovers this program from an error condition.

# VI. COMMAND SUMMARY

## HIGH SPEED PUNCH TEST (ND41-8007)

#### I. INTRODUCTION

A. This program is designed to test the accuracy and registration of the high speed punch with the high speed reader.

#### B. PROGRAM AREA

ØØØ28 through Ø1148.

#### C. STARTING ADDRESS

ØØØ28.

#### D. EQUIPMENT CONFIGURATION

ND-812 Central Processor, ASR33 Teletype, high speed reader and high speed punch.

#### II. PROGRAM DESCRIPTION

The program punches an incrementing complementry pattern on tape at pseudo random intervals which are generated by a random number generator. Punched data is verified by the high speed read and stops on error. When an error is detected, the program stops at location Ø1128 with the K register containing the expected data for the frame just read and the J register contains the actual erroneous data. Depressing CONTINUE causes the program to recover from the error condition.

#### III. OPERATOR OR USER CONTROL

Depressing CONTINUE will cause the program to recover from an error condition.

#### IV. OPERATION PROCEDURE

- 1. Load the High Speed Punch Test program tape with the Binary Loader (refer to the Binary Loader (ND41-0005) for a detailed description of its use).
- 2. Remove program tape from reader and place blank tape in high speed punch.
- 3. Turn high speed punch ON.
- 4. Depress the PAPER ADVANCE to provide sufficient leader to reach the reader head on the high speed reader.
- 5. Place leader in high speed reader, turn reader ON and teletype to LINE.

- 6. Set Switch Register to  $\emptyset\emptyset\emptyset2_{8}$ .
- 7. Depress LOAD ADDRESS.
- 8. Depress START.
- 9. The program will punch random patterns on paper tape and verify the outputted data. Detection of an error causes the program to stop. Refer to the ERROR DIAGNOSTICS for description of error.
- 10. This test can be terminated by depressing STOP.

# V. ERROR DIAGNOSTICS

When an error is detected, the program stops at location  $\emptyset112_8$  with the correct or expected data for the frame just read in the K register and the actual data in the J register. Depress CONTINUE to recover from this condition.

# VI. COMMAND SUMMARY

# HIGH SPEED READER TEST (ND41-8008)

#### I. INTRODUCTION

A. This program is designed to test the high speed reader for accuracy and stopping ability with random length character blocks.

## B. PROGRAM AREA

0002g through 0124g.

# C. STARTING ADDRESS

ØØØ2<sub>8</sub>.

#### D. EQUIPMENT CONFIGURATION

ND-812 Central Processor, ASR33 Teletype and high speed reader.

#### II. DESCRIPTION

The program reads a random number of characters from a tape loop consisting of a sequence of 0-255 ramps (supplied with diagnostic software package). The tape will stop for an interval that is determined by setting of Switch Register BITS 8 through 11. The minimum time interval is 24 milliseconds and the maximum interval is 350 milliseconds.

After the time delay, the program re-reads the last character to verify that no over shoots occurred and then reads new random numbers and repeats until an error is found. If an error is encountered, the program outputs the correct character, the actual character, and time delay and resumes program execution.

#### III. OPERATOR OR USER CONTROL

Switch Register BITS 8 through 11 determine the time delay between blocks. Minimum time interval is 24 milliseconds (BIT 11 set to "1") and 350 milliseconds maximum (BITS 8 through 11 set to "1").

#### IV. OPERATION PROCEDURE

- 1. Load the High Speed Reader Test program tape with the Binary Loader (refer to the Binary Loader (ND41-0005) for a detailed description of its use).
- 2. Remove program tape from reader, place tape loop supplied with the Diagnostic Software Package in the high speed reader and turn high speed reader ON.
- 3. Set Switch Register to  $\emptyset\emptyset\emptyset2_8$ .

- 4. Depress LOAD ADDRESS.
- 5. Set the Switch Register to desired time delay (BITS 8 through 11).
- 6. Depress START.
- 7. This test will run until manually terminated. If an error is encountered, refer to ERROR DIAGNOSTICS for description of output data.
- 8. The test can be terminated by depressing STOP.

# V. ERROR DIAGNOSTICS

When an error is encountered the program prints the correct or expected character, the actual character read, and the time delay in milliseconds.

1743 1740 48

The program automatically recovers from an error condition.

# VI. COMMAND SUMMARY

## RANDOM ISZ-DSZ TEST (ND41-8013)

## I. INTRODUCTION

- A. This program is designed to test ISZ and DSZ Memory Reference Instruction using random or fixed addresses.
- B. PROGRAM AREA

ØØØØg through Ø246g.

C. STARTING ADDRESS

ØØ44<sub>8</sub>.

## D. EQUIPMENT CONFIGURATION

Minimum requirements are a ND-812 Central Processor equipped with an ASR33 Teletype. An optional peripheral is a high speed reader.

## II. PROGRAM DESCRIPTION

The program starts by reading the Switch Register to determine the instruction, method of addressing and random or fixed numbers. Then random reference and effective addresses are selected and the instruction is executed. If the addresses are fixed, the program continues to execute the instruction with the first selection of random addresses until an error is detected or the program is terminated. With the selection of random addresses, the program clears old locations and selects new random addresses for each test and continues until an error is detected or the program is terminated. Changing Switch Register BITS 1, 2 and 3 during a test can generate an error. Disregard this error and depress CONTINUE to recover from the error condition. When 4096 tests are completed without an error, a bell is rung by the teletype.

This program selects random addresses which interjects the possibility of destroying locations occupied by the Binary Loader. If the user wishes to alleviate this condition, he need only change location  $\emptyset 246_8$  of this program to a value less than  $76\emptyset _8$ .

## III. OPERATOR OR USER CONTROL

Switch Register BIT  $\emptyset$  set to "1" selects fixed addresses, set to " $\emptyset$ " random addresses. BIT 1 set to "1" selects either direct or indirect addressing (as determined by BIT 2), set to " $\emptyset$ " alternates direct and indirect addressing. BIT 2 set to "1" (if BIT 1 is "1") selects indirect addressing, set to " $\emptyset$ " selects direct addressing. BIT 3 set to "1" selects an ISZ test, set to " $\emptyset$ " a DSZ test.

Location  $0246_8$  can be changed to a value less that  $7600_8$  to save the Binary Loader.

# IV. OPERATION PROCEDURE

- 1. Load the Random ISZ-DSZ program tape with the Binary Loader (refer to the Binary Loader (ND41-0005) for a detailed description of its use).
- 2. Set the Switch Register to ØØ448.
- 3. Depress LOAD ADDRESS.
- 4. Set the Switch Register to the test desired. (Switch Register BIT Ø set to "1" selects fixed addresses, set to "Ø" random addresses. BIT 1 set to "1" selects either direct or indirect addressing (as determined by BIT 2), set to "Ø" alternates direct and indirect addressing. BIT 2 set to "1" (if BIT 1 is "1") selects indirect addressing, set to "Ø" selects direct addressing. BIT 3 set to "1" selects an ISZ test, set to "Ø" a DSZ test).
- 5. Depress START.
- 6. The test can be terminated by depressing STOP.

## V. ERROR DIAGNOSTICS

Changing Switch Register BITS 1, 2 and 3 during a test can generate an error. Disregard this error and depress CONTINUE to recover from the error condition. When the program stops at location £0438, a detectable error has occurred. The R register contains the correct number before the test operation, the K register contains the address of the instruction tested, the J register contains the address of the memory location being tested, and the overflow light (if on) indicates the instruction was indirect. Depress CONTINUE to recover from this error condition.

If the program stops at location 01258, the JMP@ failed. To recover from this error condition, re-start the program from Step 2 of the Operation Procedure.

## VI. COMMAND SUMMARY

# RANDOM ADJ-SBJ TEST (ND41-8014)

## I. INTRODUCTION

A. This program is designed to test ADJand SBJ Memory Reference Instruction using random or fixed addresses.

## B. PROGRAM AREA

ØØØØg through Ø24Øg.

## C. STARTING ADDRESS

ØØ258.

## D. EQUIPMENT CONFIGURATION

Minimum requirements are a ND-812 Central Processor equipped with an ASR33 Teletype. An optional peripheral is a high speed reader.

## II. PROGRAM DESCRIPTION

The program starts by reading the Switch Register to determine the instruction, method of addressing, and random or fixed numbers. Then random reference and effective addresses are selected and the instruction is executed. If the addresses are fixed, the program continues to execute the instruction with the first selection of random addresses until an error is detected or the program is terminated. With the selection of random addresses, the program clears old locations and selects new random addresses for each test and continues until an error is detected or the program is terminated. Changing Switch Register BITS 1, 2 and 3 during a test can generate an error. Disregard this error and depress CONTINUE to recover from the error condition. When 4096 tests are completed without an error, a bell is rung by the teletype.

This program selects random addresses which interjects the possibility of destroying locations occupied by the Binary Loader. If the user wishes to alleviate this condition, he need only change location Ø24Ø8 of this program to a value less than 76ØØ8.

### III. OPERATOR OR USER CONTROL

Switch Register BIT  $\emptyset$  set to "1" selects fixed addresses, set to " $\emptyset$ " random addresses. BIT 1 set to "1" selects either direct or indirect addressing (as determined by BIT 2), set to " $\emptyset$ " alternates direct and indirect addressing. BIT 2 set to "1" (if BIT 1 is "1") selects indirect addressing, set to " $\emptyset$ " selects direct addressing. BIT 3 set to "1" selects an ADJ test, set to " $\emptyset$ " a SBJ test.

Location  $\emptyset24\emptyset_8$  can be changed to a value less than  $76\emptyset\emptyset_8$  to save the Binary Loader.

## IV. OPERATION PROCEDURE

- 1. Load the Random ADJ-SBJ program tape with the Binary Loader (refer to the Binary Loader (ND41-0005) for a detailed description of its use).
- 2. Set the Switch Register to  $\emptyset \emptyset 25_8$ .
- 3. Depress LOAD ADDRESS.
- 4. Set the Switch Register to the test desired. (Switch Register BIT Ø set to "1" selects fixed addresses, set to "Ø" random addresses. BIT 1 set to "1" selects either direct or indirect addressing (as determined by BIT 2), set to "Ø" alternates direct and indirect addressing. BIT 2 set to "1" (if BIT 1 is "1") selects indirect addressing, set to "Ø" selects direct addressing. BIT 3 set to "1" selects an ADJ test, set to "Ø" a SBJ test).
- 5. Depress START.
- 6. The test can be terminated by depressing STOP.

## V. ERROR DIAGNOSTICS

Changing Switch Register BITS 1, 2 and 3 during a test can generate an error. Disregard this error and depress CONTINUE to recover from the error condition.

When the program stops at location  $0024_8$  a detectable error has occurred. The K register contains operand 1, the R register operand 2, the J register the result and the overflow light (if on) indicates the instruction was indirect. Depress CONTINUE to recover from this error condition.

If the program stops at location  $\emptyset117_8$ , the JMP@ failed. To recover from this error condition, re-start the program from Step 2 of the Operation Procedure.

# VI. COMMAND SUMMARY

# RANDOM LDJ-STJ TEST (ND41-8015)

# I. INTRODUCTION

- A. This program is designed to test LDJ and STJ Memory Reference Instruction using random or fixed addresses.
- B. PROGRAM AREA

ØØØØg through Ø242g.

C. STARTING ADDRESS

ØØ3Ø8.

## D. EQUIPMENT CONFIGURATION

Minimum requirements are a ND-812 Central Processor equipped with an ASR33 Teletype. An optional peripheral is a high speed reader.

### II. PROGRAM DESCRIPTION

The program starts by reading the Switch Register to determine the instruction, method of addressing, and random or fixed numbers. Then random reference and effective addresses are selected and the instruction is executed. If the addresses are fixed, the program continues to execute the instruction with the first selection of random addresses until an error is detected or the program is terminated. With the selection of random addresses, the program clears old locations and selects new random addresses for each test and continues until an error is detected or the program is terminated. Changing Switch Register BITS 1, 2 and 3 during a test can generate an error. Disregard this error and depress CONTINUE to recover from the error condition. When 4096 tests are completed without an error, a bell is rung by the teletype.

This program selects random addresses which interjects the possibility of destroying locations occupied by the Binary Loader. If the user wishes to alleviate this condition, he need only change location  $\emptyset 242_8$  of this program to a value less than  $76\emptyset 0_8$ .

### III. OPERATOR OR USER CONTROL

Switch Register BIT  $\emptyset$  set to "1" selects fixed addresses, set to " $\emptyset$ " random addresses. BIT 1 set to "1" selects either direct or indirect addressing (as determined by BIT 2), set to " $\emptyset$ " alternates direct and indirect addressing. BIT 2 set to "1" (if BIT 1 is "1") selects indirect addressing, set to " $\emptyset$ " selects direct addressing. BIT 3 set to "1" selects an LDJ test, set to " $\emptyset$ " an STJ test.

Location  $\emptyset242_8$  can be changed to a value less than  $76\emptyset\emptyset_8$  to save the Binary Loader.

## IV. OPERATION PROCEDURE

- 1. Load the Random LDJ-STJ program tape with the Binary Loader (refer to the Binary Loader (ND41-0005) for a detailed description of its use).
- 2. Set the Switch Register to  $0030_8$ .
- 3. Depress LOAD ADDRESS.
- 4. Set the Switch Register to the test desired. (Switch Register BIT Ø set to "1" selects fixed addresses, set to "Ø" random addresses. BIT 1 set to "1' selects either direct or indirect addressing (as determined by BIT 2), set to "Ø" alternates direct and indirect addressing. BIT 2 set to "1" (if BIT 1 is "1") selects indirect addressing, set to "Ø" selects direct addressing. BIT 3 set to "1" selects an LDJ test, set to "Ø" an STJ test).
- 5. Depress START.
- 6. The test can be terminated by depressing STOP.

# V. ERROR DIAGNOSTICS

Changing Switch Register BITS 1,2 and 3 during a test can generate an error. Disregard this error and depress CONTINUE to recover from the error condition. When the program stops at location \$\mathcal{D}\mathcal{D}27\_8\$, a detectable error has occurred. The K register contains the correct number before the test operation, the J register contains the actual number, and the overflow light (if on) indicates the instruction was indirect. Depress CONTINUE to recover from this error condition.

If the program stops at location  $\emptyset121_8$ , the JMP@ failed. To recover from this error condition, re-start the program from Step 2 of the Operation Procedure.

## VI. COMMAND SUMMARY

# RANDOM JMP-JPS TEST (ND41-8016)

## I. INTRODUCTION

A. This program is designed to test JMP and JPS Memory Reference Instruction using random or fixed addresses.

### B. PROGRAM AREA

ØØØØ through Ø25Ø2.

## C. STARTING ADDRESS

ØØ318.

# D. EQUIPMENT CONFIGURATION

Miminum requirements are a ND-812 Central Processor equipped with an ASR33 Teletype. An optional peripheral is a high speed reader.

## II. PROGRAM DESCRIPTION

The program starts by reading the Switch Register to determine the instruction, method of addressing, and random or fixed numbers. Then random reference and effective addresses are selected and the instruction is executed. If the addresses are fixed, the program continues to execute the instruction with the first selection of random addresses until an error is detected or the program is terminated. With the selection of random addresses, the program clears old locations and selects new random addresses for each test and continues until an error is detected or the program is terminated. Changing Switch Register BITS 1, 2, and 3 during a test can generate as error. Disregard this error and depress CONTINUE to recover from the error condition. When 4096 tests are completed without an error, a bell is rung by the teletype.

This program selects random addresses which interjects the possibility of destroying locations occupied by the Binary Loader. If the user wishes to alleviate this condition, he need only change location  $\emptyset 1 \emptyset 1_8$  of this program to a value less than  $76 \emptyset \emptyset 8$ .

# III. OPERATOR OR USER CONTROL

Switch Register BIT  $\emptyset$  set to "1" selects fixed addresses, set to " $\emptyset$ " random addresses. BIT 1 set to "1" selects either direct or indirect addressing (as determined by BIT 2), set to " $\emptyset$ " alternates direct and indirect addressing. BIT 2 set to "1" (if BIT 1 is "1") selects indirect addressing, set to " $\emptyset$ " selects direct addressing. BIT 3 set to "1" selects a JMP test, set to " $\emptyset$ " a JPS test.

Location  $\emptyset1\emptyset1_8$  can be changed to a value less than  $76\emptyset\emptyset_8$  to save the Binary Loader.

## IV. OPERATION PROCEDURE

- 1. Load the Random JMP-JPS program tape with the Binary Loader (refer to the Binary Loader (ND41-0005) for a detailed description of its use).
- 2. Set the Switch Register to ØØ318.
- 3. Depress LOAD ADDRESS.
- 4. Set the Switch Register to the test desired. (Switch Register BIT Ø set to "1" selects fixed addresses, set to "Ø" random addresses. BIT 1 set to "1" selects either direct or indirect addressing (as determined by BIT 2), set to "Ø" alternates direct and indirect addressing. BIT 2 set to "1" (if BIT 1 is "1") selects indirect addressing, set to "Ø" selects direct addressing. BIT 3 set to "1" selects a JMP test, set to "Ø" a JPS test).
- 5. Depress START.
- 6. The test can be terminated by depressing STOP.

## V. ERROR DIAGNOSTICS

Changing Switch Register BITS 1,2 and 3 during a test can generate an error. Disregard this error and depress CONTINUE to recover from the error condition. When the program stops at location  $\cancel{0030}_8$ , a detectable error has occurred. The R register contains the correct number before the test operation, the K register contains the address of the instruction tested, the J register contains the address of the memory location being tested, and the overflow light (if on) indicates the instruction was indirect. Depress CONTINUE to recover from this error condition.

If the program stops at location  $\emptyset 232_8$ , the JMP@ failed. To recover from this error condition, re-start the program from Step 2 of the Operation Procedure.

# VI. COMMAND SUMMARY

# HARDWARE MULTIPLY AND DIVIDE TEST (ND41-8019)

# I. INTRODUCTION

A. This program is designed to test the hardware multiply and divide features.

# B. PROGRAM AREA

 $\emptyset16\emptyset_8$  through  $\emptyset522_8$ .

# C. STARTING ADDRESSES

 $\emptyset2\emptyset\emptyset_8$  hardware divide.  $\emptyset4\emptyset\emptyset_8$  hardware multiply.

# D. EQUIPMENT CONFIGURATION

Minimum requirements are a ND-812 Central Processor equipped with an ASR33 Teletype.

## E. DEFINITIONS

None.

## II. PROGRAM DESCRIPTION

Testing the hardware multiply feature is accomplished by generating two random numbers and storing them as Operand 1 and Operand 2. Next a software multiply is executed with Operand 1 and Operand 2, followed by a hardware multiply. The products are compared and if equal, two new random operands are generated. It is possible to fix the operands by placing Switch Register BIT  $\emptyset$  to "1". If an error is detected the difference is printed in the following format:

		Sottware	Hardware
Oper 1	Oper 2	Product	Product
XXXX	YYYY	AAAAAAA	BBBBBBBB

Random operands should be selected for the hardware divide test, as the old set used in the previous test run are added to provide the divisor for the current test run. At the start of a hardware divide test, two random numbers (Operand 1 and 2) are generated for the dividend and the operands used in the previous test are added to provide the divisor. A software divide is executed followed by a hardware divide. The quotients, remainders and overflow states are compared and if equal, new random numbers are generated for the next test run. If an error is detected, the difference is printed in the following format:

	•	Software	Software	Hardware	Hardware	Over ·
Divisor	Oper 1-Oper 2	Remainder	Quotient	Remainder	Quotient	flow
XXXX	YYYYZZZZ	AAAA	BBBB	CCCC	DDDD	0

The overflow indicates an attempt to divide by zero or the K register portion of the divisor is greater than the dividend.

#### 111. OPERATOR OR USER CONTROL

 $\emptyset2\emptyset\emptyset_8$  is the starting address for hardware divide and  $\emptyset4\emptyset\emptyset_8$  is the hardware multiply starting address.

Switch Register BIT  $\emptyset$  set to "1" selects new random operands.

NOTE: The hardware division test should be run with random operands.

#### IV. OPERATION PROCEDURE

- 1. Load the Hardware Multiply and Divide Test program tape with the Binary Loader (refer to the Binary Loader (ND41-0005) for a description of its use).
- 2. Set the Switch Register to  $\emptyset2\emptyset\emptyset_{Q}$  for divide or to  $\emptyset4\emptyset\emptyset_{Q}$  for multiply.
- 3. Depress LOAD ADDRESS.
- 4. Set Switch Register BIT  $\emptyset$  to specify random or fixed operands.
- 5. Depress START.
- 6. This test can be terminated by depressing STOP.

#### ٧. **ERROR DIAGNOSTICS**

It is assumed that the software multiply and divide are correct. If the user is not positive that the software functions are correct, the following addition and multiplication tables can be used to calculate the answer.

Αc	lditic	on						٨	Nultip	olica	tion			
0	01	02	03	04	05	06	07	1_	02	03	04	05	06	07
T	02	03	04	05	06	07	10	2	04	06	10	12	14	16
2	03	04	05	06	07	10	11	3	06	11	14	17	22	25
3	04	05	06	07	10	11	12	4	10	14	20	24	30	34
4	05	06	07	10	11	12	13	5	12	17	24	31	36	43
5	06	07	10	11	12	13	14	6	14	22	30	36	44	52
6	07	10	11	12	13	14	15	7	16	25	34	43	52	61
7	10	11	12	13	14	15	16		-					

If an error is encountered during a hardware multiply test, the data is printed by the teletype in the following format:

				4567
		Software	Hardware	1234
Oper 1	Oper 2	Product	Product	$2\overline{2734}$
1234	4567	Ø61312Ø4	Ø61312ØØ	16145
				11356
		•		4567
				Ø61312Ø4

During a hardware divide test, data is printed in the following format:

Divisor 1234	Oper 1-Oper 2 Ø61312Ø4	Software Remainder ØØØØ	Software Quotient 4567	Hardware Remainder ØØØ4	Hardware Quotient 4567	Over- flow		
				4567				
			1234 061	31304				
		5160						
			7.	512				
			6-	414				
			T	0760				
		7650						
			-	10104				
	•			10104				

# VI. COMMAND SUMMARY

# MULTIPLE FIELD RANDOM TWJPS-TWJPS@ AND INTERRUPT TEST - 8K/16K (ND41-8026)

## I. INTRODUCTION

- A. This program is designed to test TWJPS, TWJPS@ and interrupt with random effective and absolute addresses.
- B. PROGRAM AREA

ØØØØg through Ø351g.

C. STARTING ADDRESS

ØØ76<sub>8</sub>.

D. EQUIPMENT CONFIGURATION

Minimum requirements are an 8K or 16K ND-812 Central Processor equipped with an ASR-33 Teletype.

E. DEFINITIONS

None.

## II. PROGRAM DESCRIPTION

This program starts by generating a 24-bit random number with the lower 12-bits (J register) representing the address selected for the TWJPS instruction in the "FROM" field. The lower 2-bits of the K register (upper 12-bits of random number) indicate the memory field selected as the "FROM FIELD". Another 24-bit random number is generated with the lower 12-bits selecting an effective address used for a TWJPS@ instruction. Still another 24-bit random number is generated with the lower 12-bits selecting an absolute address for destination within the "TO FIELD" and the lower 2-bits of the K register (upper 12-bits of random number) selecting the memory field designated as the "TO FIELD".

These above described numbers are loaded in the respective memory fields accompanied with a short program that tests the interrupt logic and the two-word instruction is executed. New random numbers are generated for each test and the teletype bell is rung when 4096 tests are successfully completed.

This program is designed to select random addresses that fall between locations Ø352 through 75738 in any memory field, consequently eliminating the possibility of destroying the Binary Loader (ND41-0005)

## III. OPERATOR OR USER CONTROL

Switch Register BIT  $\emptyset$  is used to indicate the number of memory fields in which this test is to be run. BIT  $\emptyset$  set to "1" selects memory fields  $\emptyset$  and 1 (8K), and set to " $\emptyset$ " selects memory fields  $\emptyset$ , 1, 2 and 3 (16K).

When Switch Register BIT 1 is set to "1", the first selection of random numbers is used for every test operation. With BIT 1 set to " $\emptyset$ ", new random numbers are generated for each test.

# IV. OPERATION PROCEDURE

- 1. Load the Multiple Field Random TWJPS-TWJPS@ and Interrupt Test program tape with the Binary Loader (refer to the Binary Loader (ND41-0005) for a description of its use.
- 2. Set the Switch Register to  $\emptyset\emptyset76_{\Omega}$ .
- 3. Depress LOAD AR.
- 4. Select memory field and fixed or random numbers (BITS  $\emptyset$  and 1).
- 5. Depress START.
- 6. The program will begin execution and the teletype bell is rung every 4096 correct test operations. If the program stops, refer to the ERROR DIAGNOSTICS.
- 7. This test can be terminated by depressing STOP.

### V. ERROR DIAGNOSTICS

The analysis of an error condition detected by this program requires the PROGRAM LISTING section and the knowledge of the subroutine which is randomly placed in memory and executed.

Commission of an error causes the processor to stop. If the stop address is between  $\mathfrak{DDDB}_8$  and  $\mathfrak{D3518}_8$ , refer to the Program Listing for the cause of failure. Any stop address that does not fall within these limits can indicate many different failures. The user should check the values for FROM (location  $\mathfrak{D162}_8$ ), INDWRD (location  $\mathfrak{D163}_8$ ), DEST ( $\mathfrak{D164}_8$ ), FRMFLD ( $\mathfrak{D165}_8$ ), TOFLD ( $\mathfrak{D166}_8$ ) and write them on paper. These values can then be used in the following program to find the problem.

IN "FROM" FIELD: FROM, TWJPS (@) ("TO" FIELD)

DEST (INDWRD)

TWJMP FØ 604 76 START

INDWRD, Ø (DEST)

Ø IN "TO" FIELD: DEST, Ø

1007 IONN IDLE 1400

JMP@ DEST 6303

VI. COMMAND SUMMARY

# I. INTRODUCTION

- A. This program is designed to test TWJPS, TWJPS@ and interrupt with random effective and absolute addresses.
- B. PROGRAM AREA

00008 through 03518.

C. STARTING ADDRESS

ØØ768.

## D. EQUIPMENT CONFIGURATION

Minimum requirements are 12K ND-812 Central Processor equipped with an ASR-33 Teletype.

## E. DFINITIONS

None.

## II. PROGRAM DESCRIPTION

This program starts by generating a 24-bit random number with the lower 12-bits (J register) representing the address selected for the TWJPS instruction in the "FROM" field. The lower 2-bits of the K register (upper 12-bits of random number) indicate the memory field selected as the "FROM FIELD". Another 24-bit random number is generated with the lower 12-bits selecting an effective address used for a TWJPS@ instruction. Still another 24-bit random number is generated with the lower 12-bits selecting an absolute address for destination within the "TO FIELD" and the lower 2-bits of the K register (upper 12-bits of random number) selecting the memory field designated as the "TO FIELD".

These above described numbers are loaded in the respective memory fields accompanied with a short program that tests the interrupt logic and the two-word instruction is executed. New random numbers are generated for each test and the teletype bell is rung when 4096 tests are successfully completed.

This program is designed to select random addresses that fall between locations Ø3528 through 75738 in any memory field, consequently eliminating the possibility of destroying the Binary Loader (ND41-0005).

### III. OPERATOR OR USER CONTROL

Switch Register BIT  $\emptyset$  is used to indicate the number of memory fields in which this test is to be run. For this test, set BIT  $\emptyset$  to "1" to select memory fields  $\emptyset$ , 1 and 2 (12K).

When Switch Register BIT 1 is set to "1", the first selection of random numbers is used for every test operation. With BIT 1 set to "Ø", new random numbers are generated for each test.

## IV. OPERATION PROCEDURE

- 1. Load the Multiple Field Random TWJPS-TWJPS@ and Interrupt Test program tape with the Binary Loader (refer to the Binary Loader (ND41-0005) for a description of its use.
- 2. Set the Switch Register to \$9768.
- 3. Depress LOAD AR.
- 4. Select memory field and fixed or random numbers (BITS  $\emptyset$  and 1).
- 5. Depress START.
- 6. The program will begin execution and the teletype bell is rung every 4096 correct test operations. If the program stops, refer to the ERROR DIAGNOSTICS.
- 7. This test can be terminated by depressing STOP.

## V. ERROR DIAGNOSTICS

The analysis of an error condition detected by this program requires the PROGRAM LISTING section and the knowledge of the subroutine which is randomly placed in memory and executed.

Commission of an error causes the processor to stop. If the stop address is between  $\emptyset\emptyset\emptyset\emptyset_8$  and  $\emptyset351_8$ , refer to the Program Listing for the cause of failure. Any stop address that does not fall within these limits can indicate many different failures The user should check the values for FROM (location  $\emptyset162_8$ ), INDWRD (location  $\emptyset163_8$ ), DEST ( $\emptyset164_8$ ), FRMFLD ( $\emptyset165_8$ ), TOFLD ( $\emptyset166_8$ ) and write them on paper. These values can then be used in the following program to find the problem.

IN "FROM" FIELD: FROM, TWJPS (@) ("TO" FIELD)

DEST (INDWRD) TWJPS FØ 604

76

START

INDWRD, Ø (DEST)

Ø IN "TO" FIELD: DEST,

IONN 1007 IDLE 1400

JMP@ DEST 6303

VI. COMMAND SUMMARY

### I. INTRODUCTION

## A. PROGRAM SUMMARY

The Worst Case Memory Exerciser (ND41-8036) Program is designed as an in system test of the ND812 memory components in a manner which is particularly demanding of these components.

### B. PROGRAM AREA

This program initially occupies locations  $\emptyset\emptyset\emptyset2_8$  thru  $\emptyset231_8$ , Field  $\emptyset$ . During execution, it occupies the same locations in successive fields.

# C. STARTING ADDRESS

The starting address is  $\emptyset\emptyset\emptyset2_{R}$ , Field  $\emptyset$ .

## D. EQUIPMENT CONFIGURATION

The minimum equipment configuration required to properly execute this program is: a 4K ND812 Central Processor and a TC33ASR Teletype.

## II. PROGRAM DESCRIPTION

This program retrieves a 12-bit word entered via the Switch Register. It fills a 4K area (the next higher field) of memory with the word, in a worst case pattern, word or complement, and then reads the pattern, checking for errors. If an error occurs, it signals the operator by halting. If no errors occur, the program updates the pattern by rotating the 12 bits one position and reiterates the write, read, check sequence of operations. Once 12 rotations are completed, the pattern is complemented and the write, read, check cycle with 12 rotations is reinitiated. After the check complement routine is completed, the program transposes itself to the next higher field and executes in that field, again operating upon the next higher field. If the highest field is the current one in which the program is running, it will transpose itself to the lowest field in a wrap-around manner.

This program is written primarily to check DATARAM, 12 and 24 bit memory stacks. If the Plessey stacks are to be checked, memory location  $\emptyset153_8$  should be changed to read 1400. Also, a new version of the DATARAM 24 bit stack may be tested, requiring two changes in the program: location  $\emptyset153_8$  to read 1400; location  $\emptyset147_8$  to read 1400.

# III. OPERATOR OR USER CONTROL

Once the program has been entered, using the procedures outlined in Section 4, the operator sets up the test word in the Switch Register. He depresses the RUN Switch and the program begins execution. The program will continue to run until an error occurs or if the operator manually stops the program by depressing the HALT Switch. The bit pattern may be changed while the program is running, but the change will only be sensed at the end of a pass, which may be as long as thirty seconds.

Approximate running time for the program should be from fifteen to thirty minutes. If no errors occur during this time, the test may be considered as having been withstood successfully.

## IV. OPERATIONAL PROCEDURE

### A. LOADING PROCEDURE

The Worst Case Memory Exerciser Program (ND41-8036) is entered in the following manner.

- 1. Set the Memory Field Switches, MFØ and MF1 in the down position.
- 2. Place the program tape leader (8-level punched only) over the reader head.
- 3. Turn the reader on.
- 4. Depress both the LOAD AR and NEXT WORD switches at the same time.
- 5. The hardware loader will load the program. Tape motion will stop automatically when the trailer (8-level punched only) punches are sensed. At this point, the J Register should read all zeros. If not, repeat steps 2 thru 4.

# B. PROGRAM MODIFICATION

After the program has been loaded, it may be modified to test one of three types of core stacks. As it presently exists, it will test the DATARAM 12 and 24 bit stacks. To modify the program to test Plessey stacks, perform the following.

- 1. Set the Switch Register to  $\emptyset 153_8$  and depress the LOAD AR Switch.
- 2. Set the Switch Register to  $1400_{8}$  and depress the LOAD MR Switch.

3. The program is now modified to test Plessey core stacks.

To modify the program to test the newer version of the DATARAM 24-bit stacks, perform the following.

- Set the Switch Register to Ø153<sub>8</sub> and depress the LOAD AR Switch.
- 2. Set the Switch Register to  $1400_R$  and depress the LOAD MR Switch.
- 3. Set the Switch Register to \$1478 and depress the LOAD AR Switch.
- 4. Set the Switch Register to 14008 and depress the LOAD MR Switch.

# C. PROGRAM INITIALIZATION

The program is initialized in the following manner.

- 1. Set the Switch Register to the starting address  $DDD_8$  and depress the LOAD AR key.
- 2. Set the Switch Register to the pattern desired. (NOTE: The address \$9928 already contains a desireable pattern. In which case, this step may not be necessary.)
- 3. Depress the RUN Switch.

# V. ERROR DIAGNOSTICS

## A. ERROR INDICATORS

If the program halts during execution, verify the following registers for diagnosis.

- J Register: If a bit was picked up erroneously, the corresponding bit position will be lit and all others will be off. If a bit was dropped, the corresponding bit position will be off and all other more significant bits (bits to the left of dropped bit) will be lit.
- 2. K Register: This register will contain the correct pattern.
- 3. ADDR Register: This register will contain the address in the next higher field at which the error occured. If the current field is Field 3, the error address will be in Field  $\emptyset$ .

# B. RESTART PROCEDURE

- 1. After the error has been checked, depress the CONTINUE Switch.
- 2. If the program is to be started anew, reload the program according to the procedure outlined in Section 4.

# VI. COMMAND SUMMARY

None.

# VII. FLOW CHARTS

Next Page.



